// ------------------------------------------------------------------------------
// 
// Copyright 2024 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
//            Inclusivity and Diversity" (Refer to article 000036315 at
//                        https://solvnetplus.synopsys.com)
// 
// Component Name   : DWC_ddrctl_lpddr54
// Component Version: 1.60a-lca00
// Release Type     : LCA
// Build ID         : 43.27.35.4.TreMctl_163.DwsDdrChip_8.14.6.DwsDdrctlTop_5.9.7
// ------------------------------------------------------------------------------

// Revision $Id: //dwh/ddr_iip/umctl5/DWC_ddrctl_lpddr54_MAIN_BR/DWC_ddr_umctl5/src/apb/DWC_ddrctl_reg_pkg.svh#12 $
// -------------------------------------------------------------------------
// Description:
//    Register package
//

`ifndef __GUARD__DWC_DDRCTL_REG_PKG__SVH__
`define __GUARD__DWC_DDRCTL_REG_PKG__SVH__

`include "DWC_ddrctl_all_defs.svh"


package DWC_ddrctl_reg_pkg;
// REGION REGB_DDRC_CH0
localparam DDR4_WIDTH = 1;
localparam DDR5_WIDTH = 1;
localparam LPDDR5_WIDTH = 1;
localparam BANK_CONFIG_WIDTH = 2;
localparam LPDDR4_WIDTH = 1;
localparam DLL_OFF_MODE_WIDTH = 1;
localparam BURST_RDWR_WIDTH = 5;
localparam DATA_BUS_WIDTH_WIDTH = 2;
localparam EN_2T_TIMING_MODE_WIDTH = 1;
localparam BURSTCHOP_WIDTH = 1;
localparam ACTIVE_RANKS_WIDTH = (`MEMC_NUM_RANKS==2) ? 2 : 4;
localparam DEVICE_CONFIG_WIDTH = 2;
localparam ACTIVE_LOGICAL_RANKS_WIDTH = 3;
localparam LPDDR5X_WIDTH = 1;
localparam BURST_MODE_WIDTH = 1;
localparam BG_CONFIG_WIDTH = 2;
localparam RANK_TMGREG_SEL_WIDTH = `MEMC_NUM_RANKS;
localparam ACTIVE_LOGICAL_RANKS_2_WIDTH = 3;
localparam DEVICE_CONFIG_2_WIDTH = 2;
localparam BANK_CONFIG_2_WIDTH = 2;
localparam BG_CONFIG_2_WIDTH = 2;
localparam RFC_TMGREG_SEL_WIDTH = `MEMC_NUM_RANKS;
localparam ALT_ADDRMAP_EN_WIDTH = 1;
localparam TARGET_FREQUENCY_WIDTH = `DDRCTL_FREQUENCY_BITS;
localparam GEARDOWN_MODE_WIDTH = 1;
localparam RANK_TMGSET_SEL_WIDTH = `MEMC_NUM_RANKS;
localparam RANK_DEV_CFG_SEL_WIDTH = `MEMC_NUM_RANKS;
localparam WCK_ON_WIDTH = 1;
localparam WCK_SUSPEND_EN_WIDTH = 1;
localparam WS_OFF_EN_WIDTH = 1;
localparam OPERATING_MODE_WIDTH = 3;
localparam SELFREF_TYPE_WIDTH = (`DDRCTL_DDR_EN==1) ? (`MEMC_NUM_RANKS*2) : 2;
localparam MPSM_STATE_WIDTH = `MEMC_NUM_RANKS;
localparam POWERDOWN_STATE_WIDTH = `MEMC_NUM_RANKS;
localparam DFI_LP_STATE_WIDTH = 1;
localparam SELFREF_CAM_NOT_EMPTY_WIDTH = 1;
localparam SELFREF_STATE_WIDTH = 3;
localparam POWERDOWN_ONGOING_WIDTH = `MEMC_NUM_RANKS;
localparam GLB_BLK_EVENTS_ONGOING_WIDTH = 8;
localparam SELFREF_ONGOING_WIDTH = `MEMC_NUM_RANKS;
localparam RANK_BLK_EVENTS_ONGOING_WIDTH = `MEMC_NUM_RANKS*8;
localparam MR_TYPE_WIDTH = 1;
localparam MPR_EN_WIDTH = 1;
localparam PPR_EN_WIDTH = 1;
localparam SW_INIT_INT_WIDTH = 1;
localparam PPR_PGMPST_EN_WIDTH = 1;
localparam MR_WR_WIDTH = 1;
localparam DIS_MRRW_TRFC_WIDTH = 1;
localparam MR_RANK_WIDTH = `MEMC_NUM_RANKS;
localparam PBA_MODE_WIDTH = 1;
localparam MR_CID_WIDTH = `UMCTL2_CID_WIDTH;
localparam MR_ADDR_WIDTH = 4;
localparam MRR_DONE_CLR_WIDTH = 1;
localparam PDA_EN_WIDTH = 1;
localparam MR_DATA_WIDTH = `MEMC_PAGE_BITS;
localparam MR_DEVICE_SEL_WIDTH = 32;
localparam PDA_DONE_WIDTH = 1;
localparam PPR_DONE_WIDTH = 1;
localparam MR_WR_BUSY_WIDTH = 1;
localparam MRR_DONE_WIDTH = 1;
localparam MRR_DATA_LWR_WIDTH = 32;
localparam MRR_DATA_UPR_WIDTH = 32;
localparam DIS_TREFI_X0125_WIDTH = 1;
localparam DERATE_MR4_PAUSE_FC_WIDTH = 1;
localparam LPDDR4_REFRESH_MODE_WIDTH = 1;
localparam USE_SLOW_RM_IN_LOW_TEMP_WIDTH = 1;
localparam DERATE_ENABLE_WIDTH = 1;
localparam DIS_TREFI_X6X8_WIDTH = 1;
localparam ACTIVE_DERATE_BYTE_RANK_WIDTH = `MEMC_DRAM_TOTAL_DATA_WIDTH/4;
localparam DERATE_TEMP_LIMIT_INTR_FORCE_WIDTH = 1;
localparam DERATE_TEMP_LIMIT_INTR_EN_WIDTH = 1;
localparam DERATE_TEMP_LIMIT_INTR_CLR_WIDTH = 1;
localparam DERATE_HIGH_TEMP_LIMIT_WIDTH = 3;
localparam DERATE_LOW_TEMP_LIMIT_WIDTH = 3;
localparam DERATE_MR4_TUF_DIS_WIDTH = 1;
localparam DERATE_TEMP_LIMIT_INTR_NORMAL_EN_WIDTH = 1;
localparam DERATE_TEMP_LIMIT_INTR_HIGH_EN_WIDTH = 1;
localparam DIS_MRR4_TCR_SRX_WIDTH = 1;
localparam DERATE_TEMP_LIMIT_INTR_LOW_EN_WIDTH = 1;
localparam DERATE_TEMP_LIMIT_INTR_CLR_RANK_WIDTH = 1;
localparam DERATE_TEMP_LIMIT_INTR_WIDTH = 1;
localparam DERATE_TEMP_LIMIT_INTR_STS_RANK_WIDTH = 4;
localparam REFRESH_RATE_RANK_WIDTH = 3;
localparam DBG_MR4_GRP_SEL_WIDTH = 3;
localparam DBG_MR4_RANK_SEL_WIDTH = 2;
localparam DBG_MR4_BYTE_WIDTH = 8;
localparam SELFREF_EN_WIDTH = (`DDRCTL_DDR_EN==1) ? `MEMC_NUM_RANKS : 1;
localparam DIS_CAM_DRAIN_SELFREF_WIDTH = 1;
localparam EN_DFI_DRAM_CLK_DISABLE_WIDTH = 1;
localparam LPDDR4_SR_ALLOWED_WIDTH = 1;
localparam MPSM_PD_EN_WIDTH = `MEMC_NUM_RANKS;
localparam DSM_EN_WIDTH = 1;
localparam ACTV_PD_EN_WIDTH = 1;
localparam STAY_IN_SELFREF_WIDTH = 1;
localparam POWERDOWN_EN_WIDTH = (`DDRCTL_DDR_EN==1) ? `MEMC_NUM_RANKS : 1;
localparam SELFREF_SW_WIDTH = 1;
localparam MPSM_DEEP_PD_EN_WIDTH = `MEMC_NUM_RANKS;
localparam MPSM_EN_WIDTH = 1;
localparam HW_LP_EXIT_IDLE_EN_WIDTH = 1;
localparam HW_LP_EN_WIDTH = 1;
localparam HW_LP_ACCEPT_WAIT_WINDOW_WIDTH = 4;
localparam HW_LP_CTRL_WIDTH = 1;
localparam CACTIVE_IN_MASK_WIDTH = `UMCTL2_INT_NPORTS_DATA;
localparam BSM_CLK_ON_WIDTH = 6;
localparam REFRESH_BURST_WIDTH = 6;
localparam AUTO_REFAB_EN_WIDTH = 2;
localparam REFRESH_BURST_2X_WIDTH = 6;
localparam MIXED_REFSB_HI_THR_WIDTH = 4;
localparam FIXED_CRIT_REFPB_BANK_EN_WIDTH = 1;
localparam PER_BANK_REFRESH_OPT_EN_WIDTH = 1;
localparam PER_BANK_REFRESH_WIDTH = 1;
localparam SAME_BANK_REFRESH_WIDTH = 2;
localparam FGR_MODE_WIDTH = 3;
localparam TCR_REFAB_THR_WIDTH = 3;
localparam DIS_AUTO_REFRESH_WIDTH = 1;
localparam REFRESH_UPDATE_LEVEL_WIDTH = 1;
localparam REF_3DS_BURST_LIMIT_EN_WIDTH = 1;
localparam RANK_DIS_REFRESH_WIDTH = `MEMC_NUM_RANKS;
localparam REF_3DS_BURST_LIMIT_THR_WIDTH = 6;
localparam RAADEC_WIDTH = 2;
localparam RFM_EN_WIDTH = 1;
localparam RAAIMT_WIDTH = 5;
localparam RFMTH_RM_THR_WIDTH = 5;
localparam RAAMULT_WIDTH = 2;
localparam RFMSBC_WIDTH = 1;
localparam INIT_RAA_CNT_WIDTH = 11;
localparam DBG_RAA_BG_BANK_WIDTH = (`DDRCTL_LPDDR_RFMSBC_EN==1) ? `MEMC_BG_BANK_BITS : (`MEMC_BG_BANK_BITS-1);
localparam DBG_RAA_RANK_WIDTH = `MEMC_RANK_BITS;
localparam DBG_RAA_CNT_WIDTH = 11;
localparam RANK_RAA_CNT_GT0_WIDTH = `MEMC_NUM_RANKS;
localparam DIS_MPSMX_ZQCL_WIDTH = 1;
localparam DIS_AUTO_ZQ_WIDTH = 1;
localparam ZQ_RESISTOR_SHARED_WIDTH = 1;
localparam ZQ_RESET_WIDTH = 1;
localparam DIS_SRX_ZQCL_WIDTH = 1;
localparam DIS_SRX_ZQCL_HWFFC_WIDTH = 1;
localparam ZQ_RESET_BUSY_WIDTH = 1;
localparam WCK2DQO_RUNTIME_WIDTH = 8;
localparam DQSOSC_RUNTIME_WIDTH = 8;
localparam DQSOSC_STATE_WIDTH = 3;
localparam DQSOSC_PER_RANK_STAT_WIDTH = `MEMC_NUM_RANKS;
localparam DIS_DQSOSC_SRX_WIDTH = 1;
localparam T_TRKCALCCUR_WIDTH = 9;
localparam T_OSCS_WIDTH = 14;
localparam PREFER_WRITE_WIDTH = 1;
localparam PAGECLOSE_WIDTH = 1;
localparam OPT_WRCAM_FILL_LEVEL_WIDTH = 1;
localparam DIS_OPT_WRECC_COLLISION_FLUSH_WIDTH = 1;
localparam RDWR_SWITCH_POLICY_SEL_WIDTH = 1;
localparam DIS_OPT_NTT_BY_PRE_WIDTH = 1;
localparam PREFER_READ_WIDTH = 1;
localparam EN_COUNT_EVERY_WR_WIDTH = 1;
localparam AUTOPRE_RMW_WIDTH = 1;
localparam OPT_VPRW_SCH_WIDTH = 1;
localparam OPT_ACT_LAT_WIDTH = 1;
localparam LPDDR5_OPT_ACT_TIMING_WIDTH = 1;
localparam DIS_SPECULATIVE_ACT_WIDTH = 1;
localparam DIS_PREFER_COL_BY_PRE_WIDTH = 1;
localparam LPR_NUM_ENTRIES_WIDTH = `MEMC_RDCMD_ENTRY_BITS;
localparam DIS_PREFER_COL_BY_ACT_WIDTH = 1;
localparam DIS_OPT_NTT_BY_ACT_WIDTH = 1;
localparam W_STARVE_FREE_RUNNING_WIDTH = 1;
localparam LPDDR4_OPT_ACT_TIMING_WIDTH = 1;
localparam DELAY_SWITCH_WRITE_WIDTH = 4;
localparam PAGE_HIT_LIMIT_RD_WIDTH = 3;
localparam VISIBLE_WINDOW_LIMIT_WR_WIDTH = 3;
localparam PAGE_HIT_LIMIT_WR_WIDTH = 3;
localparam OPT_HIT_GT_HPR_WIDTH = 1;
localparam VISIBLE_WINDOW_LIMIT_RD_WIDTH = 3;
localparam DEALLOC_BSM_THR_WIDTH = `UMCTL2_BSM_BITS;
localparam BANK_HIT_LIMIT_WIDTH = 4;
localparam MAX_NUM_UNALLOC_ENTRIES_CLR_WIDTH = 1;
localparam DYN_BSM_MODE_WIDTH = 1;
localparam DEALLOC_NUM_BSM_M1_WIDTH = `UMCTL2_BSM_BITS-2;
localparam MAX_NUM_ALLOC_BSM_CLR_WIDTH = 1;
localparam WRCAM_LOWTHRESH_WIDTH = `MEMC_WRCMD_ENTRY_BITS;
localparam WRCAM_HIGHTHRESH_WIDTH = `MEMC_WRCMD_ENTRY_BITS;
localparam WR_PGHIT_NUM_THRESH_WIDTH = `MEMC_WRCMD_ENTRY_BITS;
localparam RD_PGHIT_NUM_THRESH_WIDTH = `MEMC_RDCMD_ENTRY_BITS;
localparam RD_ACT_IDLE_GAP_WIDTH = 8;
localparam WR_ACT_IDLE_GAP_WIDTH = 8;
localparam WR_PAGE_EXP_CYCLES_WIDTH = 8;
localparam RD_PAGE_EXP_CYCLES_WIDTH = 8;
localparam WRECC_CAM_LOWTHRESH_WIDTH = `MEMC_WRCMD_ENTRY_BITS-1;
localparam WRECC_CAM_HIGHTHRESH_WIDTH = `MEMC_WRCMD_ENTRY_BITS-1;
localparam DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL_WIDTH = 1;
localparam DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL_WIDTH = 1;
localparam HWFFC_EN_WIDTH = 2;
localparam SKIP_MRW_ODTVREF_WIDTH = 1;
localparam CTRL_WORD_NUM_WIDTH = 4;
localparam HWFFC_ODT_EN_WIDTH = 1;
localparam SKIP_ZQ_STOP_START_WIDTH = 1;
localparam HWFFC_MODE_WIDTH = 1;
localparam ZQ_INTERVAL_WIDTH = 2;
localparam POWER_SAVING_CTRL_WORD_WIDTH = 4;
localparam CKE_POWER_DOWN_MODE_WIDTH = 1;
localparam INIT_VRCG_WIDTH = 1;
localparam TARGET_VRCG_WIDTH = 1;
localparam INIT_FSP_WIDTH = 1;
localparam HWFFC_VREF_EN_WIDTH = 1;
localparam HWFFC_IN_PROGRESS_WIDTH = 1;
localparam HWFFC_OPERATING_MODE_WIDTH = 1;
localparam CURRENT_FREQUENCY_WIDTH = `DDRCTL_FREQUENCY_BITS;
localparam CURRENT_VRCG_WIDTH = 1;
localparam CURRENT_FSP_WIDTH = 1;
localparam HWFFC_MRWBUF_ADDR_WIDTH = `DDRCTL_MRWBUF_DEPTH_LOG2-`DDRCTL_FREQUENCY_BITS;
localparam HWFFC_MRWBUF_SELECT_WIDTH = `DDRCTL_FREQUENCY_BITS;
localparam HWFFC_MRWBUF_RW_START_WIDTH = 1;
localparam HWFFC_MRWBUF_RW_TYPE_WIDTH = 1;
localparam HWFFC_MRWBUF_WDATA_WIDTH = `DDRCTL_MRWBUF_DATA_WIDTH;
localparam HWFFC_MRWBUF_RDATA_WIDTH = `DDRCTL_MRWBUF_DATA_WIDTH;
localparam DQ_NIBBLE_MAP_0_3_WIDTH = 8;
localparam DQ_NIBBLE_MAP_4_7_WIDTH = 8;
localparam DQ_NIBBLE_MAP_8_11_WIDTH = 8;
localparam DQ_NIBBLE_MAP_12_15_WIDTH = 8;
localparam DQ_NIBBLE_MAP_20_23_WIDTH = 8;
localparam DQ_NIBBLE_MAP_28_31_WIDTH = 8;
localparam DQ_NIBBLE_MAP_16_19_WIDTH = 8;
localparam DQ_NIBBLE_MAP_24_27_WIDTH = 8;
localparam DQ_NIBBLE_MAP_32_35_WIDTH = 8;
localparam DQ_NIBBLE_MAP_36_39_WIDTH = 8;
localparam DQ_NIBBLE_MAP_44_47_WIDTH = 8;
localparam DQ_NIBBLE_MAP_40_43_WIDTH = 8;
localparam DQ_NIBBLE_MAP_48_51_WIDTH = 8;
localparam DQ_NIBBLE_MAP_52_55_WIDTH = 8;
localparam DQ_NIBBLE_MAP_60_63_WIDTH = 8;
localparam DQ_NIBBLE_MAP_56_59_WIDTH = 8;
localparam DQ_NIBBLE_MAP_CB_4_7_WIDTH = 8;
localparam DQ_NIBBLE_MAP_CB_12_15_WIDTH = 8;
localparam DQ_NIBBLE_MAP_CB_0_3_WIDTH = 8;
localparam DQ_NIBBLE_MAP_CB_8_11_WIDTH = 8;
localparam DIS_DQ_RANK_SWAP_WIDTH = 1;
localparam DFI_LP_EN_SR_WIDTH = 1;
localparam DFI_LP_EN_DSM_WIDTH = 1;
localparam DFI_LP_EN_PD_WIDTH = 1;
localparam DFI_LP_EXTRA_GAP_WIDTH = 4;
localparam DFI_LP_DATA_REQ_EN_WIDTH = 1;
localparam EXTRA_GAP_FOR_DFI_LP_DATA_WIDTH = 2;
localparam DFI_LP_EN_DATA_WIDTH = 1;
localparam DFI_LP_EN_MPSM_WIDTH = 1;
localparam DIS_AUTO_CTRLUPD_WIDTH = 1;
localparam DFI_PHYUPD_EN_WIDTH = 1;
localparam CTRLUPD_PRE_SRX_WIDTH = 1;
localparam DIS_AUTO_CTRLUPD_SRX_WIDTH = 1;
localparam DFI_PHYUPD_TYPE1_WAIT_IDLE_WIDTH = 1;
localparam DFI_PHYUPD_TYPE0_WAIT_IDLE_WIDTH = 1;
localparam DFI_PHYUPD_TYPE3_WAIT_IDLE_WIDTH = 1;
localparam DFI_PHYUPD_TYPE2_WAIT_IDLE_WIDTH = 1;
localparam PHY_DBI_MODE_WIDTH = 1;
localparam DFI_DATA_CS_POLARITY_WIDTH = 1;
localparam DFI_INIT_COMPLETE_EN_WIDTH = 1;
localparam DFI_RESET_N_WIDTH = 1;
localparam DFI_FREQ_FSP_WIDTH = 2;
localparam DFI_INIT_START_WIDTH = 1;
localparam DFI_CHANNEL_MODE_WIDTH = 2;
localparam SHARE_DFI_DRAM_CLK_DISABLE_WIDTH = 1;
localparam LP_OPTIMIZED_WRITE_WIDTH = 1;
localparam DFI_FREQUENCY_WIDTH = 5;
localparam DIS_DYN_ADR_TRI_WIDTH = 1;
localparam DFI_LP_DATA_ACK_STAT_WIDTH = 1;
localparam DFI_INIT_COMPLETE_WIDTH = 1;
localparam DFI_LP_CTRL_ACK_STAT_WIDTH = 1;
localparam DFI_PHYMSTR_EN_WIDTH = 1;
localparam DFI_PHYMSTR_BLK_REF_X32_WIDTH = 8;
localparam DFI_CTRLMSG_DATA_WIDTH = 16;
localparam DFI_CTRLMSG_CMD_WIDTH = 8;
localparam DFI_CTRLMSG_REQ_WIDTH = 1;
localparam DFI_CTRLMSG_TOUT_CLR_WIDTH = 1;
localparam DFI_CTRLMSG_REQ_BUSY_WIDTH = 1;
localparam DFI_CTRLMSG_RESP_TOUT_WIDTH = 1;
localparam DFI_SIDEBAND_TIMER_ERR_INTR_FORCE_WIDTH = 1;
localparam DFI_SIDEBAND_TIMER_ERR_INTR_EN_WIDTH = 1;
localparam DFI_SIDEBAND_TIMER_ERR_INTR_CLR_WIDTH = 1;
localparam DFI_TINIT_START_POISON_ERR_INJ_WIDTH = 1;
localparam DFI_TCTRLUPD_MIN_POISON_ERR_INJ_WIDTH = 1;
localparam DFI_TLP_CTRL_RESP_POISON_MARGIN_WIDTH = 4;
localparam DFI_TLP_CTRL_RESP_POISON_ERR_INJ_WIDTH = 1;
localparam DFI_TCTRLUPD_MAX_POISON_ERR_INJ_WIDTH = 1;
localparam DFI_TLP_DATA_RESP_POISON_ERR_INJ_WIDTH = 1;
localparam DFI_TCTRLUPD_MIN_POISON_MARGIN_WIDTH = 4;
localparam DFI_TINIT_COMPLETE_POISON_ERR_INJ_WIDTH = 1;
localparam DFI_TLP_CTRL_WAKEUP_POISON_ERR_INJ_WIDTH = 1;
localparam DFI_TLP_DATA_RESP_POISON_MARGIN_WIDTH = 4;
localparam DFI_TLP_DATA_WAKEUP_POISON_ERR_INJ_WIDTH = 1;
localparam DFI_TINIT_START_POISON_MARGIN_WIDTH = 4;
localparam DFI_TLP_CTRL_WAKEUP_ERROR_WIDTH = 1;
localparam DFI_TLP_DATA_RESP_ERROR_WIDTH = 1;
localparam DFI_TCTRLUPD_MAX_ERROR_WIDTH = 1;
localparam DFI_TLP_DATA_WAKEUP_ERROR_WIDTH = 1;
localparam DFI_TINIT_START_ERROR_WIDTH = 1;
localparam DFI_TCTRLUPD_MIN_ERROR_WIDTH = 1;
localparam DFI_TINIT_COMPLETE_ERROR_WIDTH = 1;
localparam DFI_TLP_CTRL_RESP_ERROR_WIDTH = 1;
localparam DFI_SIDEBAND_TIMER_ERR_INTR_WIDTH = 1;
localparam DFI_ERROR_INTR_FORCE_WIDTH = 1;
localparam DFI_ERROR_INTR_EN_WIDTH = 1;
localparam DFI_ERROR_INTR_CLR_WIDTH = 1;
localparam DFI_ERROR_INTR_WIDTH = 1;
localparam DFI_ERROR_INFO_WIDTH = 4;
localparam RD_POISON_INTR_CLR_WIDTH = 1;
localparam WR_POISON_SLVERR_EN_WIDTH = 1;
localparam WR_POISON_INTR_EN_WIDTH = 1;
localparam WR_POISON_INTR_CLR_WIDTH = 1;
localparam RD_POISON_SLVERR_EN_WIDTH = 1;
localparam RD_POISON_INTR_EN_WIDTH = 1;
localparam WR_POISON_INTR__WIDTH = 1;
localparam RD_POISON_INTR__WIDTH = 1;
localparam TEST_MODE_WIDTH = 1;
localparam ECC_AP_EN_WIDTH = 1;
localparam ECC_MODE_WIDTH = 3;
localparam ECC_REGION_REMAP_EN_WIDTH = 1;
localparam ECC_REGION_MAP_WIDTH = 7;
localparam ECC_REGION_MAP_OTHER_WIDTH = 1;
localparam BLK_CHANNEL_IDLE_TIME_X32_WIDTH = 6;
localparam ECC_REGION_MAP_GRANU_WIDTH = 2;
localparam ECC_TYPE_WIDTH = 2;
localparam ECC_AP_ERR_THRESHOLD_WIDTH = `MEMC_MAX_INLINE_ECC_PER_BURST_BITS;
localparam DIS_SCRUB_WIDTH = 1;
localparam DATA_POISON_EN_WIDTH = 1;
localparam BLK_CHANNEL_ACTIVE_TERM_WIDTH = 1;
localparam DATA_POISON_BIT_WIDTH = 1;
localparam POISON_ADVECC_KBD_WIDTH = 1;
localparam MED_ECC_EN_WIDTH = 1;
localparam ECC_REGION_PARITY_LOCK_WIDTH = 1;
localparam POISON_NUM_DFI_BEAT_WIDTH = (`MEMC_FREQ_RATIO==2) ? 2 : 1;
localparam ACTIVE_BLK_CHANNEL_WIDTH = 5;
localparam PROP_RD_ECC_ERR_WIDTH = 2;
localparam ECC_REGION_WASTE_LOCK_WIDTH = 1;
localparam ECC_AP_MODE_WIDTH = 1;
localparam POISON_CHIP_EN_WIDTH = 1;
localparam ECC_CORRECTED_ERR_WIDTH = (`MEMC_INLINE_ECC_EN==1 && `MEMC_SIDEBAND_ECC_EN==0) ? 1 : (`MEMC_FREQ_RATIO==4) ? 8 : 4;
localparam ECC_UNCORRECTED_ERR_WIDTH = (`MEMC_INLINE_ECC_EN==1 && `MEMC_SIDEBAND_ECC_EN==0) ? 1 : (`MEMC_FREQ_RATIO==4) ? 8 : 4;
localparam ECC_CORRECTED_BIT_NUM_WIDTH = 7;
localparam SBR_READ_ECC_UE_WIDTH = 1;
localparam SBR_READ_ECC_CE_WIDTH = 1;
localparam ECC_AP_ERR_INTR_CLR_WIDTH = 1;
localparam ECC_CORRECTED_ERR_INTR_EN_WIDTH = 1;
localparam ECC_UNCORRECTED_ERR_CLR_WIDTH = 1;
localparam ECC_CORR_ERR_CNT_CLR_WIDTH = 1;
localparam ECC_UNCORRECTED_ERR_INTR_FORCE_WIDTH = 1;
localparam ECC_CORRECTED_ERR_INTR_FORCE_WIDTH = 1;
localparam ECC_AP_ERR_INTR_FORCE_WIDTH = 1;
localparam ECC_CORRECTED_ERR_CLR_WIDTH = 1;
localparam ECC_UNCORR_ERR_CNT_CLR_WIDTH = 1;
localparam ECC_UNCORRECTED_ERR_INTR_EN_WIDTH = 1;
localparam ECC_AP_ERR_INTR_EN_WIDTH = 1;
localparam ECC_CORR_ERR_CNT_WIDTH = 16;
localparam ECC_UNCORR_ERR_CNT_WIDTH = 16;
localparam ECC_CORR_ROW_WIDTH = `MEMC_PAGE_BITS;
localparam ECC_CORR_RANK_WIDTH = `MEMC_RANK_BITS;
localparam ECC_CORR_BANK_WIDTH = `MEMC_BANK_BITS;
localparam ECC_CORR_COL_WIDTH = 11;
localparam ECC_CORR_CID_WIDTH = `UMCTL2_CID_WIDTH;
localparam ECC_CORR_BG_WIDTH = `MEMC_BG_BITS;
localparam ECC_CORR_SYNDROMES_31_0_WIDTH = 32;
localparam ECC_CORR_SYNDROMES_63_32_WIDTH = 32;
localparam ECC_CORR_SYNDROMES_71_64_WIDTH = 8;
localparam CB_CORR_SYNDROME_WIDTH = 8;
localparam ECC_CORR_BIT_MASK_31_0_WIDTH = 32;
localparam ECC_CORR_BIT_MASK_63_32_WIDTH = 32;
localparam ECC_CORR_BIT_MASK_71_64_WIDTH = 8;
localparam ECC_UNCORR_ROW_WIDTH = `MEMC_PAGE_BITS;
localparam ECC_UNCORR_RANK_WIDTH = `MEMC_RANK_BITS;
localparam ECC_UNCORR_CID_WIDTH = `UMCTL2_CID_WIDTH;
localparam ECC_UNCORR_COL_WIDTH = 11;
localparam ECC_UNCORR_BANK_WIDTH = `MEMC_BANK_BITS;
localparam ECC_UNCORR_BG_WIDTH = `MEMC_BG_BITS;
localparam ECC_UNCORR_SYNDROMES_31_0_WIDTH = 32;
localparam ECC_UNCORR_SYNDROMES_63_32_WIDTH = 32;
localparam ECC_UNCORR_SYNDROMES_71_64_WIDTH = 8;
localparam CB_UNCORR_SYNDROME_WIDTH = 8;
localparam ECC_POISON_COL_WIDTH = 12;
localparam ECC_POISON_CID_WIDTH = `UMCTL2_CID_WIDTH;
localparam ECC_POISON_RANK_WIDTH = `MEMC_RANK_BITS;
localparam ECC_POISON_ROW_WIDTH = `MEMC_PAGE_BITS;
localparam ECC_POISON_BG_WIDTH = `MEMC_BG_BITS;
localparam ECC_POISON_BANK_WIDTH = `MEMC_BANK_BITS;
localparam ECC_SYNDROME_SEL_WIDTH = 3;
localparam ECC_POISON_BEATS_SEL_WIDTH = 4;
localparam ECC_ERR_SYMBOL_SEL_WIDTH = 2;
localparam ADVECC_UNCORRECTED_ERR_WIDTH = 1;
localparam ADVECC_NUM_ERR_SYMBOL_WIDTH = 3;
localparam ADVECC_ERR_SYMBOL_POS_WIDTH = (`DDRCTL_BF_ECC_EN==1) ? 7 : 6;
localparam SBR_READ_ADVECC_CE_WIDTH = `DDRCTL_1BIT_REG_FIELD_SIZE;
localparam SBR_READ_ADVECC_UE_WIDTH = `DDRCTL_1BIT_REG_FIELD_SIZE;
localparam ADVECC_CORRECTED_ERR_WIDTH = 1;
localparam ADVECC_UE_KBD_STAT_WIDTH = (`MEMC_FREQ_RATIO==4) ? 2 : 1;
localparam ADVECC_CE_KBD_STAT_WIDTH = (`DDRCTL_BF_ECC_EN==1) ? 4 : 2;
localparam ADVECC_ERR_SYMBOL_BITS_WIDTH = 8;
localparam ECC_POISON_DATA_31_0_WIDTH = 32;
localparam ECC_POISON_DATA_63_32_WIDTH = 32;
localparam ECC_POISON_DATA_71_64_WIDTH = 8;
localparam ECC_AP_ERR_WIDTH = 1;
localparam BYPASS_INTERNAL_ECC_WIDTH = 1;
localparam KBD_EN_WIDTH = 1;
localparam FLIP_BIT_POS1_WIDTH = 7;
localparam EAPAR_EN_WIDTH = 1;
localparam FLIP_BIT_POS0_WIDTH = 7;
localparam DIS_RMW_UE_PROPAGATION_WIDTH = 1;
localparam ECC_CORR_DATA_31_0_WIDTH = 32;
localparam ECC_CORR_DATA_63_32_WIDTH = 32;
localparam ECC_UNCORR_DATA_31_0_WIDTH = 32;
localparam ECC_UNCORR_DATA_63_32_WIDTH = 32;
localparam ECC_CORR_SYM_71_64_WIDTH = 8;
localparam ECC_UNCORR_SYM_71_64_WIDTH = 8;
localparam PAR_RADDR_ERR_INTR_FORCE_WIDTH = 1;
localparam PAR_RADDR_ERR_INTR_CLR_WIDTH = 1;
localparam PAR_RADDR_ERR_INTR_EN_WIDTH = 1;
localparam PAR_WADDR_ERR_INTR_CLR_WIDTH = 1;
localparam PAR_WADDR_ERR_INTR_EN_WIDTH = 1;
localparam PAR_ADDR_SLVERR_EN_WIDTH = 1;
localparam OC_PARITY_TYPE_WIDTH = 1;
localparam PAR_WDATA_ERR_INTR_CLR_WIDTH = 1;
localparam PAR_RDATA_ERR_INTR_CLR_WIDTH = 1;
localparam PAR_RDATA_ERR_INTR_FORCE_WIDTH = 1;
localparam PAR_WADDR_ERR_INTR_FORCE_WIDTH = 1;
localparam PAR_WDATA_ERR_INTR_EN_WIDTH = 1;
localparam PAR_WDATA_SLVERR_EN_WIDTH = 1;
localparam OC_PARITY_EN_WIDTH = 1;
localparam PAR_RDATA_SLVERR_EN_WIDTH = 1;
localparam PAR_WDATA_ERR_INTR_FORCE_WIDTH = 1;
localparam PAR_WDATA_AXI_CHECK_BYPASS_EN_WIDTH = 1;
localparam PAR_RDATA_ERR_INTR_EN_WIDTH = 1;
localparam PAR_POISON_BYTE_NUM_WIDTH = `UMCTL2_DATARAM_PAR_DW_LG2;
localparam PAR_POISON_EN_WIDTH = 1;
localparam PAR_POISON_LOC_RD_IECC_TYPE_WIDTH = 1;
localparam PAR_POISON_LOC_RD_PORT_WIDTH = 4;
localparam PAR_POISON_LOC_RD_DFI_WIDTH = 1;
localparam PAR_POISON_LOC_WR_PORT_WIDTH = 4;
localparam PAR_RADDR_ERR_INTR__WIDTH = 1;
localparam PAR_WADDR_ERR_INTR__WIDTH = 1;
localparam PAR_WDATA_IN_ERR_INTR__WIDTH = 1;
localparam PAR_RDATA_ERR_INTR__WIDTH = 1;
localparam PAR_RDATA_LOG_PORT_NUM_WIDTH = 4;
localparam PAR_WDATA_OUT_ERR_INTR_WIDTH = `UMCTL2_OCPAR_WDATA_OUT_ERR_WIDTH;
localparam PAR_RDATA_IN_ERR_ECC_INTR_WIDTH = 1;
localparam PAR_RDATA_LOG_BYTE_NUM_WIDTH = 32;
localparam PAR_WADDR_LOG_LOW_WIDTH = 32;
localparam PAR_WADDR_LOG_PORT_NUM_WIDTH = 4;
localparam PAR_WADDR_LOG_HIGH_WIDTH = `UMCTL2_OCPAR_ADDR_LOG_HIGH_WIDTH;
localparam PAR_RADDR_LOG_LOW_WIDTH = 32;
localparam PAR_RADDR_LOG_PORT_NUM_WIDTH = 4;
localparam PAR_RADDR_LOG_HIGH_WIDTH = `UMCTL2_OCPAR_ADDR_LOG_HIGH_WIDTH;
localparam PAR_RDATA_LOG_HIGH_BYTE_NUM_WIDTH = 32;
localparam RDATARAM_ADDR_POISON_PORT_WIDTH = 4;
localparam RDATARAM_ADDR_POISON_CTL_WIDTH = 3;
localparam OCSAP_POISON_EN_WIDTH = 1;
localparam OCSAP_PAR_EN_WIDTH = 1;
localparam RDATARAM_ADDR_POISON_LOC_WIDTH = 1;
localparam WDATARAM_ADDR_POISON_LOC_WIDTH = 1;
localparam WDATARAM_ADDR_POISON_CTL_WIDTH = 3;
localparam OCECC_CORRECTED_ERR_INTR_FORCE_WIDTH = 1;
localparam OCECC_CORRECTED_ERR_INTR_CLR_WIDTH = 1;
localparam OCECC_RDATA_SLVERR_EN_WIDTH = 1;
localparam OCECC_EN_WIDTH = 1;
localparam OCECC_FEC_EN_WIDTH = 1;
localparam OCECC_UNCORRECTED_ERR_INTR_FORCE_WIDTH = 1;
localparam OCECC_UNCORRECTED_ERR_INTR_EN_WIDTH = 1;
localparam OCECC_CORRECTED_ERR_INTR_EN_WIDTH = 1;
localparam OCECC_WDATA_SLVERR_EN_WIDTH = 1;
localparam OCECC_UNCORRECTED_ERR_INTR_CLR_WIDTH = 1;
localparam OCECC_POISON_PGEN_MR_ECC_WIDTH = 1;
localparam OCECC_POISON_PORT_NUM_WIDTH = 4;
localparam OCECC_POISON_PGEN_RD_WIDTH = 1;
localparam OCECC_POISON_EGEN_MR_RD__BYTE_NUM_WIDTH = 5;
localparam OCECC_POISON_ECC_CORR_UNCORR_WIDTH = 2;
localparam OCECC_POISON_EN_WIDTH = 1;
localparam OCECC_POISON_EGEN_MR_RD_0_WIDTH = 1;
localparam OCECC_POISON_EGEN_XPI_RD_OUT_WIDTH = 1;
localparam OCECC_POISON_PGEN_MR_WDATA_WIDTH = 1;
localparam OCECC_POISON_EGEN_XPI_RD_0_WIDTH = 1;
localparam PAR_ERR_RD_WIDTH = 1;
localparam OCECC_CORRECTED_ERR_WIDTH = 1;
localparam OCECC_UNCORRECTED_ERR_WIDTH = 1;
localparam PAR_ERR_MR_ECC_WIDTH = 1;
localparam OCECC_ERR_DDRC_MR_RD_WIDTH = 1;
localparam PAR_ERR_MR_WDATA_WIDTH = 1;
localparam OCECC_ERR_XPI_RD_0_WIDTH = 1;
localparam OCECC_ERR_XPI_WR_IN__WIDTH = 1;
localparam OCECC_ERR_DDRC_MR_RD_BYTE_NUM_WIDTH = 32;
localparam OCCAP_ARB_CMP_POISON_ERR_INJ_WIDTH = 1;
localparam OCCAP_ARB_CMP_POISON_PARALLEL_WIDTH = 1;
localparam OCCAP_EN_WIDTH = 1;
localparam OCCAP_ARB_CMP_POISON_SEQ_WIDTH = 1;
localparam OCCAP_ARB_RAQ_POISON_EN_WIDTH = 1;
localparam OCCAP_ARB_INTR_CLR_WIDTH = 1;
localparam OCCAP_ARB_INTR_EN_WIDTH = 1;
localparam OCCAP_ARB_INTR_FORCE_WIDTH = 1;
localparam OCCAP_ARB_CMP_POISON_PARALLEL_ERR_WIDTH = 1;
localparam OCCAP_ARB_CMP_POISON_SEQ_ERR_WIDTH = 1;
localparam OCCAP_ARB_ERR_INTR_WIDTH = 1;
localparam OCCAP_ARB_CMP_POISON_COMPLETE_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_POISON_ERR_INJ_WIDTH = 1;
localparam OCCAP_DDRC_DATA_POISON_PARALLEL_WIDTH = 1;
localparam OCCAP_DDRC_DATA_POISON_SEQ_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_INTR_CLR_WIDTH = 1;
localparam OCCAP_DDRC_DATA_INTR_FORCE_WIDTH = 1;
localparam OCCAP_DDRC_DATA_INTR_EN_WIDTH = 1;
localparam OCCAP_DDRC_DATA_POISON_ERR_INJ_WIDTH = 1;
localparam OCCAP_DDRC_DATA_INTR_CLR_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_INTR_FORCE_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_POISON_SEQ_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_POISON_PARALLEL_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_INTR_EN_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_POISON_COMPLETE_WIDTH = 1;
localparam OCCAP_DDRC_DATA_ERR_INTR_WIDTH = 1;
localparam OCCAP_DDRC_DATA_POISON_COMPLETE_WIDTH = 1;
localparam OCCAP_DDRC_DATA_POISON_PARALLEL_ERR_WIDTH = 1;
localparam OCCAP_DDRC_DATA_POISON_SEQ_ERR_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_POISON_SEQ_ERR_WIDTH = 1;
localparam OCCAP_DDRC_CTRL_ERR_INTR_WIDTH = 1;
localparam OCCAP_DFIIC_INTR_FORCE_WIDTH = 1;
localparam OCCAP_DFIIC_INTR_EN_WIDTH = 1;
localparam OCCAP_DFIIC_INTR_CLR_WIDTH = 1;
localparam OCCAP_DFIIC_ERR_INTR_WIDTH = 1;
localparam CAPAR_ERR_INTR_EN_WIDTH = 1;
localparam CAPAR_ERR_INTR_CLR_WIDTH = 1;
localparam CAPAR_ERR_MAX_REACHED_INTR_EN_WIDTH = 1;
localparam CAPAR_ERR_MAX_REACHED_INTR_CLR_WIDTH = 1;
localparam CAPAR_ERR_MAX_REACHED_INTR_FORCE_WIDTH = 1;
localparam CAPAR_ERR_INTR_FORCE_WIDTH = 1;
localparam WR_CRC_ERR_INTR_CLR_WIDTH = 1;
localparam RD_CRC_ERR_CNT_CLR_WIDTH = 1;
localparam WR_CRC_ERR_MAX_REACHED_INTR_CLR_WIDTH = 1;
localparam RD_CRC_ERR_MAX_REACHED_INTR_FORCE_WIDTH = 1;
localparam CAPAR_FATL_ERR_INTR_EN_WIDTH = 1;
localparam CAPAR_FATL_ERR_INTR_FORCE_WIDTH = 1;
localparam WR_CRC_ERR_MAX_REACHED_INTR_EN_WIDTH = 1;
localparam CAPAR_FATL_ERR_INTR_CLR_WIDTH = 1;
localparam RD_CRC_ERR_MAX_REACHED_INT_CLR_WIDTH = 1;
localparam RD_CRC_ERR_MAX_REACHED_INT_EN_WIDTH = 1;
localparam CAPAR_ERR_CNT_CLR_WIDTH = 1;
localparam WR_CRC_ERR_INTR_FORCE_WIDTH = 1;
localparam WR_CRC_ERR_CNT_CLR_WIDTH = 1;
localparam WR_CRC_ERR_INTR_EN_WIDTH = 1;
localparam WR_CRC_ERR_MAX_REACHED_INTR_FORCE_WIDTH = 1;
localparam BYPASS_INTERNAL_CRC_WIDTH = 1;
localparam DIS_RD_CRC_ECC_UPR_NIBBLE_WIDTH = 1;
localparam DFI_ALERT_ASYNC_MODE_WIDTH = 1;
localparam CAPAR_ERR_MAX_REACHED_TH_WIDTH = 12;
localparam CAPARITY_DISABLE_BEFORE_SR_WIDTH = 1;
localparam CRC_INC_DM_WIDTH = 1;
localparam PARITY_ENABLE_WIDTH = 1;
localparam RD_CRC_ENABLE_WIDTH = 1;
localparam WR_CRC_ENABLE_WIDTH = 1;
localparam WR_CRC_ERR_MAX_REACHED_TH_WIDTH = 12;
localparam RD_CRC_ERR_MAX_REACHED_TH_WIDTH = 12;
localparam CAPAR_ERR_INTR_WIDTH = 1;
localparam CAPAR_ERR_MAX_REACHED_INTR_WIDTH = 1;
localparam CAPAR_FATL_ERR_INTR_WIDTH = 1;
localparam RD_RETRY_LIMIT_INTR_WIDTH = 1;
localparam CAPAR_RETRY_LIMIT_REACHED_INTR_WIDTH = 1;
localparam WR_CRC_ERR_MAX_REACHED_INTR_WIDTH = 1;
localparam WR_CRC_ERR_INTR_WIDTH = 1;
localparam WR_CRC_RETRY_LIMIT_INTR_WIDTH = 1;
localparam CAPAR_POISON_INJECT_EN_WIDTH = 1;
localparam CAPAR_POISON_POSITION_WIDTH = 8;
localparam CAPAR_POISON_CMDTYPE_WIDTH = 2;
localparam CAPAR_POISON_COMPLETE_WIDTH = 1;
localparam CRC_POISON_INJECT_EN_WIDTH = 1;
localparam CRC_POISON_TYPE_WIDTH = 1;
localparam CRC_POISON_TIMES_WIDTH = 5;
localparam CRC_POISON_NIBBLE_WIDTH = 5;
localparam CRC_POISON_COMPLETE_WIDTH = 1;
localparam RD_CRC_ERR_ROW_WIDTH = `MEMC_PAGE_BITS;
localparam RD_CRC_ERR_RANK_WIDTH = `MEMC_RANK_BITS;
localparam RD_CRC_ERR_BANK_WIDTH = `MEMC_BANK_BITS;
localparam RD_CRC_ERR_CID_WIDTH = `UMCTL2_CID_WIDTH;
localparam RD_CRC_ERR_COL_WIDTH = 11;
localparam RD_CRC_ERR_BG_WIDTH = `MEMC_BG_BITS;
localparam RD_CRC_ERR_MAX_REACHED_INT_NIBBLE_WIDTH = 20;
localparam RD_CRC_ERR_MAX_REACHED_INT_WIDTH = 1;
localparam RD_CRC_ERR_CNT_NIBBLE__WIDTH = 12;
localparam WR_CRC_ERR_CNT_WIDTH = 12;
localparam CAPAR_ERR_CNT_WIDTH = 12;
localparam REG_PAR_EN_WIDTH = 1;
localparam REG_PAR_ERR_INTR_EN_WIDTH = 1;
localparam REG_PAR_ERR_INTR_CLR_WIDTH = 1;
localparam REG_PAR_POISON_EN_WIDTH = 1;
localparam REG_PAR_ERR_INTR_FORCE_WIDTH = 1;
localparam REG_PAR_ERR_INTR_WIDTH = 1;
localparam CAPAR_RETRY_ENABLE_WIDTH = 1;
localparam RD_CRC_RETRY_ENABLE_WIDTH = 1;
localparam RD_CRC_RETRY_LIMITER_WIDTH = 3;
localparam CAPAR_RETRY_LIMIT_INTR_EN_WIDTH = 1;
localparam WR_CRC_RETRY_ENABLE_WIDTH = 1;
localparam RD_RETRY_LIMIT_INTR_CLR_WIDTH = 1;
localparam CAPAR_RETRY_LIMIT_INTR_FORCE_WIDTH = 1;
localparam RD_UE_RETRY_ENABLE_WIDTH = 1;
localparam WR_CRC_RETRY_LIMIT_INTR_FORCE_WIDTH = 1;
localparam WR_CRC_RETRY_LIMIT_INTR_EN_WIDTH = 1;
localparam RD_RETRY_LIMIT_INTR_FORCE_WIDTH = 1;
localparam WR_CRC_RETRY_LIMIT_INTR_CLR_WIDTH = 1;
localparam RD_RETRY_LIMIT_INTR_EN_WIDTH = 1;
localparam WR_CRC_RETRY_LIMITER_WIDTH = 3;
localparam CAPAR_RETRY_LIMIT_INTR_CLR_WIDTH = 1;
localparam RD_UE_RETRY_LIMITER_WIDTH = 3;
localparam CAPAR_RETRY_LIMITER_WIDTH = 3;
localparam MAKE_MULTI_RETRY_FATL_ERR_WIDTH = 1;
localparam DIS_CAPAR_POWERDOWN_RETRY_WIDTH = 1;
localparam DIS_CAPAR_SELFREF_RETRY_WIDTH = 1;
localparam RETRY_STAT_WIDTH = 2;
localparam RETRY_FIFO_FILL_LEVEL_WIDTH = 8;
localparam RD_UE_RETRY_LIMIT_REACHED_WIDTH = 1;
localparam RD_CRC_RETRY_LIMIT_REACHED_WIDTH = 1;
localparam CAPAR_FATL_ERR_CODE_WIDTH = 6;
localparam RD_LINK_ECC_CORR_INTR_CLR_WIDTH = 1;
localparam RD_LINK_ECC_CORR_CNT_CLR_WIDTH = 1;
localparam RD_LINK_ECC_CORR_INTR_EN_WIDTH = 1;
localparam RD_LINK_ECC_UNCORR_CNT_CLR_WIDTH = 1;
localparam RD_LINK_ECC_UNCORR_INTR_CLR_WIDTH = 1;
localparam RD_LINK_ECC_UNCORR_INTR_EN_WIDTH = 1;
localparam RD_LINK_ECC_UNCORR_INTR_FORCE_WIDTH = 1;
localparam RD_LINK_ECC_CORR_INTR_FORCE_WIDTH = 1;
localparam LINKECC_POISON_INJECT_EN_WIDTH = 1;
localparam LINKECC_POISON_TYPE_WIDTH = 1;
localparam LINKECC_POISON_RW_WIDTH = 1;
localparam LINKECC_POISON_DMI_SEL_WIDTH = `MEMC_DRAM_TOTAL_DATA_WIDTH/8;
localparam LINKECC_POISON_BYTE_SEL_WIDTH = `MEMC_DRAM_TOTAL_DATA_WIDTH/8;
localparam LINKECC_POISON_COMPLETE_WIDTH = 1;
localparam RD_LINK_ECC_ERR_BYTE_SEL_WIDTH = 3;
localparam RD_LINK_ECC_ERR_RANK_SEL_WIDTH = 2;
localparam RD_LINK_ECC_ERR_SYNDROME_WIDTH = 9;
localparam RD_LINK_ECC_UNCORR_CNT_WIDTH = 8;
localparam RD_LINK_ECC_CORR_CNT_WIDTH = 8;
localparam RD_LINK_ECC_CORR_ERR_INT_WIDTH = 4;
localparam RD_LINK_ECC_UNCORR_ERR_INT_WIDTH = 4;
localparam EAPAR_ERR_INTR_EN_WIDTH = 1;
localparam EAPAR_ERR_INTR_CLR_WIDTH = 1;
localparam EAPAR_ERR_INTR_FORCE_WIDTH = 1;
localparam EAPAR_ERR_CNT_CLR_WIDTH = 1;
localparam EAPAR_ERR_SBR_RD_WIDTH = 1;
localparam EAPAR_ERROR_WIDTH = (`MEMC_FREQ_RATIO==4) ? 16 : 8;
localparam EAPAR_ERR_CNT_WIDTH = 16;
localparam EAPAR_ERR_ROW_WIDTH = `MEMC_PAGE_BITS;
localparam EAPAR_ERR_RANK_WIDTH = `MEMC_RANK_BITS;
localparam EAPAR_ERR_COL_WIDTH = 11;
localparam EAPAR_ERR_BANK_WIDTH = `MEMC_BANK_BITS;
localparam EAPAR_ERR_BG_WIDTH = `MEMC_BG_BITS;
localparam EAPAR_ERR_CID_WIDTH = `UMCTL2_CID_WIDTH;
localparam EAPAR_ERR_SYNDROMES_31_0_WIDTH = 32;
localparam EAPAR_ERR_SYNDROMES_63_32_WIDTH = 32;
localparam EAPAR_ERR_SYNDROMES_71_64_WIDTH = 8;
localparam EAPAR_ERR_CB_SYNDROME_WIDTH = 8;
localparam LINK_ECC_CORR_ROW_WIDTH = `MEMC_PAGE_BITS;
localparam LINK_ECC_CORR_RANK_WIDTH = `MEMC_RANK_BITS;
localparam LINK_ECC_CORR_COL_WIDTH = 11;
localparam LINK_ECC_CORR_BG_WIDTH = `MEMC_BG_BITS;
localparam LINK_ECC_CORR_BANK_WIDTH = `MEMC_BANK_BITS;
localparam LINK_ECC_UNCORR_ROW_WIDTH = `MEMC_PAGE_BITS;
localparam LINK_ECC_UNCORR_RANK_WIDTH = `MEMC_RANK_BITS;
localparam LINK_ECC_UNCORR_COL_WIDTH = 11;
localparam LINK_ECC_UNCORR_BANK_WIDTH = `MEMC_BANK_BITS;
localparam LINK_ECC_UNCORR_BG_WIDTH = `MEMC_BG_BITS;
localparam INIT_DONE_WIDTH = 1;
localparam DBG_ST_EN_WIDTH = 1;
localparam BIST_ST_EN_WIDTH = 1;
localparam PRE_SLOT_CONFIG_WIDTH = 2;
localparam FIXED_PRE_PRI_SEL_WIDTH = 1;
localparam DYN_PRE_PRI_DIS_WIDTH = 1;
localparam BLK_ACT_EN_WIDTH = 1;
localparam PRE_AB_ENABLE_WIDTH = 1;
localparam ACT2RDA_CNT_MASK_WIDTH = 1;
localparam SELFREF_WO_REF_PENDING_WIDTH = 1;
localparam SPECULATIVE_REF_PRI_SEL_WIDTH = 1;
localparam PRE_SB_ENABLE_WIDTH = 1;
localparam DFI_ALERT_ASSERTION_MODE_WIDTH = 1;
localparam MRR_DES_TIMING_UNIT_SEL_WIDTH = 2;
localparam RANK_SWITCH_GAP_UNIT_SEL_WIDTH = 1;
localparam RD_MIN_GAP_WIDTH = 4;
localparam WR_MIN_GAP_WIDTH = 4;
localparam DYN_PRE_PRI_HI_WIN_SIZE_WIDTH = 8;
localparam T_PPD_CNT_EN_WIDTH = 1;
localparam REFSB_HI_WAIT_THR_WIDTH = 6;
localparam LRANK_WR2WR_GAP_WIDTH = 3;
localparam DYN_PRE_PRI_LO_WAIT_THR_WIDTH = 8;
localparam LRANK_RD2RD_GAP_WIDTH = 3;
localparam DIMM_T_DCAW_WIDTH = 8;
localparam DIMM_N_DCAC_M1_WIDTH = 5;
localparam ENABLE_TRFC_DPR_WIDTH = 3;
localparam DIMM_DCAW_EN_WIDTH = 2;
localparam CI_MRR_DES1_WIDTH = 4;
localparam CI_MRR_DES2_WIDTH = 4;
localparam CI_MRW_DES1_WIDTH = 4;
localparam CI_RFM_DES1_WIDTH = 4;
localparam CI_RFM_DES2_WIDTH = 4;
localparam CI_MPC_DES2_WIDTH = 4;
localparam CI_MRW_DES2_WIDTH = 4;
localparam CI_MPC_DES1_WIDTH = 4;
localparam BASE_TIMER_EN_WIDTH = 1;
localparam BASE_TIMER_WIDTH = 32;
localparam GLB_BLK_EN_WIDTH = 1;
localparam RANK_BLK_EN_WIDTH = 1;
localparam GLB_BLK_TRIG_WIDTH = 1;
localparam RANK_BLK_TRIG_WIDTH = 1;
localparam POWERDOWN_ENTRY_BA_0_WIDTH = 8;
localparam POWERDOWN_ENTRY_SIZE_0_WIDTH = 8;
localparam POWERDOWN_EXIT_BA_0_WIDTH = 8;
localparam POWERDOWN_EXIT_SIZE_0_WIDTH = 8;
localparam POWERDOWN_ENTRY_BA_1_WIDTH = 8;
localparam POWERDOWN_ENTRY_SIZE_1_WIDTH = 8;
localparam POWERDOWN_EXIT_BA_1_WIDTH = 8;
localparam POWERDOWN_EXIT_SIZE_1_WIDTH = 8;
localparam POWERDOWN_ENTRY_BA_2_WIDTH = 8;
localparam POWERDOWN_ENTRY_SIZE_2_WIDTH = 8;
localparam POWERDOWN_EXIT_BA_2_WIDTH = 8;
localparam POWERDOWN_EXIT_SIZE_2_WIDTH = 8;
localparam POWERDOWN_ENTRY_BA_3_WIDTH = 8;
localparam POWERDOWN_ENTRY_SIZE_3_WIDTH = 8;
localparam POWERDOWN_EXIT_BA_3_WIDTH = 8;
localparam POWERDOWN_EXIT_SIZE_3_WIDTH = 8;
localparam PRANK_MODE_WIDTH = 8;
localparam SELFREF_ENTRY1_BA_0_WIDTH = 8;
localparam SELFREF_ENTRY1_SIZE_0_WIDTH = 8;
localparam SELFREF_ENTRY2_BA_0_WIDTH = 8;
localparam SELFREF_ENTRY2_SIZE_0_WIDTH = 8;
localparam SELFREF_EXIT1_BA_0_WIDTH = 8;
localparam SELFREF_EXIT1_SIZE_0_WIDTH = 8;
localparam SELFREF_EXIT2_BA_0_WIDTH = 8;
localparam SELFREF_EXIT2_SIZE_0_WIDTH = 8;
localparam RFM_RAA_EN_WIDTH = `MEMC_NUM_RANKS;
localparam RFM_RAA_RESET_WIDTH = `MEMC_NUM_RANKS;
localparam RFM_ALERT_THR_WIDTH = 16;
localparam RFM_RAA_USE_ECS_REFAB_WIDTH = 1;
localparam RFM_CMD_LOG_WIDTH = 32;
localparam CAPAR_RETRY_SIZE_WIDTH = 6;
localparam POWERDOWN_IDLE_CTRL_0_WIDTH = 2;
localparam POWERDOWN_IDLE_CTRL_1_WIDTH = 1;
localparam T_SELFREF_EXIT_STAGGER_WIDTH = 9;
localparam DCH_SYNC_MODE_WIDTH = 1;
localparam DCH_CH0_MASK_WIDTH = 1;
localparam BWL_WIN_LEN_WIDTH = 10;
localparam BWL_EN_LEN_WIDTH = 10;
localparam BWL_CTRL_WIDTH = 1;
localparam BWL_EN_WIDTH = 1;
localparam AUTO_ECS_REFAB_EN_WIDTH = `MEMC_NUM_RANKS;
localparam TARGET_ECS_MRR_DEVICE_IDX_WIDTH = 5;
localparam ECS_MR16_WIDTH = 8;
localparam ECS_MR17_WIDTH = 8;
localparam ECS_MR19_WIDTH = 8;
localparam ECS_MR18_WIDTH = 8;
localparam ECS_MR20_WIDTH = 8;
localparam CMD_TYPE_WIDTH = 1;
localparam MULTI_CYC_CS_EN_WIDTH = 1;
localparam MRR_GRP_SEL_WIDTH = 3;
localparam CMD_TIMER_X32_WIDTH = 12;
localparam CTRLUPD_RETRY_THR_WIDTH = 4;
localparam PD_MRR_NT_ODT_EN_WIDTH = 1;
localparam PDE_ODT_CTRL_WIDTH = 1;
localparam CMD_CTRL_WIDTH = 24;
localparam CMD_SEQ_ONGOING_WIDTH = 1;
localparam CMD_START_WIDTH = 1;
localparam CMD_CODE_WIDTH = 5;
localparam CMD_SEQ_LAST_WIDTH = 1;
localparam CMD_EXT_CTRL_WIDTH = 32;
localparam MRR_DATA_VLD_WIDTH = 1;
localparam SWCMD_LOCK_WIDTH = 1;
localparam DDR5_2N_MODE_WIDTH = 1;
localparam CMD_ERR_WIDTH = 1;
localparam CMD_DONE_WIDTH = 1;
localparam RD_DATA_VLD_WIDTH = 1;
localparam DUCMD_LOCK_WIDTH = 1;
localparam CMD_RSLT_WIDTH = 18;
localparam LCCMD_LOCK_WIDTH = 1;
localparam CMD_MRR_DATA_WIDTH = 32;
localparam SWCMD_ERR_INTR_WIDTH = 1;
localparam CAPARCMD_ERR_INTR_WIDTH = 1;
localparam RFM_ALERT_INTR_WIDTH = 1;
localparam CTRLUPD_ERR_INTR_WIDTH = 1;
localparam LCCMD_ERR_INTR_WIDTH = 1;
localparam DUCMD_ERR_INTR_WIDTH = 1;
localparam SWCMD_ERR_INTR_EN_WIDTH = 1;
localparam SWCMD_ERR_INTR_CLR_WIDTH = 1;
localparam DUCMD_ERR_INTR_EN_WIDTH = 1;
localparam LCCMD_ERR_INTR_EN_WIDTH = 1;
localparam RFM_ALERT_INTR_CLR_WIDTH = 1;
localparam RFM_ALERT_INTR_FORCE_WIDTH = 1;
localparam RFM_ALERT_INTR_EN_WIDTH = 1;
localparam DUCMD_ERR_INTR_CLR_WIDTH = 1;
localparam CAPARCMD_ERR_INTR_FORCE_WIDTH = 1;
localparam DUCMD_ERR_INTR_FORCE_WIDTH = 1;
localparam CAPARCMD_ERR_INTR_EN_WIDTH = 1;
localparam CAPARCMD_ERR_INTR_CLR_WIDTH = 1;
localparam CTRLUPD_ERR_INTR_EN_WIDTH = 1;
localparam SWCMD_ERR_INTR_FORCE_WIDTH = 1;
localparam CTRLUPD_ERR_INTR_CLR_WIDTH = 1;
localparam CTRLUPD_ERR_INTR_FORCE_WIDTH = 1;
localparam LCCMD_ERR_INTR_FORCE_WIDTH = 1;
localparam LCCMD_ERR_INTR_CLR_WIDTH = 1;
localparam DUCMD_ERR_STS_WIDTH = 3;
localparam SWCMD_ERR_STS_WIDTH = 3;
localparam CAPARCMD_ERR_STS_WIDTH = 3;
localparam LCCMD_ERR_STS_WIDTH = 3;
localparam DU_CFGBUF_WDATA_WIDTH = 16;
localparam DU_CFGBUF_RW_TYPE_WIDTH = 1;
localparam DU_CFGBUF_SELECT_WIDTH = 1;
localparam DU_CFGBUF_OP_MODE_WIDTH = 1;
localparam DU_CFGBUF_RW_START_WIDTH = 1;
localparam DU_CFGBUF_ADDR_WIDTH = 8;
localparam DU_CFGBUF_RDATA_WIDTH = 16;
localparam DU_CMDBUF_WDATA_WIDTH = 16;
localparam DU_CMDBUF_OP_MODE_WIDTH = 1;
localparam DU_CMDBUF_RW_TYPE_WIDTH = 1;
localparam DU_CMDBUF_ADDR_WIDTH = 8;
localparam DU_CMDBUF_RW_START_WIDTH = 1;
localparam DU_CMDBUF_SELECT_WIDTH = 1;
localparam DU_CMDBUF_RDATA_WIDTH = 16;
localparam LP_CMDBUF_WDATA_WIDTH = 16;
localparam LP_CMDBUF_OP_MODE_WIDTH = 1;
localparam LP_CMDBUF_ADDR_WIDTH = 8;
localparam LP_CMDBUF_RW_TYPE_WIDTH = 1;
localparam LP_CMDBUF_RW_START_WIDTH = 1;
localparam LP_CMDBUF_RDATA_WIDTH = 16;
localparam WR_DATA_CB_WIDTH = 8;
localparam WR_DATA_DQ_MASK_WIDTH = 8;
localparam WR_DATA_CB_MASK_WIDTH = 1;
localparam WR_DATA_SEL_WIDTH = 1;
localparam BUF_RW_OP_TYPE_WIDTH = 1;
localparam RW_ECC_EN_WIDTH = 1;
localparam BUF_RW_START_WIDTH = 1;
localparam DATA_ECC_SEL_WIDTH = 1;
localparam BUF_ADDR_WIDTH = 4;
localparam WR_DATA_DQ0_WIDTH = 32;
localparam WR_DATA_DQ1_WIDTH = 32;
localparam RD_DATA_DQ0_WIDTH = 32;
localparam RD_DATA_DQ1_WIDTH = 32;
localparam CAPAR_CMDBUF_WDATA_WIDTH = 16;
localparam CAPAR_CMDBUF_ADDR_WIDTH = 6;
localparam CAPAR_CMDBUF_OP_MODE_WIDTH = 1;
localparam CAPAR_CMDBUF_RW_START_WIDTH = 1;
localparam CAPAR_CMDBUF_RW_TYPE_WIDTH = 1;
localparam CAPAR_CMDBUF_RDATA_WIDTH = 16;
localparam DIS_WC_WIDTH = 1;
localparam DIS_RD_BYPASS_WIDTH = 1;
localparam DIS_ACT_BYPASS_WIDTH = 1;
localparam DIS_MAX_RANK_RD_OPT_WIDTH = 1;
localparam DIS_MAX_RANK_WR_OPT_WIDTH = 1;
localparam DIS_DQ_WIDTH = 1;
localparam DIS_HIF_WIDTH = 1;
localparam DBG_HPR_Q_DEPTH_WIDTH = `MEMC_RDCMD_ENTRY_BITS+1;
localparam DBG_LPR_Q_DEPTH_WIDTH = `MEMC_RDCMD_ENTRY_BITS+1;
localparam DBG_STALL_WIDTH = 1;
localparam DBG_RD_Q_EMPTY_WIDTH = 1;
localparam DBG_STALL_RD_WIDTH = 1;
localparam DBG_W_Q_DEPTH_WIDTH = `MEMC_WRCMD_ENTRY_BITS+1;
localparam DBG_STALL_WR_WIDTH = 1;
localparam RD_DATA_PIPELINE_EMPTY_WIDTH = 1;
localparam WR_DATA_PIPELINE_EMPTY_WIDTH = 1;
localparam DBG_WR_Q_EMPTY_WIDTH = 1;
localparam ZQ_CALIB_SHORT_WIDTH = 1;
localparam CTRLUPD_WIDTH = 1;
localparam HW_REF_ZQ_EN_WIDTH = 1;
localparam CTRLUPD_BURST_WIDTH = 1;
localparam CTRLUPD_BURST_BUSY_WIDTH = 1;
localparam ZQ_CALIB_SHORT_BUSY_WIDTH = 1;
localparam CTRLUPD_BUSY_WIDTH = 1;
localparam DBG_WRECC_Q_DEPTH_WIDTH = `MEMC_WRCMD_ENTRY_BITS+1;
localparam RANK_REFRESH_WIDTH = 1;
localparam RANK_REFRESH_BUSY_WIDTH = 1;
localparam DFI_CMD_DELAY_WIDTH = `UMCTL2_CMD_DELAY_BITS;
localparam DBG_W_Q_DEPTH_EXTEND_WIDTH = `MEMC_WRCMD_ENTRY_BITS+1;
localparam DBG_HPR_Q_DEPTH_EXTEND_WIDTH = `MEMC_RDCMD_ENTRY_BITS+1;
localparam DBG_LPR_Q_DEPTH_EXTEND_WIDTH = `MEMC_RDCMD_ENTRY_BITS+1;
localparam LPR_NUM_ENTRIES_EXTEND_WIDTH = `MEMC_RDCMD_ENTRY_BITS;
localparam WRCAM_LOWTHRESH_EXTEND_WIDTH = `MEMC_WRCMD_ENTRY_BITS;
localparam WR_PGHIT_NUM_THRESH_EXTEND_WIDTH = `MEMC_WRCMD_ENTRY_BITS;
localparam WRCAM_HIGHTHRESH_EXTEND_WIDTH = `MEMC_WRCMD_ENTRY_BITS;
localparam SW_DONE_WIDTH = 1;
localparam SW_DONE_ACK_WIDTH = 1;
localparam DIMM_STAGGER_CS_EN_WIDTH = 1;
localparam DIMM_ADDR_MIRR_EN_WIDTH = 1;
localparam DIMM_TYPE_WIDTH = 2;
localparam MRS_A17_EN_WIDTH = 1;
localparam DIMM_SELFREF_CLOCK_STOP_MODE_WIDTH = 1;
localparam RCD_B_OUTPUT_DISABLED_WIDTH = 1;
localparam RCD_NUM_WIDTH = 2;
localparam MRS_BG1_EN_WIDTH = 1;
localparam RCD_WEAK_DRIVE_WIDTH = 1;
localparam DIMM_DIS_BG_MIRRORING_WIDTH = 1;
localparam LRDIMM_BCOM_CMD_PROT_WIDTH = 1;
localparam RCD_A_OUTPUT_DISABLED_WIDTH = 1;
localparam DIMM_OUTPUT_INV_EN_WIDTH = 1;
localparam DUAL_CHANNEL_EN_WIDTH = 1;
localparam MAX_RANK_RD_WIDTH = 4;
localparam MAX_RANK_WR_WIDTH = 4;
localparam MAX_LOGICAL_RANK_WR_WIDTH = 4;
localparam MAX_LOGICAL_RANK_RD_WIDTH = 4;
localparam DM_EN_WIDTH = 1;
localparam RD_DBI_EN_WIDTH = 1;
localparam WR_DBI_EN_WIDTH = 1;
localparam NUM_ALLOC_BSM_WIDTH = `UMCTL2_BSM_BITS+1;
localparam MAX_NUM_UNALLOC_ENTRIES_WIDTH = `MEMC_WRCMD_ENTRY_BITS+2;
localparam MAX_NUM_ALLOC_BSM_WIDTH = `UMCTL2_BSM_BITS+1;
localparam RANK_RD_ODT_WIDTH = `MEMC_NUM_RANKS;
localparam RANK_WR_ODT_WIDTH = `MEMC_NUM_RANKS;
localparam RD_DATA_COPY_EN_WIDTH = 1;
localparam WR_DATA_X_EN_WIDTH = 1;
localparam WR_DATA_COPY_EN_WIDTH = 1;
localparam SW_STATIC_UNLOCK_WIDTH = 1;
localparam FORCE_CLK_ARB_EN_WIDTH = 1;
localparam FORCE_CLK_TE_EN_WIDTH = 1;
localparam PRE_CKE_X1024_WIDTH = 13;
localparam POST_CKE_X1024_WIDTH = 10;
localparam SKIP_DRAM_INIT_WIDTH = 2;
localparam DEV_ZQINIT_X32_WIDTH = 8;
localparam DBG_BSM_SEL_CTRL_WIDTH = 16;
localparam DBG_LRSM_SEL_CTRL_WIDTH = 16;
localparam DBG_STAT0_WIDTH = 32;
localparam DBG_STAT1_WIDTH = 32;
localparam DBG_STAT2_WIDTH = 32;
localparam DBG_STAT3_WIDTH = 32;
localparam DU_CUR_BLK_UCODE_WIDTH = 16;
localparam DU_CUR_BLK_ADDR_WIDTH = 8;
localparam DU_CUR_BLK_SET_WIDTH = 1;
localparam DU_CUR_BLK_INDEX_WIDTH = 5;
localparam DU_MCEU_FSM_STATE_WIDTH = 3;
localparam DU_MAIN_FSM_STATE_WIDTH = 3;
localparam DU_SCEU_FSM_STATE_WIDTH = 3;
localparam DBG_RANK_CTRL_MC_ADDR_0_WIDTH = 8;
localparam DBG_RANK_CTRL_MC_CODE_0_WIDTH = 16;
localparam DBG_RANK_CTRL_MC_ADDR_1_WIDTH = 8;
localparam DBG_RANK_CTRL_MC_CODE_1_WIDTH = 16;
localparam DBG_RANK_CTRL_MC_ADDR_2_WIDTH = 8;
localparam DBG_RANK_CTRL_MC_CODE_2_WIDTH = 16;
localparam DBG_RANK_CTRL_MC_ADDR_3_WIDTH = 8;
localparam DBG_RANK_CTRL_MC_CODE_3_WIDTH = 16;
localparam DBG_MCEU_CTRL_STATE_MCEU_1_WIDTH = 3;
localparam DBG_SCEU_CTRL_STATE_SCEU_0_WIDTH = 3;
localparam DBG_RANK_CTRL_STATE_RSM_1_WIDTH = 4;
localparam DBG_RANK_CTRL_STATE_RSM_0_WIDTH = 4;
localparam DBG_SCEU_CTRL_STATE_SCEU_1_WIDTH = 3;
localparam DBG_MCEU_CTRL_STATE_MCEU_0_WIDTH = 3;
localparam DBG_SCEU_CTRL_STATE_SCEU_2_WIDTH = 3;
localparam DBG_MCEU_CTRL_STATE_MCEU_3_WIDTH = 3;
localparam DBG_MCEU_CTRL_STATE_MCEU_2_WIDTH = 3;
localparam DBG_SCEU_CTRL_STATE_SCEU_3_WIDTH = 3;
localparam DBG_RANK_CTRL_STATE_RSM_3_WIDTH = 4;
localparam DBG_RANK_CTRL_STATE_RSM_2_WIDTH = 4;
localparam DBG_DFI_LP_STATE_DSM_WIDTH = 3;
localparam DBG_DFI_LP_DATA_ACK_WIDTH = 1;
localparam DBG_HW_LP_STATE_HSM_WIDTH = 3;
localparam DBG_DFI_LP_CTRL_ACK_WIDTH = 1;
localparam DBG_CAPAR_RETRY_MC_ADDR_WIDTH = 6;
localparam DBG_CAPAR_RETRY_MC_CODE_WIDTH = 16;
localparam DBG_CAPAR_RETRY_STATE_SCEU_WIDTH = 3;
localparam DBG_CAPAR_RETRY_STATE_CSM_WIDTH = 2;
localparam DBG_CAPAR_RETRY_STATE_MCEU_WIDTH = 3;
localparam CMDFIFO_RD_ADDR_WIDTH = 8;
localparam CMDFIFO_RD_DATA_WIDTH = 13;
localparam CMDFIFO_WINDOW_CMD_NUM_WIDTH = 9;
localparam CMDFIFO_OVERFLOW_WIDTH = 1;
localparam CMDFIFO_RECORDED_CMD_NUM_WIDTH = 9;
localparam ECC_CORR_ERR_CNT_CLR_RANK_WIDTH = 1;
localparam ECC_UNCORR_ERR_LOG_MODE_WIDTH = 2;
localparam ECC_CORR_ERR_LOG_MODE_WIDTH = `MEMC_NUM_RANKS;
localparam ECC_CORR_THRESHOLD_WIDTH = 16;
localparam ECC_CORR_ERR_PER_RANK_INTR_EN_WIDTH = `MEMC_NUM_RANKS;
localparam ECC_CORR_ERR_PER_RANK_INTR_WIDTH = `MEMC_NUM_RANKS;
localparam ECC_CORR_ERR_CNT_RANK_WIDTH = 16;
localparam PPT2_CTRLUPD_NUM_DFI_WIDTH = 6;
localparam PPT2_WAIT_REF_WIDTH = 1;
localparam PPT2_BURST_NUM_WIDTH = 10;
localparam PPT2_BURST_WIDTH = 1;
localparam PPT2_STATE_WIDTH = 4;
localparam PPT2_BURST_BUSY_WIDTH = 1;
localparam IME_EN_WIDTH = 1;
localparam IME_FORCE_DISABLED_WIDTH = 1;
localparam VER_NUMBER_WIDTH = 32;
localparam VER_TYPE_WIDTH = 32;
// REGION REGB_ADDR_MAP0
localparam ADDRMAP_DCH_BIT0_WIDTH = 6;
localparam ADDRMAP_CS_BIT0_WIDTH = 6;
localparam ADDRMAP_CS_BIT1_WIDTH = 6;
localparam ADDRMAP_CS_BIT3_WIDTH = 6;
localparam ADDRMAP_CS_BIT2_WIDTH = 6;
localparam ADDRMAP_CID_B1_WIDTH = 6;
localparam ADDRMAP_CID_B3_WIDTH = 6;
localparam ADDRMAP_CID_B0_WIDTH = 6;
localparam ADDRMAP_CID_B2_WIDTH = 6;
localparam ADDRMAP_BANK_B0_WIDTH = 6;
localparam ADDRMAP_BANK_B2_WIDTH = 6;
localparam ADDRMAP_BANK_B1_WIDTH = 6;
localparam ADDRMAP_BG_B0_WIDTH = 6;
localparam ADDRMAP_BG_B2_WIDTH = 6;
localparam ADDRMAP_BG_B1_WIDTH = 6;
localparam ADDRMAP_COL_B7_WIDTH = 5;
localparam ADDRMAP_COL_B8_WIDTH = 5;
localparam ADDRMAP_COL_B9_WIDTH = 5;
localparam ADDRMAP_COL_B10_WIDTH = 5;
localparam ADDRMAP_COL_B3_WIDTH = 4;
localparam ADDRMAP_COL_B6_WIDTH = 4;
localparam ADDRMAP_COL_B4_WIDTH = 4;
localparam ADDRMAP_COL_B5_WIDTH = 4;
localparam ADDRMAP_ROW_B14_WIDTH = 5;
localparam ADDRMAP_ROW_B15_WIDTH = 5;
localparam ADDRMAP_ROW_B17_WIDTH = 5;
localparam ADDRMAP_ROW_B16_WIDTH = 5;
localparam ADDRMAP_ROW_B11_WIDTH = 5;
localparam ADDRMAP_ROW_B10_WIDTH = 5;
localparam ADDRMAP_ROW_B13_WIDTH = 5;
localparam ADDRMAP_ROW_B12_WIDTH = 5;
localparam ADDRMAP_ROW_B7_WIDTH = 5;
localparam ADDRMAP_ROW_B9_WIDTH = 5;
localparam ADDRMAP_ROW_B6_WIDTH = 5;
localparam ADDRMAP_ROW_B8_WIDTH = 5;
localparam ADDRMAP_ROW_B2_WIDTH = 5;
localparam ADDRMAP_ROW_B3_WIDTH = 5;
localparam ADDRMAP_ROW_B5_WIDTH = 5;
localparam ADDRMAP_ROW_B4_WIDTH = 5;
localparam ADDRMAP_ROW_B0_WIDTH = 5;
localparam ADDRMAP_ROW_B1_WIDTH = 5;
localparam BANK_HASH_EN_WIDTH = 1;
localparam NONBINARY_DEVICE_DENSITY_WIDTH = 3;
localparam LPDDR_MIXED_PKG_X16_SIZE_WIDTH = 4;
localparam LPDDR_MIXED_PKG_EN_WIDTH = 1;
localparam ADDRMAP_LUT_BYPASS_WIDTH = 1;
localparam ADDRMAP_USE_LUT_CS_WIDTH = 1;
localparam ADDRMAP_LUT_BIT1_VALID_WIDTH = 1;
localparam ADDRMAP_LUT_RANK_TYPE_WIDTH = `MEMC_NUM_RANKS;
localparam ADDRMAP_LUT_MAX_ACTIVE_HIF_ADDR_OFFSET_WIDTH = 4;
localparam ADDRMAP_LUT_BIT1_WIDTH = 3;
localparam ADDRMAP_LUT_BIT0_VALID_WIDTH = 1;
localparam ADDRMAP_LUT_BIT0_WIDTH = 3;
localparam ADDRMAP_LUT_WDATA0_WIDTH = 8;
localparam ADDRMAP_LUT_WDATA1_WIDTH = 8;
localparam ADDRMAP_LUT_ADDR_WIDTH = `DDRCTL_LUT_ADDRMAP_CS_WIN_BITS;
localparam ADDRMAP_LUT_RW_START_WIDTH = 1;
localparam ADDRMAP_LUT_RW_TYPE_WIDTH = 1;
localparam ADDRMAP_LUT_RDATA0_WIDTH = 8;
localparam ADDRMAP_RANK_VALID_WIDTH = `MEMC_NUM_RANKS;
localparam ADDRMAP_LUT_RDATA1_WIDTH = 8;
// REGION REGB_ARB_PORT0
localparam DCH_DENSITY_RATIO_WIDTH = 2;
localparam GO2CRITICAL_EN_WIDTH = 1;
localparam PAGEMATCH_LIMIT_WIDTH = 1;
localparam RDWR_ORDERED_EN_WIDTH = 1;
localparam READ_REORDER_BYPASS_EN_WIDTH = 1;
localparam RD_PORT_AGING_EN_WIDTH = 1;
localparam RRB_LOCK_THRESHOLD_WIDTH = 4;
localparam RD_PORT_PRIORITY_WIDTH = 10;
localparam RD_PORT_URGENT_EN_WIDTH = 1;
localparam RD_PORT_PAGEMATCH_EN_WIDTH = 1;
localparam SNF_MODE_WIDTH = 1;
localparam WR_PORT_PAGEMATCH_EN_WIDTH = 1;
localparam WR_PORT_URGENT_EN_WIDTH = 1;
localparam WR_PORT_AGING_EN_WIDTH = 1;
localparam WR_PORT_PRIORITY_WIDTH = 10;
localparam ID_MASK_WIDTH = `UMCTL2_A_ID_MAPW;
localparam ID_VALUE_WIDTH = `UMCTL2_A_ID_MAPW;
localparam PORT_EN_WIDTH = 1;
localparam RQOS_MAP_REGION2_WIDTH = `UMCTL2_XPI_RQOS_RW;
localparam RQOS_MAP_REGION1_WIDTH = `UMCTL2_XPI_RQOS_RW;
localparam RQOS_MAP_REGION0_WIDTH = `UMCTL2_XPI_RQOS_RW;
localparam RQOS_MAP_LEVEL1_WIDTH = `UMCTL2_XPI_RQOS_MLW;
localparam RQOS_MAP_LEVEL2_WIDTH = `UMCTL2_XPI_RQOS_MLW;
localparam RQOS_MAP_TIMEOUTR_WIDTH = `UMCTL2_XPI_RQOS_TW;
localparam RQOS_MAP_TIMEOUTB_WIDTH = `UMCTL2_XPI_RQOS_TW;
localparam WQOS_MAP_REGION1_WIDTH = `UMCTL2_XPI_WQOS_RW;
localparam WQOS_MAP_LEVEL1_WIDTH = `UMCTL2_XPI_WQOS_MLW;
localparam WQOS_MAP_REGION2_WIDTH = `UMCTL2_XPI_WQOS_RW;
localparam WQOS_MAP_REGION0_WIDTH = `UMCTL2_XPI_WQOS_RW;
localparam WQOS_MAP_LEVEL2_WIDTH = `UMCTL2_XPI_WQOS_MLW;
localparam WQOS_MAP_TIMEOUT2_WIDTH = `UMCTL2_XPI_WQOS_TW;
localparam WQOS_MAP_TIMEOUT1_WIDTH = `UMCTL2_XPI_WQOS_TW;
localparam BASE_ADDR_WIDTH = `DDRCTL_SAR_REG_BW;
localparam NBLOCKS_WIDTH = `DDRCTL_SAR_SW;
localparam SCRUB_UE_WIDTH = 1;
localparam SCRUB_BURST_LENGTH_LP_WIDTH = 3;
localparam SBR_CORRECTION_MODE_WIDTH = 2;
localparam SCRUB_DURING_LOWPOWER_WIDTH = 1;
localparam SCRUB_EN_WIDTH = 1;
localparam SCRUB_BURST_LENGTH_NM_WIDTH = 3;
localparam SCRUB_CMD_TYPE_WIDTH = 2;
localparam SCRUB_EN_DCH1_WIDTH = 1;
localparam SCRUB_INTERVAL_WIDTH = `UMCTL2_REG_SCRUB_INTERVALW;
localparam SCRUB_DROP_CNT_WIDTH = 5;
localparam SCRUB_BUSY_DCH1_WIDTH = 1;
localparam SCRUB_DROP_CNT_DCH1_WIDTH = 5;
localparam SCRUB_DONE_DCH1_WIDTH = 1;
localparam SCRUB_BUSY_WIDTH = 1;
localparam SCRUB_DONE_WIDTH = 1;
localparam SCRUB_PATTERN0_WIDTH = 32;
localparam SCRUB_PATTERN1_WIDTH = 32;
localparam SBR_ADDRESS_START_MASK_0_WIDTH = 32;
localparam SBR_ADDRESS_START_MASK_1_WIDTH = `MEMC_HIF_ADDR_WIDTH_MAX-32;
localparam SBR_ADDRESS_RANGE_MASK_0_WIDTH = 32;
localparam SBR_ADDRESS_RANGE_MASK_1_WIDTH = `MEMC_HIF_ADDR_WIDTH_MAX-32;
localparam SBR_ADDRESS_START_MASK_DCH1_0_WIDTH = 32;
localparam SBR_ADDRESS_START_MASK_DCH1_1_WIDTH = `MEMC_HIF_ADDR_WIDTH_MAX-32;
localparam SBR_ADDRESS_RANGE_MASK_DCH1_0_WIDTH = 32;
localparam SBR_ADDRESS_RANGE_MASK_DCH1_1_WIDTH = `MEMC_HIF_ADDR_WIDTH_MAX-32;
localparam PORT_DATA_CHANNEL_13_WIDTH = 1;
localparam PORT_DATA_CHANNEL_12_WIDTH = 1;
localparam PORT_DATA_CHANNEL_4_WIDTH = 1;
localparam PORT_DATA_CHANNEL_3_WIDTH = 1;
localparam PORT_DATA_CHANNEL_2_WIDTH = 1;
localparam PORT_DATA_CHANNEL_11_WIDTH = 1;
localparam PORT_DATA_CHANNEL_9_WIDTH = 1;
localparam PORT_DATA_CHANNEL_1_WIDTH = 1;
localparam PORT_DATA_CHANNEL_15_WIDTH = 1;
localparam PORT_DATA_CHANNEL_14_WIDTH = 1;
localparam PORT_DATA_CHANNEL_5_WIDTH = 1;
localparam PORT_DATA_CHANNEL_7_WIDTH = 1;
localparam PORT_DATA_CHANNEL_0_WIDTH = 1;
localparam PORT_DATA_CHANNEL_6_WIDTH = 1;
localparam PORT_DATA_CHANNEL_8_WIDTH = 1;
localparam PORT_DATA_CHANNEL_10_WIDTH = 1;
localparam WR_PORT_BUSY_12_WIDTH = 1;
localparam WR_PORT_BUSY_11_WIDTH = 1;
localparam WR_PORT_BUSY_10_WIDTH = 1;
localparam WR_PORT_BUSY_9_WIDTH = 1;
localparam WR_PORT_BUSY_8_WIDTH = 1;
localparam RD_PORT_BUSY_8_WIDTH = 1;
localparam RD_PORT_BUSY_6_WIDTH = 1;
localparam WR_PORT_BUSY_14_WIDTH = 1;
localparam RD_PORT_BUSY_1_WIDTH = 1;
localparam RD_PORT_BUSY_0_WIDTH = 1;
localparam WR_PORT_BUSY_15_WIDTH = 1;
localparam RD_PORT_BUSY_5_WIDTH = 1;
localparam RD_PORT_BUSY_13_WIDTH = 1;
localparam RD_PORT_BUSY_10_WIDTH = 1;
localparam WR_PORT_BUSY_13_WIDTH = 1;
localparam RD_PORT_BUSY_2_WIDTH = 1;
localparam RD_PORT_BUSY_9_WIDTH = 1;
localparam RD_PORT_BUSY_3_WIDTH = 1;
localparam RD_PORT_BUSY_7_WIDTH = 1;
localparam RD_PORT_BUSY_4_WIDTH = 1;
localparam RD_PORT_BUSY_11_WIDTH = 1;
localparam WR_PORT_BUSY_2_WIDTH = 1;
localparam RD_PORT_BUSY_12_WIDTH = 1;
localparam WR_PORT_BUSY_7_WIDTH = 1;
localparam WR_PORT_BUSY_6_WIDTH = 1;
localparam RD_PORT_BUSY_14_WIDTH = 1;
localparam RD_PORT_BUSY_15_WIDTH = 1;
localparam WR_PORT_BUSY_0_WIDTH = 1;
localparam WR_PORT_BUSY_1_WIDTH = 1;
localparam WR_PORT_BUSY_5_WIDTH = 1;
localparam WR_PORT_BUSY_3_WIDTH = 1;
localparam WR_PORT_BUSY_4_WIDTH = 1;
localparam SCRUB_RESTORE_DCH1_WIDTH = 1;
localparam PERRANK_DIS_SCRUB_WIDTH = `MEMC_NUM_RANKS;
localparam PERRANK_DIS_SCRUB_DCH1_WIDTH = `MEMC_NUM_RANKS;
localparam SCRUB_RESTORE_WIDTH = 1;
localparam SCRUB_ADDR_LOG0_WIDTH = (`MEMC_HIF_ADDR_WIDTH>32) ? 32 : `MEMC_HIF_ADDR_WIDTH;
localparam SCRUB_ADDR_LOG1_WIDTH = (`MEMC_HIF_ADDR_WIDTH>32) ? (`MEMC_HIF_ADDR_WIDTH-32) : 1;
localparam SCRUB_RESTORE_ADDRESS0_WIDTH = (`MEMC_HIF_ADDR_WIDTH>32) ? 32 : `MEMC_HIF_ADDR_WIDTH;
localparam SCRUB_RESTORE_ADDRESS1_WIDTH = (`MEMC_HIF_ADDR_WIDTH>32) ? (`MEMC_HIF_ADDR_WIDTH-32) : 1;
localparam SCRUB_ADDR_LOG0_DCH1_WIDTH = (`MEMC_HIF_ADDR_WIDTH>32) ? 32 : `MEMC_HIF_ADDR_WIDTH;
localparam SCRUB_ADDR_LOG1_DCH1_WIDTH = (`MEMC_HIF_ADDR_WIDTH>32) ? (`MEMC_HIF_ADDR_WIDTH-32) : 1;
localparam SCRUB_RESTORE_ADDRESS0_DCH1_WIDTH = (`MEMC_HIF_ADDR_WIDTH>32) ? 32 : `MEMC_HIF_ADDR_WIDTH;
localparam SCRUB_RESTORE_ADDRESS1_DCH1_WIDTH = (`MEMC_HIF_ADDR_WIDTH>32) ? (`MEMC_HIF_ADDR_WIDTH-32) : 1;
localparam TXSACTIVE_EN_WIDTH = 1;
localparam DBG_DIS_WRPTL_RMW_BE_EVAL_WIDTH = 1;
localparam CBUSY_SELECT_WIDTH = 1;
localparam CRC_UE_RSP_SEL_WIDTH = 2;
localparam DIS_PREFETCH_WIDTH = 1;
localparam DBG_FORCE_PCRD_STEAL_MODE_WIDTH = 1;
localparam DBG_WDC_EN_WIDTH = 1;
localparam EXP_CNT_DIV_WIDTH = 2;
localparam PRC_EXP_CNT_WIDTH = 10;
localparam RPQ_HPR_MIN_WIDTH = 7;
localparam RPQ_LPR_MIN_WIDTH = 7;
localparam CHB_RQOS_MAP_REGION0_WIDTH = `UMCTL2_XPI_RQOS_RW;
localparam CHB_RQOS_MAP_REGION2_WIDTH = `UMCTL2_XPI_RQOS_RW;
localparam CHB_RQOS_MAP_LEVEL1_WIDTH = `UMCTL2_XPI_RQOS_MLW;
localparam CHB_RQOS_MAP_REGION1_WIDTH = `UMCTL2_XPI_RQOS_RW;
localparam CHB_RQOS_MAP_LEVEL2_WIDTH = `UMCTL2_XPI_RQOS_MLW;
localparam VPR_CRD_TIMEOUT_WIDTH = `DDRCTL_CHB_RQOS_TW;
localparam VPR_UNCRD_TIMEOUT_WIDTH = `DDRCTL_CHB_RQOS_TW;
localparam CHB_WQOS_MAP_REGION2_WIDTH = `UMCTL2_XPI_WQOS_RW;
localparam CHB_WQOS_MAP_REGION0_WIDTH = `UMCTL2_XPI_WQOS_RW;
localparam CHB_WQOS_MAP_REGION1_WIDTH = `UMCTL2_XPI_WQOS_RW;
localparam CHB_WQOS_MAP_LEVEL2_WIDTH = `UMCTL2_XPI_WQOS_MLW;
localparam CHB_WQOS_MAP_LEVEL1_WIDTH = `UMCTL2_XPI_WQOS_MLW;
localparam VPW_CRD_TIMEOUT_WIDTH = `DDRCTL_CHB_WQOS_TW;
localparam VPW_UNCRD_TIMEOUT_WIDTH = `DDRCTL_CHB_WQOS_TW;
localparam CAM_MIDDLE_THRESHOLD_HPR_WIDTH = `DDRCTL_CHB_CBUSY_RD_THR_WIDTH;
localparam CAM_BUSY_THRESHOLD_HPR_WIDTH = `DDRCTL_CHB_CBUSY_RD_THR_WIDTH;
localparam CAM_FREE_THRESHOLD_HPR_WIDTH = `DDRCTL_CHB_CBUSY_RD_THR_WIDTH;
localparam CAM_BUSY_THRESHOLD_LPR_WIDTH = `DDRCTL_CHB_CBUSY_RD_THR_WIDTH;
localparam CAM_MIDDLE_THRESHOLD_LPR_WIDTH = `DDRCTL_CHB_CBUSY_RD_THR_WIDTH;
localparam CAM_FREE_THRESHOLD_LPR_WIDTH = `DDRCTL_CHB_CBUSY_RD_THR_WIDTH;
localparam CAM_MIDDLE_THRESHOLD_WR_WIDTH = `DDRCTL_CHB_CBUSY_WR_THR_WIDTH;
localparam CAM_FREE_THRESHOLD_WR_WIDTH = `DDRCTL_CHB_CBUSY_WR_THR_WIDTH;
localparam CAM_BUSY_THRESHOLD_WR_WIDTH = `DDRCTL_CHB_CBUSY_WR_THR_WIDTH;
localparam RXSACTIVE_STATUS_WIDTH = 1;
localparam RX_ACK_WIDTH = 1;
localparam TX_ACK_WIDTH = 1;
localparam TX_REQ_WIDTH = 1;
localparam TXSACTIVE_STATUS_WIDTH = 1;
localparam RX_REQ_WIDTH = 1;
localparam PEND_QOS_TYPE_WIDTH = `DDRCTL_CHB_RTLST_NUM_LISTS;
localparam RETRY_LIST_EMPTY_WIDTH = 1;
localparam RETRY_LIST_FULL_WIDTH = 1;
localparam TZ_CHB_ADDRESS_WIDTH_WIDTH = 6;
localparam TZ_NO_REGIONS_WIDTH = 3;
localparam TZ_NO_SUBREGIONS_WIDTH = 3;
localparam TZ_RESPERR_ENABLE_WIDTH = 1;
localparam TZ_INT_ENABLE_WIDTH = 1;
localparam TZ_OVERRUN_WIDTH = 1;
localparam TZ_INT_WIDTH = 1;
localparam TZ_INT_CLEAR_WIDTH = 1;
localparam TZ_LOG_ADDR_LOW_WIDTH = 32;
localparam TZ_LOG_ADDR_HIGH_WIDTH = 32;
localparam TZ_LOG_OPCODE_WIDTH = 7;
localparam TZ_LOG_NONSECURE_WIDTH = 1;
localparam TZ_LOG_RETURNTXID_WIDTH = 11;
localparam TZ_LOG_TXNID_WIDTH = 12;
localparam TZ_LOG_RETURNNID_WIDTH = 11;
localparam TZ_LOG_SRCID_WIDTH = 11;
localparam TZ_SEC_INV_EN_WIDTH = 1;
localparam TZ_BASE_ADDR_LOW_WIDTH = 17;
localparam TZ_BASE_ADDR_HIGH_WIDTH = 32;
localparam TZ_REGION_EN_WIDTH = 1;
localparam TZ_REGION_SIZE_WIDTH = 6;
localparam TZ_REG_SP_WIDTH = 4;
localparam TZ_SUBREGION_DISABLE_WIDTH = `DDRCTL_CHB_TSZ_SUBREG_NUM;
// REGION REGB_FREQ0_CH0
localparam T_RAS_MIN_WIDTH = 8;
localparam T_RAS_MAX_WIDTH = 8;
localparam WR2PRE_WIDTH = 8;
localparam T_FAW_WIDTH = 8;
localparam RD2PRE_WIDTH = 8;
localparam T_RCD_WRITE_WIDTH = 8;
localparam T_RC_WIDTH = 8;
localparam T_XP_WIDTH = 6;
localparam RD2WR_WIDTH = 8;
localparam WR2RD_WIDTH = 8;
localparam WRITE_LATENCY_WIDTH = 7;
localparam READ_LATENCY_WIDTH = 7;
localparam WR2MR_WIDTH = 8;
localparam RD2MR_WIDTH = 8;
localparam T_MR_WIDTH = 7;
localparam T_RRD_WIDTH = 6;
localparam T_RCD_WIDTH = 8;
localparam T_RP_WIDTH = 7;
localparam T_CCD_WIDTH = 6;
localparam T_CKE_WIDTH = 6;
localparam T_CKSRX_WIDTH = 6;
localparam T_CKESR_WIDTH = 7;
localparam T_CKSRE_WIDTH = 7;
localparam T_CKCSX_WIDTH = 6;
localparam T_CSH_WIDTH = 4;
localparam T_MRW_L_WIDTH = 9;
localparam T_XS_FAST_X32_WIDTH = 7;
localparam T_XS_ABORT_X32_WIDTH = 7;
localparam T_XS_X32_WIDTH = 7;
localparam T_XS_DLL_X32_WIDTH = 7;
localparam WR2RD_S_WIDTH = 8;
localparam T_RRD_S_WIDTH = 6;
localparam T_CCD_S_WIDTH = 5;
localparam DDR4_WR_PREAMBLE_WIDTH = 1;
localparam T_GEAR_SETUP_WIDTH = 3;
localparam T_SYNC_GEAR_WIDTH = 6;
localparam T_GEAR_HOLD_WIDTH = 3;
localparam T_CMD_GEAR_WIDTH = 6;
localparam T_MPX_S_WIDTH = 3;
localparam POST_MPSM_GAP_X32_WIDTH = 8;
localparam T_CKMPE_WIDTH = 6;
localparam T_MPX_LH_WIDTH = 6;
localparam T_MRD_PDA_WIDTH = 6;
localparam T_CMDCKE_WIDTH = 4;
localparam T_WR_MPR_WIDTH = 7;
localparam T_CCD_W2_WIDTH = 8;
localparam ODTLOFF_WIDTH = 7;
localparam T_PPD_WIDTH = 4;
localparam T_CCD_MW_WIDTH = 7;
localparam T_OSCO_WIDTH = 9;
localparam T_XSR_WIDTH = 12;
localparam EN_DFI_LP_T_STAB_WIDTH = 1;
localparam T_STAB_X32_WIDTH = 10;
localparam EN_HWFFC_T_STAB_WIDTH = 1;
localparam T_CCD_DLR_WIDTH = 6;
localparam T_RP_CA_PARITY_WIDTH = 8;
localparam T_FAW_DLR_WIDTH = 8;
localparam T_RRD_DLR_WIDTH = 4;
localparam T_VRCG_DISABLE_WIDTH = 10;
localparam T_VRCG_ENABLE_WIDTH = 10;
localparam T_MPSMX_WIDTH = 7;
localparam T_PD_WIDTH = 7;
localparam T_CSH_SREXIT_WIDTH = 8;
localparam T_CPDED_WIDTH = 6;
localparam T_CSL_SREXIT_WIDTH = 8;
localparam T_CASRX_WIDTH = 5;
localparam T_MPC_SETUP_WIDTH = 3;
localparam T_MPC_HOLD_WIDTH = 3;
localparam T_MPC_CS_WIDTH = 5;
localparam T_CSL_WIDTH = 7;
localparam T_RD2WR_DPR_WIDTH = 7;
localparam T_RD2WR_DLR_WIDTH = 7;
localparam T_WR2RD_DLR_WIDTH = 8;
localparam T_WR2RD_DPR_WIDTH = 8;
localparam T_PDN_WIDTH = 12;
localparam T_XSR_DSM_X1024_WIDTH = 8;
localparam MAX_RD_SYNC_WIDTH = 8;
localparam MAX_WR_SYNC_WIDTH = 8;
localparam BANK_ORG_WIDTH = 2;
localparam RD2WR_S_WIDTH = 8;
localparam RDA2PRE_WIDTH = 8;
localparam LPDDR4_DIFF_BANK_RWA2PRE_WIDTH = 3;
localparam WRA2PRE_WIDTH = 8;
localparam T_CCD_R_WIDTH = 8;
localparam T_CCD_W_WIDTH = 8;
localparam T_CCD_R_S_WIDTH = 8;
localparam T_CCD_W_S_WIDTH = 8;
localparam T_MRR2MPC_WIDTH = 8;
localparam T_ECSC_WIDTH = 9;
localparam T_SRX2SRX_WIDTH = 7;
localparam T_CSSR_WIDTH = 7;
localparam T_CPDED2SRX_WIDTH = 7;
localparam T_CKACT_WIDTH = 6;
localparam T_CKOFF_WIDTH = 7;
localparam MRR2RD_WIDTH = 8;
localparam MRR2WR_WIDTH = 8;
localparam MRR2MRW_WIDTH = 8;
localparam RFM_RAAIMT_WIDTH = 7;
localparam RFM_RAA_REF_DECR_WIDTH = 2;
localparam RFM_RAA_THR_WIDTH = 9;
localparam WS_FS2WCK_SUS_WIDTH = 4;
localparam WS_OFF2WS_FS_WIDTH = 4;
localparam T_WCKSUS_WIDTH = 4;
localparam T_CCD_R_M_WIDTH = 8;
localparam T_WR2RD_M_WIDTH = 8;
localparam T_CCD_W_M_WIDTH = 8;
localparam T_CCD_MW_BLX2_WIDTH = 8;
localparam RD2WR_BLX2_WIDTH = 8;
localparam T_CCD_BLX2_WIDTH = 6;
localparam WR2RD_BLX2_WIDTH = 8;
localparam RDA2PRE_BLX2_WIDTH = 8;
localparam WRA2PRE_BLX2_WIDTH = 8;
localparam WR2PRE_BLX2_WIDTH = 8;
localparam RD2PRE_BLX2_WIDTH = 8;
localparam RD2WR_S_BLX2_WIDTH = 8;
localparam T_CCD_S_BLX2_WIDTH = 5;
localparam WR2RD_S_BLX2_WIDTH = 8;
localparam MAX_RD_SYNC_BLX2_WIDTH = 8;
localparam MAX_WR_SYNC_BLX2_WIDTH = 8;
localparam RD2MR_BLX2_WIDTH = 8;
localparam WR2MR_BLX2_WIDTH = 8;
localparam RD2WR_DR_BLX2_WIDTH = 8;
localparam DIFF_RANK_WR_GAP_BLX2_WIDTH = 8;
localparam WR2RD_DR_BLX2_WIDTH = 8;
localparam DIFF_RANK_RD_GAP_BLX2_WIDTH = 8;
localparam T_RAS_MIN_2_WIDTH = 8;
localparam WR2PRE_2_WIDTH = 8;
localparam T_FAW_2_WIDTH = 8;
localparam T_RC_2_WIDTH = 8;
localparam RD2PRE_2_WIDTH = 8;
localparam WR2RD_2_WIDTH = 8;
localparam RD2WR_2_WIDTH = 8;
localparam T_MR_2_WIDTH = 7;
localparam T_RP_2_WIDTH = 7;
localparam T_RCD_2_WIDTH = 8;
localparam T_RRD_2_WIDTH = 6;
localparam T_XS_DLL_X32_2_WIDTH = 7;
localparam T_XS_X32_2_WIDTH = 7;
localparam WR2RD_S_2_WIDTH = 8;
localparam T_RRD_S_2_WIDTH = 6;
localparam T_PPD_2_WIDTH = 4;
localparam T_CCD_W2_2_WIDTH = 8;
localparam T_RP_CA_PARITY_2_WIDTH = 8;
localparam T_FAW_DLR_2_WIDTH = 8;
localparam T_CCD_DLR_2_WIDTH = 6;
localparam T_RRD_DLR_2_WIDTH = 4;
localparam T_RD2WR_DPR_2_WIDTH = 7;
localparam T_RD2WR_DLR_2_WIDTH = 7;
localparam T_WR2RD_DLR_2_WIDTH = 8;
localparam T_WR2RD_DPR_2_WIDTH = 8;
localparam T_CCD_R_2_WIDTH = 8;
localparam T_CCD_W_2_WIDTH = 8;
localparam T_CCD_W_S_2_WIDTH = 8;
localparam T_CCD_R_S_2_WIDTH = 8;
localparam T_MRR2MPC_2_WIDTH = 8;
localparam RFM_RAAIMT_2_WIDTH = 7;
localparam RFM_RAA_THR_2_WIDTH = 9;
localparam RFM_RAA_REF_DECR_2_WIDTH = 2;
localparam T_CCD_R_M_2_WIDTH = 8;
localparam T_WR2RD_M_2_WIDTH = 8;
localparam T_CCD_W_M_2_WIDTH = 8;
localparam T_RD2RD_GAP_WIDTH = 4;
localparam T_WR2RD_GAP_WIDTH = 4;
localparam T_RD2WR_GAP_WIDTH = 4;
localparam T_WR2WR_GAP_WIDTH = 4;
localparam T_RAS_MIN_MRAM_WIDTH = 8;
localparam T_FAW_MRAM_WIDTH = 10;
localparam T_RC_MRAM_WIDTH = 9;
localparam T_RCD_MRAM_WIDTH = 8;
localparam T_RP_MRAM_WIDTH = 7;
localparam T_RRD_MRAM_WIDTH = 6;
localparam T_RRD_S_MRAM_WIDTH = 6;
localparam EMR_WIDTH = 16;
localparam MR_WIDTH = 16;
localparam EMR3_WIDTH = 16;
localparam EMR2_WIDTH = 16;
localparam MR5_WIDTH = 16;
localparam MR4_WIDTH = 16;
localparam MR6_WIDTH = 16;
localparam MR22_WIDTH = 16;
localparam DFI_TPHY_WRDATA_WIDTH = 6;
localparam DFI_TPHY_WRLAT_WIDTH = 7;
localparam DFI_T_RDDATA_EN_WIDTH = 7;
localparam DFI_T_CTRL_DELAY_WIDTH = 5;
localparam DFI_T_DRAM_CLK_DISABLE_WIDTH = 5;
localparam DFI_T_DRAM_CLK_ENABLE_WIDTH = 5;
localparam DFI_T_WRDATA_DELAY_WIDTH = 5;
localparam DFI_T_CMD_LAT_WIDTH = 4;
localparam DFI_T_PARIN_LAT_WIDTH = 2;
localparam DFI_TPHY_WRCSLAT_WIDTH = 7;
localparam DFI_TWCK_DELAY_WIDTH = 6;
localparam DFI_TPHY_RDCSLAT_WIDTH = 7;
localparam DFI_T_GEARDOWN_DELAY_WIDTH = 5;
localparam DFI_TWCK_DIS_WIDTH = 8;
localparam DFI_TWCK_EN_FS_WIDTH = 8;
localparam DFI_TWCK_EN_RD_WIDTH = 8;
localparam DFI_TWCK_EN_WR_WIDTH = 8;
localparam DFI_TWCK_TOGGLE_POST_WIDTH = 8;
localparam DFI_TWCK_TOGGLE_CS_WIDTH = 8;
localparam DFI_TWCK_FAST_TOGGLE_WIDTH = 8;
localparam DFI_TWCK_TOGGLE_WIDTH = 8;
localparam DFI_TWCK_TOGGLE_POST_RD_WIDTH = 8;
localparam DFI_TWCK_TOGGLE_POST_RD_EN_WIDTH = 1;
localparam DFI_T_2N_MODE_DELAY_WIDTH = 5;
localparam DFI_T_INIT_COMPLETE_WIDTH = 15;
localparam DFI_T_INIT_START_WIDTH = 12;
localparam DFI_LP_WAKEUP_SR_WIDTH = 5;
localparam DFI_LP_WAKEUP_PD_WIDTH = 5;
localparam DFI_LP_WAKEUP_MPSM_WIDTH = 5;
localparam DFI_LP_WAKEUP_DSM_WIDTH = 5;
localparam DFI_LP_WAKEUP_DATA_WIDTH = 5;
localparam DFI_TLP_RESP_WIDTH = 5;
localparam DFI_T_CTRLUP_MIN_WIDTH = 10;
localparam DFI_CTRLUP_GAP_WIDTH = 6;
localparam DFI_T_CTRLUP_MAX_WIDTH = 10;
localparam DFI_T_CTRLUPD_INTERVAL_MAX_X1024_WIDTH = 8;
localparam DFI_T_CTRLUPD_INTERVAL_MIN_X1024_WIDTH = 8;
localparam DFI_T_CTRLMSG_RESP_WIDTH = 8;
localparam DFI_T_CTRLUPD_INTERVAL_TYPE1_WIDTH = 12;
localparam CTRLUPD_AFTER_DQSOSC_WIDTH = 1;
localparam PPT2_OVERRIDE_WIDTH = 1;
localparam DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT_WIDTH = 2;
localparam PPT2_EN_WIDTH = 1;
localparam DFI_T_CTRLUPD_BURST_INTERVAL_X8_WIDTH = 9;
localparam T_REFI_X1_X32_WIDTH = (`DDRCTL_LPDDR_EN==1) ? 14 : 12;
localparam REFRESH_TO_X1_X32_WIDTH = 6;
localparam T_REFI_X1_SEL_WIDTH = 1;
localparam REFRESH_MARGIN_WIDTH = 4;
localparam REFRESH_TO_X1_SEL_WIDTH = 1;
localparam T_RFC_MIN_WIDTH = 12;
localparam T_RFC_MIN_AB_WIDTH = 12;
localparam T_RFC_MIN_DLR_WIDTH = 10;
localparam T_PBR2ACT_WIDTH = 8;
localparam T_PBR2PBR_WIDTH = 8;
localparam T_RFCSB_WIDTH = 12;
localparam REFRESH_TO_AB_X32_WIDTH = 6;
localparam T_REFSBRD_WIDTH = 8;
localparam REFRESH_TIMER0_START_VALUE_X32_WIDTH = 12;
localparam REFRESH_TIMER1_START_VALUE_X32_WIDTH = 12;
localparam REFRESH_TIMER2_START_VALUE_X32_WIDTH = 12;
localparam REFRESH_TIMER3_START_VALUE_X32_WIDTH = 12;
localparam REFRESH_TIMER_LR_OFFSET_X32_WIDTH = 11;
localparam T_RFCSB_DLR_WIDTH = 12;
localparam T_REFSBRD_DLR_WIDTH = 8;
localparam T_RFC_MIN_HET_WIDTH = 11;
localparam REFAB_HI_SCH_GAP_WIDTH = 13;
localparam REFSB_HI_SCH_GAP_WIDTH = 12;
localparam T_WIN_SIZE_1XTREFI_WIDTH = 12;
localparam T_PBR2PBR_MP_WIDTH = 8;
localparam T_RFC_MIN_MP_WIDTH = 12;
localparam T_RFC_MIN_AB_MP_WIDTH = 12;
localparam T_REFI_ECS_OFFSET_X1_X32_WIDTH = 8;
localparam T_ECS_INT_X1024_WIDTH = 13;
localparam T_RFMPB_WIDTH = 12;
localparam T_RFMPB_MP_WIDTH = 12;
localparam T_REFI_X1_X32_2_WIDTH = 12;
localparam REFRESH_MARGIN_2_WIDTH = 4;
localparam REFRESH_TO_X1_X32_2_WIDTH = 6;
localparam T_RFC_MIN_2_WIDTH = 12;
localparam T_RFC_MIN_DLR_2_WIDTH = 10;
localparam T_RFCSB_2_WIDTH = 12;
localparam T_REFSBRD_2_WIDTH = 8;
localparam REFRESH_TIMER_LR_OFFSET_X32_2_WIDTH = 11;
localparam T_RFCSB_DLR_2_WIDTH = 12;
localparam T_REFSBRD_DLR_2_WIDTH = 8;
localparam REFAB_HI_SCH_GAP_2_WIDTH = 13;
localparam REFSB_HI_SCH_GAP_2_WIDTH = 12;
localparam T_WIN_SIZE_1XTREFI_2_WIDTH = 12;
localparam T_REFI_ECS_OFFSET_X1_X32_2_WIDTH = 8;
localparam T_ECS_INT_X1024_2_WIDTH = 13;
localparam T_ZQ_LONG_NOP_WIDTH = 14;
localparam T_ZQ_SHORT_NOP_WIDTH = 10;
localparam T_ZQ_SHORT_INTERVAL_X1024_WIDTH = 20;
localparam T_ZQ_RESET_NOP_WIDTH = 10;
localparam T_ZQ_STOP_WIDTH = 7;
localparam T_ZQ_LONG_NOP_2_WIDTH = 14;
localparam T_ZQ_SHORT_NOP_2_WIDTH = 10;
localparam CTRL_WORD_1_WIDTH = 13;
localparam CTRL_WORD_2_WIDTH = 13;
localparam CTRL_WORD_3_WIDTH = 13;
localparam CTRL_WORD_4_WIDTH = 13;
localparam CTRL_WORD_5_WIDTH = 13;
localparam CTRL_WORD_6_WIDTH = 13;
localparam CTRL_WORD_7_WIDTH = 13;
localparam CTRL_WORD_8_WIDTH = 13;
localparam RANK_MR1_RTT_NOM_WIDTH = 3;
localparam RANK_MR2_RTT_WR_WIDTH = 3;
localparam RANK_MR5_RTT_PARK_WIDTH = 3;
localparam RANK_MR6_VREF_VALUE_WIDTH = 6;
localparam RANK_MR6_VREF_RANGE_WIDTH = 1;
localparam DQSOSC_ENABLE_WIDTH = 1;
localparam DQSOSC_INTERVAL_UNIT_WIDTH = 1;
localparam DQSOSC_INTERVAL_WIDTH = 12;
localparam MR4_READ_INTERVAL_WIDTH = 32;
localparam DERATED_T_RP_WIDTH = 7;
localparam DERATED_T_RRD_WIDTH = 6;
localparam DERATED_T_RCD_WIDTH = 8;
localparam DERATED_T_RAS_MIN_WIDTH = 8;
localparam DERATED_T_RC_WIDTH = 8;
localparam DERATED_T_RCD_WRITE_WIDTH = 8;
localparam HW_LP_IDLE_X32_WIDTH = 12;
localparam DVFSQ_ENABLE_WIDTH = 1;
localparam PAGECLOSE_TIMER_WIDTH = 8;
localparam RDWR_IDLE_GAP_WIDTH = 7;
localparam HPR_MAX_STARVE_WIDTH = 16;
localparam HPR_XACT_RUN_LENGTH_WIDTH = 8;
localparam LPR_MAX_STARVE_WIDTH = 16;
localparam LPR_XACT_RUN_LENGTH_WIDTH = 8;
localparam W_MAX_STARVE_WIDTH = 16;
localparam W_XACT_RUN_LENGTH_WIDTH = 8;
localparam FREQUENCY_RATIO_WIDTH = 1;
localparam DIFF_RANK_RD_GAP_WIDTH = 8;
localparam DIFF_RANK_WR_GAP_WIDTH = 8;
localparam WR2RD_DR_WIDTH = 8;
localparam RD2WR_DR_WIDTH = 8;
localparam POWERDOWN_TO_X32_WIDTH = 7;
localparam SELFREF_TO_X32_WIDTH = 10;
localparam RD_ODT_DELAY_WIDTH = 5;
localparam RD_ODT_HOLD_WIDTH = 4;
localparam WR_ODT_HOLD_WIDTH = 4;
localparam WR_ODT_DELAY_WIDTH = 5;
localparam T_WR_CRC_ALERT_PW_MAX_WIDTH = 10;
localparam T_WR_CRC_ALERT_PW_MIN_WIDTH = 4;
localparam T_CSALT_WIDTH = 5;
localparam CAPAR_RETRY_WINDOW_WIDTH = 6;
localparam T_WR_CRC_RETRY_WINDOW_WIDTH = 9;
localparam DFI_T_PHY_RDLAT_WIDTH = 8;
localparam RETRY_ADD_RD_LAT_EN_WIDTH = 1;
localparam EXTRA_RD_RETRY_WINDOW_WIDTH = 6;
localparam RETRY_ADD_RD_LAT_WIDTH = `DDRCTL_RETRY_MAX_ADD_RD_LAT_LG2;
localparam T_PGM_X1_X1024_WIDTH = 22;
localparam T_PGM_X1_SEL_WIDTH = 1;
localparam T_PGMPST_X32_WIDTH = 16;
localparam T_PGM_EXIT_WIDTH = 6;
localparam WR_LINK_ECC_ENABLE_WIDTH = 1;
localparam RD_LINK_ECC_ENABLE_WIDTH = 1;
endpackage : DWC_ddrctl_reg_pkg
`endif // __GUARD__DWC_DDRCTL_REG_PKG__SVH__

