# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../async_dual_port_ram.srcs/sources_1/new/async_dual_port_ram.v" \
"../../../../async_dual_port_ram.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
