// Seed: 72109250
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_9;
  assign id_8 = (-1);
  for (id_10 = id_6; !-1; id_7 = id_2 !== -1) begin : LABEL_0
  end
  assign id_9 = 1;
  wire id_11;
  wire id_12, id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_11.id_1 = id_9;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_19,
      id_9,
      id_11,
      id_19,
      id_20,
      id_18
  );
  wire id_26;
  if (-1) begin : LABEL_0
    wor id_27;
    begin : LABEL_0
      assign id_13 = id_14;
      initial $display(id_27, id_12, -1, id_9);
    end
  end else wire id_28, id_29, id_30;
  assign id_8 = id_13;
  assign id_4.id_22 = -1;
  assign id_21 = id_9;
  wire id_31;
endmodule
