

================================================================
== Vitis HLS Report for 'convolution_2'
================================================================
* Date:           Tue Jan 28 18:58:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.204 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      841|      841|  8.410 us|  8.410 us|  841|  841|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols  |      839|      839|        57|          1|          1|   784|       yes|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 57


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 1
  Pipeline-0 : II = 1, D = 57, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.03>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 60 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%pr = alloca i32 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 61 'alloca' 'pr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 62 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 63 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 64 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 65 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 66 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 0, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 69 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten11"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 0, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 71 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 0, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 73 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 0, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 74 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln20 = br void %krn_for_rows" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 75 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 76 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.73ns)   --->   "%icmp_ln20 = icmp_eq  i10 %indvar_flatten31_load, i10 784" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 77 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln20_1 = add i10 %indvar_flatten31_load, i10 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 78 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc49, void %for.cond.cleanup" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 79 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 80 'load' 'indvar_flatten11_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.87ns)   --->   "%icmp_ln22 = icmp_eq  i7 %indvar_flatten11_load, i7 56" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 81 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.87ns)   --->   "%add_ln22_7 = add i7 %indvar_flatten11_load, i7 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 82 'add' 'add_ln22_7' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.99ns)   --->   "%select_ln22_12 = select i1 %icmp_ln22, i7 1, i7 %add_ln22_7" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 83 'select' 'select_ln22_12' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln20 = store i10 %add_ln20_1, i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 84 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln22 = store i7 %select_ln22_12, i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 85 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.30>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 86 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.97ns)   --->   "%xor_ln20 = xor i1 %icmp_ln22, i1 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 87 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i4 %indvar_flatten_load, i4 4" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 88 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln20_1 = and i1 %icmp_ln26, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 89 'and' 'and_ln20_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln22 = or i1 %and_ln20_1, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 90 'or' 'or_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %indvar_flatten_load, i4 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 91 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.02ns)   --->   "%select_ln26_2 = select i1 %or_ln22, i4 1, i4 %add_ln26_1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 92 'select' 'select_ln26_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln26 = store i4 %select_ln26_2, i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 93 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.68>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%pc_load = load i2 %pc" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 94 'load' 'pc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%pr_load = load i2 %pr" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 95 'load' 'pr_load' <Predicate = (!or_ln22)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 96 'load' 'c_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 97 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln20 = add i5 %r_load, i5 2" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 98 'add' 'add_ln20' <Predicate = (icmp_ln22)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.21ns)   --->   "%select_ln20 = select i1 %icmp_ln22, i5 0, i5 %c_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 99 'select' 'select_ln20' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.56ns)   --->   "%icmp_ln28 = icmp_eq  i2 %pc_load, i2 2" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 100 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.21ns)   --->   "%select_ln20_2 = select i1 %icmp_ln22, i5 %add_ln20, i5 %r_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 101 'select' 'select_ln20_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.78ns)   --->   "%add_ln22 = add i5 %select_ln20, i5 2" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 102 'add' 'add_ln22' <Predicate = (and_ln20_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.99ns)   --->   "%select_ln22 = select i1 %or_ln22, i2 0, i2 %pr_load" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 103 'select' 'select_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln26, i1 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 104 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22_2 = or i1 %icmp_ln22, i1 %xor_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 105 'or' 'or_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%and_ln20 = and i1 %or_ln22_2, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 106 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %and_ln20, i1 %icmp_ln28" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 107 'and' 'and_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.21ns)   --->   "%select_ln22_11 = select i1 %and_ln20_1, i5 %add_ln22, i5 %select_ln20" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 108 'select' 'select_ln22_11' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.56ns)   --->   "%add_ln26 = add i2 %select_ln22, i2 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 109 'add' 'add_ln26' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26 = or i1 %and_ln22, i1 %and_ln20_1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 110 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26_2 = or i1 %or_ln26, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 111 'or' 'or_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %or_ln26_2, i2 0, i2 %pc_load" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 112 'select' 'select_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.99ns)   --->   "%select_ln26_1 = select i1 %and_ln22, i2 %add_ln26, i2 %select_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 113 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.56ns)   --->   "%add_ln28_6 = add i2 %select_ln26, i2 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 114 'add' 'add_ln28_6' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 %select_ln20_2, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 115 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 %select_ln22_11, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 116 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 %select_ln26_1, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 117 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 %add_ln28_6, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 118 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %select_ln26_1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 119 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.78ns)   --->   "%empty = add i5 %select_ln20_2, i5 %zext_ln26" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 120 'add' 'empty' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [9/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %empty, i5 7" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 121 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i2 %select_ln26" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 122 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.78ns)   --->   "%empty_57 = add i5 %select_ln22_11, i5 %zext_ln28_2" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 123 'add' 'empty_57' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [9/9] (3.20ns)   --->   "%urem_ln38 = urem i5 %empty_57, i5 7" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 124 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 125 [8/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %empty, i5 7" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 125 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [8/9] (3.20ns)   --->   "%urem_ln38 = urem i5 %empty_57, i5 7" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 126 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 127 [7/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %empty, i5 7" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 127 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [7/9] (3.20ns)   --->   "%urem_ln38 = urem i5 %empty_57, i5 7" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 128 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 129 [6/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %empty, i5 7" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 129 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [6/9] (3.20ns)   --->   "%urem_ln38 = urem i5 %empty_57, i5 7" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 130 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 131 [5/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %empty, i5 7" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 131 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [5/9] (3.20ns)   --->   "%urem_ln38 = urem i5 %empty_57, i5 7" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 132 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.20>
ST_9 : Operation 133 [4/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %empty, i5 7" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 133 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [4/9] (3.20ns)   --->   "%urem_ln38 = urem i5 %empty_57, i5 7" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 134 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.30>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %empty" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 135 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (2.25ns) (grouped into DSP with root node mul_ln38_6)   --->   "%add_ln28 = add i6 %zext_ln28, i6 6" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 136 'add' 'add_ln28' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 137 [1/1] (2.25ns) (grouped into DSP with root node mul_ln38_5)   --->   "%add_ln28_1 = add i6 %zext_ln28, i6 5" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 137 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 138 [1/1] (2.25ns) (grouped into DSP with root node mul_ln38_4)   --->   "%add_ln28_2 = add i6 %zext_ln28, i6 4" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 138 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 139 [3/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %empty, i5 7" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 139 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %empty_57" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 140 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39_5)   --->   "%add_ln38 = add i6 %zext_ln38, i6 6" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 141 'add' 'add_ln38' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 142 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39_4)   --->   "%add_ln38_1 = add i6 %zext_ln38, i6 5" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 142 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 143 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39_3)   --->   "%add_ln38_2 = add i6 %zext_ln38, i6 4" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 143 'add' 'add_ln38_2' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 144 [3/9] (3.20ns)   --->   "%urem_ln38 = urem i5 %empty_57, i5 7" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 144 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39_3)   --->   "%zext_ln39_77 = zext i6 %add_ln38_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 145 'zext' 'zext_ln39_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_3 = mul i13 %zext_ln39_77, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 146 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39_4)   --->   "%zext_ln39_80 = zext i6 %add_ln38_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 147 'zext' 'zext_ln39_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_4 = mul i13 %zext_ln39_80, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 148 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39_5)   --->   "%zext_ln39_83 = zext i6 %add_ln38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 149 'zext' 'zext_ln39_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_5 = mul i13 %zext_ln39_83, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 150 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into DSP with root node mul_ln38_4)   --->   "%zext_ln38_9 = zext i6 %add_ln28_2" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 151 'zext' 'zext_ln38_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38_4 = mul i13 %zext_ln38_9, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 152 'mul' 'mul_ln38_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 153 [1/1] (0.00ns) (grouped into DSP with root node mul_ln38_5)   --->   "%zext_ln38_10 = zext i6 %add_ln28_1" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 153 'zext' 'zext_ln38_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38_5 = mul i13 %zext_ln38_10, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 154 'mul' 'mul_ln38_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into DSP with root node mul_ln38_6)   --->   "%zext_ln38_11 = zext i6 %add_ln28" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 155 'zext' 'zext_ln38_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38_6 = mul i13 %zext_ln38_11, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 156 'mul' 'mul_ln38_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.20>
ST_11 : Operation 157 [2/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %empty, i5 7" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 157 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [2/9] (3.20ns)   --->   "%urem_ln38 = urem i5 %empty_57, i5 7" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 158 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_3 = mul i13 %zext_ln39_77, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 159 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 160 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_4 = mul i13 %zext_ln39_80, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 160 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 161 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_5 = mul i13 %zext_ln39_83, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 161 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 162 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38_4 = mul i13 %zext_ln38_9, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 162 'mul' 'mul_ln38_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 163 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38_5 = mul i13 %zext_ln38_10, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 163 'mul' 'mul_ln38_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 164 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38_6 = mul i13 %zext_ln38_11, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 164 'mul' 'mul_ln38_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.52>
ST_12 : Operation 165 [1/1] (1.78ns)   --->   "%add_ln28_3 = add i5 %empty, i5 3" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 165 'add' 'add_ln28_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (1.78ns)   --->   "%add_ln28_4 = add i5 %empty, i5 2" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 166 'add' 'add_ln28_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (1.78ns)   --->   "%add_ln28_5 = add i5 %empty, i5 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 167 'add' 'add_ln28_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %empty" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 168 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (3.74ns)   --->   "%mul_ln28 = mul i11 %zext_ln28_3, i11 37" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 169 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln28, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 170 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i3 %tmp_345" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 171 'zext' 'zext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_2143 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp_345, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 172 'bitconcatenate' 'tmp_2143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (1.78ns)   --->   "%add_ln39 = add i5 %tmp_2143, i5 %zext_ln28_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 173 'add' 'add_ln39' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %empty, i5 7" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 174 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i3 %urem_ln28" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 175 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (1.78ns)   --->   "%add_ln38_3 = add i5 %empty_57, i5 3" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 176 'add' 'add_ln38_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (1.78ns)   --->   "%add_ln38_4 = add i5 %empty_57, i5 2" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 177 'add' 'add_ln38_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (1.78ns)   --->   "%add_ln38_5 = add i5 %empty_57, i5 1" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 178 'add' 'add_ln38_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i5 %empty_57" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 179 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (3.74ns)   --->   "%mul_ln38 = mul i11 %zext_ln38_1, i11 37" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 180 'mul' 'mul_ln38' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln38, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 181 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/9] (3.20ns)   --->   "%urem_ln38 = urem i5 %empty_57, i5 7" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 182 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i3 %urem_ln38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 183 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln39_68 = zext i5 %add_ln38_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 184 'zext' 'zext_ln39_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (3.74ns)   --->   "%mul_ln39 = mul i11 %zext_ln39_68, i11 37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 185 'mul' 'mul_ln39' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln39, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 186 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln39_71 = zext i5 %add_ln38_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 187 'zext' 'zext_ln39_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (3.74ns)   --->   "%mul_ln39_1 = mul i11 %zext_ln39_71, i11 37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 188 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln39_1, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 189 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln39_74 = zext i5 %add_ln38_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 190 'zext' 'zext_ln39_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (3.74ns)   --->   "%mul_ln39_2 = mul i11 %zext_ln39_74, i11 37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 191 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln39_2, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 192 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_3 = mul i13 %zext_ln39_77, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 193 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 194 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_4 = mul i13 %zext_ln39_80, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 194 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 195 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_5 = mul i13 %zext_ln39_83, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 195 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i5 %add_ln28_5" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 196 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (3.74ns)   --->   "%mul_ln38_1 = mul i11 %zext_ln38_3, i11 37" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 197 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln38_1, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 198 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i5 %add_ln28_4" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 199 'zext' 'zext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (3.74ns)   --->   "%mul_ln38_2 = mul i11 %zext_ln38_5, i11 37" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 200 'mul' 'mul_ln38_2' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln38_2, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 201 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i5 %add_ln28_3" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 202 'zext' 'zext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (3.74ns)   --->   "%mul_ln38_3 = mul i11 %zext_ln38_7, i11 37" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 203 'mul' 'mul_ln38_3' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln38_3, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 204 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38_4 = mul i13 %zext_ln38_9, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 205 'mul' 'mul_ln38_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 206 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38_5 = mul i13 %zext_ln38_10, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 206 'mul' 'mul_ln38_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 207 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38_6 = mul i13 %zext_ln38_11, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 207 'mul' 'mul_ln38_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 5.88>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i3 %tmp_348" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 208 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (1.78ns)   --->   "%add_ln39_1 = add i5 %add_ln39, i5 %zext_ln38_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 209 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %add_ln39_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 210 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 211 'getelementptr' 'pad_img_0_0_addr' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 212 'getelementptr' 'pad_img_0_1_addr' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 213 'getelementptr' 'pad_img_0_2_addr' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 214 'getelementptr' 'pad_img_0_3_addr' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 215 'getelementptr' 'pad_img_0_4_addr' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 216 'getelementptr' 'pad_img_0_5_addr' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 217 'getelementptr' 'pad_img_0_6_addr' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 218 'getelementptr' 'pad_img_1_0_addr' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 219 'getelementptr' 'pad_img_1_1_addr' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 220 'getelementptr' 'pad_img_1_2_addr' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 221 'getelementptr' 'pad_img_1_3_addr' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 222 'getelementptr' 'pad_img_1_4_addr' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 223 'getelementptr' 'pad_img_1_5_addr' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 224 'getelementptr' 'pad_img_1_6_addr' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 225 'getelementptr' 'pad_img_2_0_addr' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 226 'getelementptr' 'pad_img_2_1_addr' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 227 'getelementptr' 'pad_img_2_2_addr' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 228 'getelementptr' 'pad_img_2_3_addr' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 229 'getelementptr' 'pad_img_2_4_addr' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 230 'getelementptr' 'pad_img_2_5_addr' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 231 'getelementptr' 'pad_img_2_6_addr' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 232 'getelementptr' 'pad_img_3_0_addr' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 233 'getelementptr' 'pad_img_3_1_addr' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 234 'getelementptr' 'pad_img_3_2_addr' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 235 'getelementptr' 'pad_img_3_3_addr' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 236 'getelementptr' 'pad_img_3_4_addr' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 237 'getelementptr' 'pad_img_3_5_addr' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 238 'getelementptr' 'pad_img_3_6_addr' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 239 'getelementptr' 'pad_img_4_0_addr' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 240 'getelementptr' 'pad_img_4_1_addr' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 241 'getelementptr' 'pad_img_4_2_addr' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 242 'getelementptr' 'pad_img_4_3_addr' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 243 'getelementptr' 'pad_img_4_4_addr' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 244 'getelementptr' 'pad_img_4_5_addr' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 245 'getelementptr' 'pad_img_4_6_addr' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 246 'getelementptr' 'pad_img_5_0_addr' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 247 'getelementptr' 'pad_img_5_1_addr' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 248 'getelementptr' 'pad_img_5_2_addr' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 249 'getelementptr' 'pad_img_5_3_addr' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 250 'getelementptr' 'pad_img_5_4_addr' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 251 'getelementptr' 'pad_img_5_5_addr' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 252 'getelementptr' 'pad_img_5_6_addr' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 253 'getelementptr' 'pad_img_6_0_addr' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 254 'getelementptr' 'pad_img_6_1_addr' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 255 'getelementptr' 'pad_img_6_2_addr' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 256 'getelementptr' 'pad_img_6_3_addr' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 257 'getelementptr' 'pad_img_6_4_addr' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 258 'getelementptr' 'pad_img_6_5_addr' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 259 'getelementptr' 'pad_img_6_6_addr' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 260 [2/2] (2.32ns)   --->   "%pad_img_0_0_load = load i5 %pad_img_0_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 260 'load' 'pad_img_0_0_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 261 [2/2] (2.32ns)   --->   "%pad_img_0_1_load = load i5 %pad_img_0_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 261 'load' 'pad_img_0_1_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 262 [2/2] (2.32ns)   --->   "%pad_img_0_2_load = load i5 %pad_img_0_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 262 'load' 'pad_img_0_2_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 263 [2/2] (2.32ns)   --->   "%pad_img_0_3_load = load i5 %pad_img_0_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 263 'load' 'pad_img_0_3_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 264 [2/2] (2.32ns)   --->   "%pad_img_0_4_load = load i5 %pad_img_0_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 264 'load' 'pad_img_0_4_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 265 [2/2] (2.32ns)   --->   "%pad_img_0_5_load = load i5 %pad_img_0_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 265 'load' 'pad_img_0_5_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 266 [2/2] (2.32ns)   --->   "%pad_img_0_6_load = load i5 %pad_img_0_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 266 'load' 'pad_img_0_6_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 267 [2/2] (2.32ns)   --->   "%pad_img_1_0_load = load i5 %pad_img_1_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 267 'load' 'pad_img_1_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 268 [2/2] (2.32ns)   --->   "%pad_img_1_1_load = load i5 %pad_img_1_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 268 'load' 'pad_img_1_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 269 [2/2] (2.32ns)   --->   "%pad_img_1_2_load = load i5 %pad_img_1_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 269 'load' 'pad_img_1_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 270 [2/2] (2.32ns)   --->   "%pad_img_1_3_load = load i5 %pad_img_1_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 270 'load' 'pad_img_1_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 271 [2/2] (2.32ns)   --->   "%pad_img_1_4_load = load i5 %pad_img_1_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 271 'load' 'pad_img_1_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 272 [2/2] (2.32ns)   --->   "%pad_img_1_5_load = load i5 %pad_img_1_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 272 'load' 'pad_img_1_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 273 [2/2] (2.32ns)   --->   "%pad_img_1_6_load = load i5 %pad_img_1_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 273 'load' 'pad_img_1_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 274 [2/2] (2.32ns)   --->   "%pad_img_2_0_load = load i5 %pad_img_2_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 274 'load' 'pad_img_2_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 275 [2/2] (2.32ns)   --->   "%pad_img_2_1_load = load i5 %pad_img_2_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 275 'load' 'pad_img_2_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 276 [2/2] (2.32ns)   --->   "%pad_img_2_2_load = load i5 %pad_img_2_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 276 'load' 'pad_img_2_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 277 [2/2] (2.32ns)   --->   "%pad_img_2_3_load = load i5 %pad_img_2_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 277 'load' 'pad_img_2_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 278 [2/2] (2.32ns)   --->   "%pad_img_2_4_load = load i5 %pad_img_2_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 278 'load' 'pad_img_2_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 279 [2/2] (2.32ns)   --->   "%pad_img_2_5_load = load i5 %pad_img_2_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 279 'load' 'pad_img_2_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 280 [2/2] (2.32ns)   --->   "%pad_img_2_6_load = load i5 %pad_img_2_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 280 'load' 'pad_img_2_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 281 [2/2] (2.32ns)   --->   "%pad_img_3_0_load = load i5 %pad_img_3_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 281 'load' 'pad_img_3_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 282 [2/2] (2.32ns)   --->   "%pad_img_3_1_load = load i5 %pad_img_3_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 282 'load' 'pad_img_3_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 283 [2/2] (2.32ns)   --->   "%pad_img_3_2_load = load i5 %pad_img_3_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 283 'load' 'pad_img_3_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 284 [2/2] (2.32ns)   --->   "%pad_img_3_3_load = load i5 %pad_img_3_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 284 'load' 'pad_img_3_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 285 [2/2] (2.32ns)   --->   "%pad_img_3_4_load = load i5 %pad_img_3_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 285 'load' 'pad_img_3_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 286 [2/2] (2.32ns)   --->   "%pad_img_3_5_load = load i5 %pad_img_3_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 286 'load' 'pad_img_3_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 287 [2/2] (2.32ns)   --->   "%pad_img_3_6_load = load i5 %pad_img_3_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 287 'load' 'pad_img_3_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 288 [2/2] (2.32ns)   --->   "%pad_img_4_0_load = load i5 %pad_img_4_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 288 'load' 'pad_img_4_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 289 [2/2] (2.32ns)   --->   "%pad_img_4_1_load = load i5 %pad_img_4_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 289 'load' 'pad_img_4_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 290 [2/2] (2.32ns)   --->   "%pad_img_4_2_load = load i5 %pad_img_4_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 290 'load' 'pad_img_4_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 291 [2/2] (2.32ns)   --->   "%pad_img_4_3_load = load i5 %pad_img_4_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 291 'load' 'pad_img_4_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 292 [2/2] (2.32ns)   --->   "%pad_img_4_4_load = load i5 %pad_img_4_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 292 'load' 'pad_img_4_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 293 [2/2] (2.32ns)   --->   "%pad_img_4_5_load = load i5 %pad_img_4_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 293 'load' 'pad_img_4_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 294 [2/2] (2.32ns)   --->   "%pad_img_4_6_load = load i5 %pad_img_4_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 294 'load' 'pad_img_4_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 295 [2/2] (2.32ns)   --->   "%pad_img_5_0_load = load i5 %pad_img_5_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 295 'load' 'pad_img_5_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 296 [2/2] (2.32ns)   --->   "%pad_img_5_1_load = load i5 %pad_img_5_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 296 'load' 'pad_img_5_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 297 [2/2] (2.32ns)   --->   "%pad_img_5_2_load = load i5 %pad_img_5_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 297 'load' 'pad_img_5_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 298 [2/2] (2.32ns)   --->   "%pad_img_5_3_load = load i5 %pad_img_5_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 298 'load' 'pad_img_5_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 299 [2/2] (2.32ns)   --->   "%pad_img_5_4_load = load i5 %pad_img_5_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 299 'load' 'pad_img_5_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 300 [2/2] (2.32ns)   --->   "%pad_img_5_5_load = load i5 %pad_img_5_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 300 'load' 'pad_img_5_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 301 [2/2] (2.32ns)   --->   "%pad_img_5_6_load = load i5 %pad_img_5_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 301 'load' 'pad_img_5_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 302 [2/2] (2.32ns)   --->   "%pad_img_6_0_load = load i5 %pad_img_6_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 302 'load' 'pad_img_6_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 303 [2/2] (2.32ns)   --->   "%pad_img_6_1_load = load i5 %pad_img_6_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 303 'load' 'pad_img_6_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 304 [2/2] (2.32ns)   --->   "%pad_img_6_2_load = load i5 %pad_img_6_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 304 'load' 'pad_img_6_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 305 [2/2] (2.32ns)   --->   "%pad_img_6_3_load = load i5 %pad_img_6_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 305 'load' 'pad_img_6_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 306 [2/2] (2.32ns)   --->   "%pad_img_6_4_load = load i5 %pad_img_6_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 306 'load' 'pad_img_6_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 307 [2/2] (2.32ns)   --->   "%pad_img_6_5_load = load i5 %pad_img_6_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 307 'load' 'pad_img_6_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 308 [2/2] (2.32ns)   --->   "%pad_img_6_6_load = load i5 %pad_img_6_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 308 'load' 'pad_img_6_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln39_69 = zext i3 %tmp_349" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 309 'zext' 'zext_ln39_69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (1.78ns)   --->   "%add_ln39_2 = add i5 %add_ln39, i5 %zext_ln39_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 310 'add' 'add_ln39_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln39_70 = zext i5 %add_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 311 'zext' 'zext_ln39_70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_1 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 312 'getelementptr' 'pad_img_0_0_addr_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_1 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 313 'getelementptr' 'pad_img_0_1_addr_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_1 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 314 'getelementptr' 'pad_img_0_2_addr_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_1 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 315 'getelementptr' 'pad_img_0_3_addr_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_1 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 316 'getelementptr' 'pad_img_0_4_addr_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_1 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 317 'getelementptr' 'pad_img_0_5_addr_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_1 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 318 'getelementptr' 'pad_img_0_6_addr_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_1 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 319 'getelementptr' 'pad_img_1_0_addr_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_1 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 320 'getelementptr' 'pad_img_1_1_addr_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_1 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 321 'getelementptr' 'pad_img_1_2_addr_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_1 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 322 'getelementptr' 'pad_img_1_3_addr_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_1 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 323 'getelementptr' 'pad_img_1_4_addr_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_1 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 324 'getelementptr' 'pad_img_1_5_addr_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_1 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 325 'getelementptr' 'pad_img_1_6_addr_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_1 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 326 'getelementptr' 'pad_img_2_0_addr_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_1 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 327 'getelementptr' 'pad_img_2_1_addr_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_1 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 328 'getelementptr' 'pad_img_2_2_addr_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_1 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 329 'getelementptr' 'pad_img_2_3_addr_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_1 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 330 'getelementptr' 'pad_img_2_4_addr_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_1 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 331 'getelementptr' 'pad_img_2_5_addr_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_1 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 332 'getelementptr' 'pad_img_2_6_addr_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_1 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 333 'getelementptr' 'pad_img_3_0_addr_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_1 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 334 'getelementptr' 'pad_img_3_1_addr_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_1 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 335 'getelementptr' 'pad_img_3_2_addr_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_1 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 336 'getelementptr' 'pad_img_3_3_addr_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_1 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 337 'getelementptr' 'pad_img_3_4_addr_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_1 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 338 'getelementptr' 'pad_img_3_5_addr_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_1 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 339 'getelementptr' 'pad_img_3_6_addr_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_1 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 340 'getelementptr' 'pad_img_4_0_addr_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_1 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 341 'getelementptr' 'pad_img_4_1_addr_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_1 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 342 'getelementptr' 'pad_img_4_2_addr_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_1 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 343 'getelementptr' 'pad_img_4_3_addr_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_1 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 344 'getelementptr' 'pad_img_4_4_addr_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_1 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 345 'getelementptr' 'pad_img_4_5_addr_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_1 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 346 'getelementptr' 'pad_img_4_6_addr_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_1 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 347 'getelementptr' 'pad_img_5_0_addr_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_1 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 348 'getelementptr' 'pad_img_5_1_addr_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_1 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 349 'getelementptr' 'pad_img_5_2_addr_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_1 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 350 'getelementptr' 'pad_img_5_3_addr_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_1 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 351 'getelementptr' 'pad_img_5_4_addr_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_1 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 352 'getelementptr' 'pad_img_5_5_addr_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_1 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 353 'getelementptr' 'pad_img_5_6_addr_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_1 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 354 'getelementptr' 'pad_img_6_0_addr_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_1 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 355 'getelementptr' 'pad_img_6_1_addr_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_1 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 356 'getelementptr' 'pad_img_6_2_addr_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_1 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 357 'getelementptr' 'pad_img_6_3_addr_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_1 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 358 'getelementptr' 'pad_img_6_4_addr_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_1 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 359 'getelementptr' 'pad_img_6_5_addr_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_1 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 360 'getelementptr' 'pad_img_6_6_addr_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 361 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_1 = load i5 %pad_img_0_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 361 'load' 'pad_img_0_0_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 362 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_1 = load i5 %pad_img_0_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 362 'load' 'pad_img_0_1_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 363 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_1 = load i5 %pad_img_0_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 363 'load' 'pad_img_0_2_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 364 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_1 = load i5 %pad_img_0_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 364 'load' 'pad_img_0_3_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 365 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_1 = load i5 %pad_img_0_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 365 'load' 'pad_img_0_4_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 366 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_1 = load i5 %pad_img_0_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 366 'load' 'pad_img_0_5_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 367 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_1 = load i5 %pad_img_0_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 367 'load' 'pad_img_0_6_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 368 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_1 = load i5 %pad_img_1_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 368 'load' 'pad_img_1_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 369 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_1 = load i5 %pad_img_1_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 369 'load' 'pad_img_1_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 370 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_1 = load i5 %pad_img_1_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 370 'load' 'pad_img_1_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 371 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_1 = load i5 %pad_img_1_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 371 'load' 'pad_img_1_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 372 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_1 = load i5 %pad_img_1_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 372 'load' 'pad_img_1_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 373 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_1 = load i5 %pad_img_1_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 373 'load' 'pad_img_1_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 374 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_1 = load i5 %pad_img_1_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 374 'load' 'pad_img_1_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 375 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_1 = load i5 %pad_img_2_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 375 'load' 'pad_img_2_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 376 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_1 = load i5 %pad_img_2_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 376 'load' 'pad_img_2_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 377 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_1 = load i5 %pad_img_2_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 377 'load' 'pad_img_2_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 378 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_1 = load i5 %pad_img_2_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 378 'load' 'pad_img_2_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 379 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_1 = load i5 %pad_img_2_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 379 'load' 'pad_img_2_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 380 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_1 = load i5 %pad_img_2_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 380 'load' 'pad_img_2_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 381 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_1 = load i5 %pad_img_2_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 381 'load' 'pad_img_2_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 382 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_1 = load i5 %pad_img_3_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 382 'load' 'pad_img_3_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 383 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_1 = load i5 %pad_img_3_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 383 'load' 'pad_img_3_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 384 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_1 = load i5 %pad_img_3_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 384 'load' 'pad_img_3_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 385 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_1 = load i5 %pad_img_3_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 385 'load' 'pad_img_3_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 386 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_1 = load i5 %pad_img_3_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 386 'load' 'pad_img_3_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 387 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_1 = load i5 %pad_img_3_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 387 'load' 'pad_img_3_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 388 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_1 = load i5 %pad_img_3_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 388 'load' 'pad_img_3_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 389 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_1 = load i5 %pad_img_4_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 389 'load' 'pad_img_4_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 390 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_1 = load i5 %pad_img_4_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 390 'load' 'pad_img_4_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 391 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_1 = load i5 %pad_img_4_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 391 'load' 'pad_img_4_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 392 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_1 = load i5 %pad_img_4_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 392 'load' 'pad_img_4_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 393 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_1 = load i5 %pad_img_4_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 393 'load' 'pad_img_4_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 394 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_1 = load i5 %pad_img_4_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 394 'load' 'pad_img_4_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 395 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_1 = load i5 %pad_img_4_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 395 'load' 'pad_img_4_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 396 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_1 = load i5 %pad_img_5_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 396 'load' 'pad_img_5_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 397 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_1 = load i5 %pad_img_5_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 397 'load' 'pad_img_5_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 398 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_1 = load i5 %pad_img_5_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 398 'load' 'pad_img_5_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 399 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_1 = load i5 %pad_img_5_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 399 'load' 'pad_img_5_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 400 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_1 = load i5 %pad_img_5_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 400 'load' 'pad_img_5_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 401 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_1 = load i5 %pad_img_5_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 401 'load' 'pad_img_5_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 402 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_1 = load i5 %pad_img_5_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 402 'load' 'pad_img_5_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 403 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_1 = load i5 %pad_img_6_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 403 'load' 'pad_img_6_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 404 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_1 = load i5 %pad_img_6_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 404 'load' 'pad_img_6_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 405 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_1 = load i5 %pad_img_6_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 405 'load' 'pad_img_6_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 406 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_1 = load i5 %pad_img_6_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 406 'load' 'pad_img_6_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 407 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_1 = load i5 %pad_img_6_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 407 'load' 'pad_img_6_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 408 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_1 = load i5 %pad_img_6_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 408 'load' 'pad_img_6_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 409 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_1 = load i5 %pad_img_6_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 409 'load' 'pad_img_6_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln39_72 = zext i3 %tmp_350" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 410 'zext' 'zext_ln39_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (1.78ns)   --->   "%add_ln39_3 = add i5 %add_ln39, i5 %zext_ln39_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 411 'add' 'add_ln39_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln39_73 = zext i5 %add_ln39_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 412 'zext' 'zext_ln39_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_2 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 413 'getelementptr' 'pad_img_0_0_addr_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_2 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 414 'getelementptr' 'pad_img_0_1_addr_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_2 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 415 'getelementptr' 'pad_img_0_2_addr_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_2 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 416 'getelementptr' 'pad_img_0_3_addr_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 417 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_2 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 417 'getelementptr' 'pad_img_0_4_addr_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_2 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 418 'getelementptr' 'pad_img_0_5_addr_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_2 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 419 'getelementptr' 'pad_img_0_6_addr_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_2 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 420 'getelementptr' 'pad_img_1_0_addr_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_2 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 421 'getelementptr' 'pad_img_1_1_addr_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_2 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 422 'getelementptr' 'pad_img_1_2_addr_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_2 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 423 'getelementptr' 'pad_img_1_3_addr_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_2 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 424 'getelementptr' 'pad_img_1_4_addr_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_2 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 425 'getelementptr' 'pad_img_1_5_addr_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_2 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 426 'getelementptr' 'pad_img_1_6_addr_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_2 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 427 'getelementptr' 'pad_img_2_0_addr_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_2 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 428 'getelementptr' 'pad_img_2_1_addr_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_2 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 429 'getelementptr' 'pad_img_2_2_addr_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_2 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 430 'getelementptr' 'pad_img_2_3_addr_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_2 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 431 'getelementptr' 'pad_img_2_4_addr_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_2 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 432 'getelementptr' 'pad_img_2_5_addr_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 433 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_2 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 433 'getelementptr' 'pad_img_2_6_addr_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 434 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_2 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 434 'getelementptr' 'pad_img_3_0_addr_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 435 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_2 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 435 'getelementptr' 'pad_img_3_1_addr_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_2 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 436 'getelementptr' 'pad_img_3_2_addr_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 437 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_2 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 437 'getelementptr' 'pad_img_3_3_addr_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 438 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_2 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 438 'getelementptr' 'pad_img_3_4_addr_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_2 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 439 'getelementptr' 'pad_img_3_5_addr_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_2 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 440 'getelementptr' 'pad_img_3_6_addr_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_2 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 441 'getelementptr' 'pad_img_4_0_addr_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 442 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_2 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 442 'getelementptr' 'pad_img_4_1_addr_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_2 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 443 'getelementptr' 'pad_img_4_2_addr_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 444 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_2 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 444 'getelementptr' 'pad_img_4_3_addr_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 445 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_2 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 445 'getelementptr' 'pad_img_4_4_addr_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 446 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_2 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 446 'getelementptr' 'pad_img_4_5_addr_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_2 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 447 'getelementptr' 'pad_img_4_6_addr_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 448 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_2 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 448 'getelementptr' 'pad_img_5_0_addr_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 449 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_2 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 449 'getelementptr' 'pad_img_5_1_addr_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 450 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_2 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 450 'getelementptr' 'pad_img_5_2_addr_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 451 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_2 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 451 'getelementptr' 'pad_img_5_3_addr_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 452 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_2 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 452 'getelementptr' 'pad_img_5_4_addr_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 453 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_2 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 453 'getelementptr' 'pad_img_5_5_addr_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 454 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_2 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 454 'getelementptr' 'pad_img_5_6_addr_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_2 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 455 'getelementptr' 'pad_img_6_0_addr_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_2 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 456 'getelementptr' 'pad_img_6_1_addr_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_2 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 457 'getelementptr' 'pad_img_6_2_addr_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 458 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_2 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 458 'getelementptr' 'pad_img_6_3_addr_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 459 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_2 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 459 'getelementptr' 'pad_img_6_4_addr_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_2 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 460 'getelementptr' 'pad_img_6_5_addr_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_2 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 461 'getelementptr' 'pad_img_6_6_addr_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 462 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_2 = load i5 %pad_img_0_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 462 'load' 'pad_img_0_0_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 463 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_2 = load i5 %pad_img_0_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 463 'load' 'pad_img_0_1_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 464 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_2 = load i5 %pad_img_0_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 464 'load' 'pad_img_0_2_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 465 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_2 = load i5 %pad_img_0_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 465 'load' 'pad_img_0_3_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 466 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_2 = load i5 %pad_img_0_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 466 'load' 'pad_img_0_4_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 467 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_2 = load i5 %pad_img_0_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 467 'load' 'pad_img_0_5_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 468 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_2 = load i5 %pad_img_0_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 468 'load' 'pad_img_0_6_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 469 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_2 = load i5 %pad_img_1_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 469 'load' 'pad_img_1_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 470 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_2 = load i5 %pad_img_1_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 470 'load' 'pad_img_1_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 471 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_2 = load i5 %pad_img_1_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 471 'load' 'pad_img_1_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 472 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_2 = load i5 %pad_img_1_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 472 'load' 'pad_img_1_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 473 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_2 = load i5 %pad_img_1_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 473 'load' 'pad_img_1_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 474 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_2 = load i5 %pad_img_1_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 474 'load' 'pad_img_1_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 475 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_2 = load i5 %pad_img_1_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 475 'load' 'pad_img_1_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 476 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_2 = load i5 %pad_img_2_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 476 'load' 'pad_img_2_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 477 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_2 = load i5 %pad_img_2_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 477 'load' 'pad_img_2_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 478 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_2 = load i5 %pad_img_2_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 478 'load' 'pad_img_2_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 479 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_2 = load i5 %pad_img_2_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 479 'load' 'pad_img_2_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 480 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_2 = load i5 %pad_img_2_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 480 'load' 'pad_img_2_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 481 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_2 = load i5 %pad_img_2_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 481 'load' 'pad_img_2_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 482 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_2 = load i5 %pad_img_2_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 482 'load' 'pad_img_2_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 483 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_2 = load i5 %pad_img_3_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 483 'load' 'pad_img_3_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 484 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_2 = load i5 %pad_img_3_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 484 'load' 'pad_img_3_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 485 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_2 = load i5 %pad_img_3_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 485 'load' 'pad_img_3_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 486 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_2 = load i5 %pad_img_3_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 486 'load' 'pad_img_3_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 487 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_2 = load i5 %pad_img_3_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 487 'load' 'pad_img_3_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 488 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_2 = load i5 %pad_img_3_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 488 'load' 'pad_img_3_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 489 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_2 = load i5 %pad_img_3_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 489 'load' 'pad_img_3_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 490 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_2 = load i5 %pad_img_4_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 490 'load' 'pad_img_4_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 491 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_2 = load i5 %pad_img_4_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 491 'load' 'pad_img_4_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 492 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_2 = load i5 %pad_img_4_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 492 'load' 'pad_img_4_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 493 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_2 = load i5 %pad_img_4_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 493 'load' 'pad_img_4_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 494 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_2 = load i5 %pad_img_4_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 494 'load' 'pad_img_4_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 495 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_2 = load i5 %pad_img_4_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 495 'load' 'pad_img_4_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 496 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_2 = load i5 %pad_img_4_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 496 'load' 'pad_img_4_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 497 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_2 = load i5 %pad_img_5_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 497 'load' 'pad_img_5_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 498 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_2 = load i5 %pad_img_5_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 498 'load' 'pad_img_5_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 499 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_2 = load i5 %pad_img_5_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 499 'load' 'pad_img_5_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 500 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_2 = load i5 %pad_img_5_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 500 'load' 'pad_img_5_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 501 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_2 = load i5 %pad_img_5_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 501 'load' 'pad_img_5_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 502 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_2 = load i5 %pad_img_5_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 502 'load' 'pad_img_5_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 503 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_2 = load i5 %pad_img_5_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 503 'load' 'pad_img_5_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 504 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_2 = load i5 %pad_img_6_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 504 'load' 'pad_img_6_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 505 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_2 = load i5 %pad_img_6_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 505 'load' 'pad_img_6_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 506 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_2 = load i5 %pad_img_6_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 506 'load' 'pad_img_6_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 507 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_2 = load i5 %pad_img_6_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 507 'load' 'pad_img_6_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 508 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_2 = load i5 %pad_img_6_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 508 'load' 'pad_img_6_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 509 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_2 = load i5 %pad_img_6_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 509 'load' 'pad_img_6_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 510 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_2 = load i5 %pad_img_6_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 510 'load' 'pad_img_6_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln39_75 = zext i3 %tmp_351" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 511 'zext' 'zext_ln39_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 512 [1/1] (1.78ns)   --->   "%add_ln39_4 = add i5 %add_ln39, i5 %zext_ln39_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 512 'add' 'add_ln39_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln39_76 = zext i5 %add_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 513 'zext' 'zext_ln39_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_3 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 514 'getelementptr' 'pad_img_0_0_addr_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_3 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 515 'getelementptr' 'pad_img_0_1_addr_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_3 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 516 'getelementptr' 'pad_img_0_2_addr_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_3 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 517 'getelementptr' 'pad_img_0_3_addr_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_3 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 518 'getelementptr' 'pad_img_0_4_addr_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_3 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 519 'getelementptr' 'pad_img_0_5_addr_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_3 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 520 'getelementptr' 'pad_img_0_6_addr_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_3 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 521 'getelementptr' 'pad_img_1_0_addr_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 522 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_3 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 522 'getelementptr' 'pad_img_1_1_addr_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_3 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 523 'getelementptr' 'pad_img_1_2_addr_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 524 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_3 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 524 'getelementptr' 'pad_img_1_3_addr_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 525 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_3 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 525 'getelementptr' 'pad_img_1_4_addr_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_3 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 526 'getelementptr' 'pad_img_1_5_addr_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 527 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_3 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 527 'getelementptr' 'pad_img_1_6_addr_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 528 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_3 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 528 'getelementptr' 'pad_img_2_0_addr_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 529 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_3 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 529 'getelementptr' 'pad_img_2_1_addr_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 530 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_3 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 530 'getelementptr' 'pad_img_2_2_addr_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 531 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_3 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 531 'getelementptr' 'pad_img_2_3_addr_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 532 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_3 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 532 'getelementptr' 'pad_img_2_4_addr_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 533 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_3 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 533 'getelementptr' 'pad_img_2_5_addr_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 534 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_3 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 534 'getelementptr' 'pad_img_2_6_addr_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 535 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_3 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 535 'getelementptr' 'pad_img_3_0_addr_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_3 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 536 'getelementptr' 'pad_img_3_1_addr_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 537 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_3 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 537 'getelementptr' 'pad_img_3_2_addr_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 538 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_3 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 538 'getelementptr' 'pad_img_3_3_addr_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 539 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_3 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 539 'getelementptr' 'pad_img_3_4_addr_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_3 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 540 'getelementptr' 'pad_img_3_5_addr_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 541 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_3 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 541 'getelementptr' 'pad_img_3_6_addr_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_3 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 542 'getelementptr' 'pad_img_4_0_addr_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_3 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 543 'getelementptr' 'pad_img_4_1_addr_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_3 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 544 'getelementptr' 'pad_img_4_2_addr_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_3 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 545 'getelementptr' 'pad_img_4_3_addr_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_3 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 546 'getelementptr' 'pad_img_4_4_addr_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_3 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 547 'getelementptr' 'pad_img_4_5_addr_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_3 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 548 'getelementptr' 'pad_img_4_6_addr_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_3 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 549 'getelementptr' 'pad_img_5_0_addr_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 550 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_3 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 550 'getelementptr' 'pad_img_5_1_addr_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_3 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 551 'getelementptr' 'pad_img_5_2_addr_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_3 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 552 'getelementptr' 'pad_img_5_3_addr_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_3 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 553 'getelementptr' 'pad_img_5_4_addr_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 554 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_3 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 554 'getelementptr' 'pad_img_5_5_addr_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 555 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_3 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 555 'getelementptr' 'pad_img_5_6_addr_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_3 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 556 'getelementptr' 'pad_img_6_0_addr_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_3 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 557 'getelementptr' 'pad_img_6_1_addr_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 558 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_3 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 558 'getelementptr' 'pad_img_6_2_addr_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 559 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_3 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 559 'getelementptr' 'pad_img_6_3_addr_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 560 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_3 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 560 'getelementptr' 'pad_img_6_4_addr_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 561 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_3 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 561 'getelementptr' 'pad_img_6_5_addr_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 562 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_3 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 562 'getelementptr' 'pad_img_6_6_addr_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 563 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_3 = load i5 %pad_img_0_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 563 'load' 'pad_img_0_0_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 564 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_3 = load i5 %pad_img_0_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 564 'load' 'pad_img_0_1_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 565 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_3 = load i5 %pad_img_0_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 565 'load' 'pad_img_0_2_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 566 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_3 = load i5 %pad_img_0_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 566 'load' 'pad_img_0_3_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 567 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_3 = load i5 %pad_img_0_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 567 'load' 'pad_img_0_4_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 568 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_3 = load i5 %pad_img_0_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 568 'load' 'pad_img_0_5_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 569 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_3 = load i5 %pad_img_0_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 569 'load' 'pad_img_0_6_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 570 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_3 = load i5 %pad_img_1_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 570 'load' 'pad_img_1_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 571 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_3 = load i5 %pad_img_1_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 571 'load' 'pad_img_1_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 572 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_3 = load i5 %pad_img_1_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 572 'load' 'pad_img_1_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 573 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_3 = load i5 %pad_img_1_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 573 'load' 'pad_img_1_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 574 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_3 = load i5 %pad_img_1_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 574 'load' 'pad_img_1_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 575 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_3 = load i5 %pad_img_1_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 575 'load' 'pad_img_1_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 576 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_3 = load i5 %pad_img_1_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 576 'load' 'pad_img_1_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 577 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_3 = load i5 %pad_img_2_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 577 'load' 'pad_img_2_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 578 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_3 = load i5 %pad_img_2_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 578 'load' 'pad_img_2_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 579 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_3 = load i5 %pad_img_2_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 579 'load' 'pad_img_2_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 580 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_3 = load i5 %pad_img_2_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 580 'load' 'pad_img_2_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 581 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_3 = load i5 %pad_img_2_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 581 'load' 'pad_img_2_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 582 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_3 = load i5 %pad_img_2_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 582 'load' 'pad_img_2_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 583 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_3 = load i5 %pad_img_2_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 583 'load' 'pad_img_2_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 584 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_3 = load i5 %pad_img_3_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 584 'load' 'pad_img_3_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 585 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_3 = load i5 %pad_img_3_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 585 'load' 'pad_img_3_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 586 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_3 = load i5 %pad_img_3_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 586 'load' 'pad_img_3_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 587 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_3 = load i5 %pad_img_3_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 587 'load' 'pad_img_3_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 588 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_3 = load i5 %pad_img_3_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 588 'load' 'pad_img_3_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 589 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_3 = load i5 %pad_img_3_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 589 'load' 'pad_img_3_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 590 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_3 = load i5 %pad_img_3_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 590 'load' 'pad_img_3_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 591 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_3 = load i5 %pad_img_4_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 591 'load' 'pad_img_4_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 592 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_3 = load i5 %pad_img_4_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 592 'load' 'pad_img_4_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 593 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_3 = load i5 %pad_img_4_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 593 'load' 'pad_img_4_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 594 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_3 = load i5 %pad_img_4_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 594 'load' 'pad_img_4_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 595 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_3 = load i5 %pad_img_4_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 595 'load' 'pad_img_4_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 596 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_3 = load i5 %pad_img_4_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 596 'load' 'pad_img_4_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 597 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_3 = load i5 %pad_img_4_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 597 'load' 'pad_img_4_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 598 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_3 = load i5 %pad_img_5_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 598 'load' 'pad_img_5_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 599 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_3 = load i5 %pad_img_5_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 599 'load' 'pad_img_5_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 600 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_3 = load i5 %pad_img_5_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 600 'load' 'pad_img_5_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 601 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_3 = load i5 %pad_img_5_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 601 'load' 'pad_img_5_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 602 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_3 = load i5 %pad_img_5_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 602 'load' 'pad_img_5_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 603 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_3 = load i5 %pad_img_5_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 603 'load' 'pad_img_5_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 604 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_3 = load i5 %pad_img_5_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 604 'load' 'pad_img_5_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 605 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_3 = load i5 %pad_img_6_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 605 'load' 'pad_img_6_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 606 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_3 = load i5 %pad_img_6_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 606 'load' 'pad_img_6_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 607 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_3 = load i5 %pad_img_6_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 607 'load' 'pad_img_6_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 608 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_3 = load i5 %pad_img_6_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 608 'load' 'pad_img_6_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 609 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_3 = load i5 %pad_img_6_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 609 'load' 'pad_img_6_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 610 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_3 = load i5 %pad_img_6_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 610 'load' 'pad_img_6_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 611 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_3 = load i5 %pad_img_6_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 611 'load' 'pad_img_6_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 612 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39_3 = mul i13 %zext_ln39_77, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 612 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 613 [1/1] (0.00ns)   --->   "%udiv_ln39_3_cast = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul_ln39_3, i32 9, i32 11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 613 'partselect' 'udiv_ln39_3_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln39_78 = zext i3 %udiv_ln39_3_cast" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 614 'zext' 'zext_ln39_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 615 [1/1] (1.78ns)   --->   "%add_ln39_5 = add i5 %add_ln39, i5 %zext_ln39_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 615 'add' 'add_ln39_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln39_79 = zext i5 %add_ln39_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 616 'zext' 'zext_ln39_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 617 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_4 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 617 'getelementptr' 'pad_img_0_0_addr_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 618 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_4 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 618 'getelementptr' 'pad_img_0_1_addr_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 619 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_4 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 619 'getelementptr' 'pad_img_0_2_addr_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 620 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_4 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 620 'getelementptr' 'pad_img_0_3_addr_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 621 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_4 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 621 'getelementptr' 'pad_img_0_4_addr_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 622 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_4 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 622 'getelementptr' 'pad_img_0_5_addr_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 623 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_4 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 623 'getelementptr' 'pad_img_0_6_addr_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 624 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_4 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 624 'getelementptr' 'pad_img_1_0_addr_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 625 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_4 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 625 'getelementptr' 'pad_img_1_1_addr_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 626 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_4 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 626 'getelementptr' 'pad_img_1_2_addr_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 627 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_4 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 627 'getelementptr' 'pad_img_1_3_addr_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 628 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_4 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 628 'getelementptr' 'pad_img_1_4_addr_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 629 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_4 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 629 'getelementptr' 'pad_img_1_5_addr_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 630 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_4 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 630 'getelementptr' 'pad_img_1_6_addr_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 631 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_4 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 631 'getelementptr' 'pad_img_2_0_addr_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 632 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_4 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 632 'getelementptr' 'pad_img_2_1_addr_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 633 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_4 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 633 'getelementptr' 'pad_img_2_2_addr_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 634 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_4 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 634 'getelementptr' 'pad_img_2_3_addr_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 635 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_4 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 635 'getelementptr' 'pad_img_2_4_addr_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 636 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_4 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 636 'getelementptr' 'pad_img_2_5_addr_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 637 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_4 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 637 'getelementptr' 'pad_img_2_6_addr_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 638 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_4 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 638 'getelementptr' 'pad_img_3_0_addr_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 639 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_4 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 639 'getelementptr' 'pad_img_3_1_addr_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 640 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_4 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 640 'getelementptr' 'pad_img_3_2_addr_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 641 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_4 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 641 'getelementptr' 'pad_img_3_3_addr_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 642 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_4 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 642 'getelementptr' 'pad_img_3_4_addr_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 643 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_4 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 643 'getelementptr' 'pad_img_3_5_addr_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 644 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_4 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 644 'getelementptr' 'pad_img_3_6_addr_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 645 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_4 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 645 'getelementptr' 'pad_img_4_0_addr_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 646 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_4 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 646 'getelementptr' 'pad_img_4_1_addr_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 647 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_4 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 647 'getelementptr' 'pad_img_4_2_addr_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 648 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_4 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 648 'getelementptr' 'pad_img_4_3_addr_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 649 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_4 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 649 'getelementptr' 'pad_img_4_4_addr_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 650 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_4 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 650 'getelementptr' 'pad_img_4_5_addr_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 651 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_4 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 651 'getelementptr' 'pad_img_4_6_addr_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 652 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_4 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 652 'getelementptr' 'pad_img_5_0_addr_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 653 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_4 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 653 'getelementptr' 'pad_img_5_1_addr_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 654 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_4 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 654 'getelementptr' 'pad_img_5_2_addr_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 655 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_4 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 655 'getelementptr' 'pad_img_5_3_addr_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 656 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_4 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 656 'getelementptr' 'pad_img_5_4_addr_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 657 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_4 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 657 'getelementptr' 'pad_img_5_5_addr_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 658 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_4 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 658 'getelementptr' 'pad_img_5_6_addr_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 659 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_4 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 659 'getelementptr' 'pad_img_6_0_addr_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 660 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_4 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 660 'getelementptr' 'pad_img_6_1_addr_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 661 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_4 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 661 'getelementptr' 'pad_img_6_2_addr_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 662 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_4 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 662 'getelementptr' 'pad_img_6_3_addr_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 663 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_4 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 663 'getelementptr' 'pad_img_6_4_addr_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 664 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_4 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 664 'getelementptr' 'pad_img_6_5_addr_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 665 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_4 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 665 'getelementptr' 'pad_img_6_6_addr_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 666 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_4 = load i5 %pad_img_0_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 666 'load' 'pad_img_0_0_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 667 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_4 = load i5 %pad_img_0_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 667 'load' 'pad_img_0_1_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 668 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_4 = load i5 %pad_img_0_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 668 'load' 'pad_img_0_2_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 669 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_4 = load i5 %pad_img_0_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 669 'load' 'pad_img_0_3_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 670 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_4 = load i5 %pad_img_0_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 670 'load' 'pad_img_0_4_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 671 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_4 = load i5 %pad_img_0_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 671 'load' 'pad_img_0_5_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 672 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_4 = load i5 %pad_img_0_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 672 'load' 'pad_img_0_6_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 673 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_4 = load i5 %pad_img_1_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 673 'load' 'pad_img_1_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 674 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_4 = load i5 %pad_img_1_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 674 'load' 'pad_img_1_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 675 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_4 = load i5 %pad_img_1_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 675 'load' 'pad_img_1_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 676 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_4 = load i5 %pad_img_1_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 676 'load' 'pad_img_1_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 677 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_4 = load i5 %pad_img_1_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 677 'load' 'pad_img_1_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 678 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_4 = load i5 %pad_img_1_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 678 'load' 'pad_img_1_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 679 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_4 = load i5 %pad_img_1_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 679 'load' 'pad_img_1_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 680 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_4 = load i5 %pad_img_2_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 680 'load' 'pad_img_2_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 681 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_4 = load i5 %pad_img_2_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 681 'load' 'pad_img_2_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 682 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_4 = load i5 %pad_img_2_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 682 'load' 'pad_img_2_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 683 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_4 = load i5 %pad_img_2_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 683 'load' 'pad_img_2_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 684 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_4 = load i5 %pad_img_2_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 684 'load' 'pad_img_2_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 685 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_4 = load i5 %pad_img_2_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 685 'load' 'pad_img_2_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 686 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_4 = load i5 %pad_img_2_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 686 'load' 'pad_img_2_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 687 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_4 = load i5 %pad_img_3_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 687 'load' 'pad_img_3_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 688 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_4 = load i5 %pad_img_3_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 688 'load' 'pad_img_3_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 689 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_4 = load i5 %pad_img_3_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 689 'load' 'pad_img_3_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 690 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_4 = load i5 %pad_img_3_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 690 'load' 'pad_img_3_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 691 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_4 = load i5 %pad_img_3_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 691 'load' 'pad_img_3_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 692 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_4 = load i5 %pad_img_3_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 692 'load' 'pad_img_3_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 693 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_4 = load i5 %pad_img_3_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 693 'load' 'pad_img_3_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 694 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_4 = load i5 %pad_img_4_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 694 'load' 'pad_img_4_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 695 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_4 = load i5 %pad_img_4_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 695 'load' 'pad_img_4_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 696 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_4 = load i5 %pad_img_4_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 696 'load' 'pad_img_4_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 697 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_4 = load i5 %pad_img_4_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 697 'load' 'pad_img_4_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 698 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_4 = load i5 %pad_img_4_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 698 'load' 'pad_img_4_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 699 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_4 = load i5 %pad_img_4_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 699 'load' 'pad_img_4_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 700 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_4 = load i5 %pad_img_4_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 700 'load' 'pad_img_4_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 701 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_4 = load i5 %pad_img_5_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 701 'load' 'pad_img_5_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 702 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_4 = load i5 %pad_img_5_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 702 'load' 'pad_img_5_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 703 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_4 = load i5 %pad_img_5_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 703 'load' 'pad_img_5_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 704 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_4 = load i5 %pad_img_5_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 704 'load' 'pad_img_5_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 705 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_4 = load i5 %pad_img_5_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 705 'load' 'pad_img_5_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 706 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_4 = load i5 %pad_img_5_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 706 'load' 'pad_img_5_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 707 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_4 = load i5 %pad_img_5_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 707 'load' 'pad_img_5_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 708 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_4 = load i5 %pad_img_6_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 708 'load' 'pad_img_6_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 709 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_4 = load i5 %pad_img_6_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 709 'load' 'pad_img_6_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 710 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_4 = load i5 %pad_img_6_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 710 'load' 'pad_img_6_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 711 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_4 = load i5 %pad_img_6_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 711 'load' 'pad_img_6_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 712 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_4 = load i5 %pad_img_6_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 712 'load' 'pad_img_6_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 713 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_4 = load i5 %pad_img_6_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 713 'load' 'pad_img_6_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 714 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_4 = load i5 %pad_img_6_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 714 'load' 'pad_img_6_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 715 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39_4 = mul i13 %zext_ln39_80, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 715 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 716 [1/1] (0.00ns)   --->   "%udiv_ln39_4_cast = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul_ln39_4, i32 9, i32 11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 716 'partselect' 'udiv_ln39_4_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln39_81 = zext i3 %udiv_ln39_4_cast" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 717 'zext' 'zext_ln39_81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 718 [1/1] (1.78ns)   --->   "%add_ln39_6 = add i5 %add_ln39, i5 %zext_ln39_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 718 'add' 'add_ln39_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln39_82 = zext i5 %add_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 719 'zext' 'zext_ln39_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 720 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_5 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 720 'getelementptr' 'pad_img_0_0_addr_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 721 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_5 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 721 'getelementptr' 'pad_img_0_1_addr_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 722 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_5 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 722 'getelementptr' 'pad_img_0_2_addr_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 723 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_5 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 723 'getelementptr' 'pad_img_0_3_addr_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 724 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_5 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 724 'getelementptr' 'pad_img_0_4_addr_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 725 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_5 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 725 'getelementptr' 'pad_img_0_5_addr_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 726 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_5 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 726 'getelementptr' 'pad_img_0_6_addr_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 727 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_5 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 727 'getelementptr' 'pad_img_1_0_addr_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 728 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_5 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 728 'getelementptr' 'pad_img_1_1_addr_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 729 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_5 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 729 'getelementptr' 'pad_img_1_2_addr_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_5 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 730 'getelementptr' 'pad_img_1_3_addr_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_5 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 731 'getelementptr' 'pad_img_1_4_addr_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 732 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_5 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 732 'getelementptr' 'pad_img_1_5_addr_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 733 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_5 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 733 'getelementptr' 'pad_img_1_6_addr_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_5 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 734 'getelementptr' 'pad_img_2_0_addr_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_5 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 735 'getelementptr' 'pad_img_2_1_addr_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_5 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 736 'getelementptr' 'pad_img_2_2_addr_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_5 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 737 'getelementptr' 'pad_img_2_3_addr_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 738 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_5 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 738 'getelementptr' 'pad_img_2_4_addr_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 739 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_5 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 739 'getelementptr' 'pad_img_2_5_addr_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 740 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_5 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 740 'getelementptr' 'pad_img_2_6_addr_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 741 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_5 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 741 'getelementptr' 'pad_img_3_0_addr_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 742 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_5 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 742 'getelementptr' 'pad_img_3_1_addr_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 743 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_5 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 743 'getelementptr' 'pad_img_3_2_addr_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 744 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_5 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 744 'getelementptr' 'pad_img_3_3_addr_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 745 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_5 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 745 'getelementptr' 'pad_img_3_4_addr_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 746 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_5 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 746 'getelementptr' 'pad_img_3_5_addr_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 747 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_5 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 747 'getelementptr' 'pad_img_3_6_addr_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 748 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_5 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 748 'getelementptr' 'pad_img_4_0_addr_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 749 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_5 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 749 'getelementptr' 'pad_img_4_1_addr_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 750 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_5 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 750 'getelementptr' 'pad_img_4_2_addr_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 751 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_5 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 751 'getelementptr' 'pad_img_4_3_addr_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 752 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_5 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 752 'getelementptr' 'pad_img_4_4_addr_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 753 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_5 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 753 'getelementptr' 'pad_img_4_5_addr_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 754 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_5 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 754 'getelementptr' 'pad_img_4_6_addr_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 755 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_5 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 755 'getelementptr' 'pad_img_5_0_addr_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 756 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_5 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 756 'getelementptr' 'pad_img_5_1_addr_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 757 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_5 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 757 'getelementptr' 'pad_img_5_2_addr_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 758 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_5 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 758 'getelementptr' 'pad_img_5_3_addr_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 759 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_5 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 759 'getelementptr' 'pad_img_5_4_addr_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 760 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_5 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 760 'getelementptr' 'pad_img_5_5_addr_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 761 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_5 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 761 'getelementptr' 'pad_img_5_6_addr_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 762 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_5 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 762 'getelementptr' 'pad_img_6_0_addr_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 763 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_5 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 763 'getelementptr' 'pad_img_6_1_addr_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 764 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_5 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 764 'getelementptr' 'pad_img_6_2_addr_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 765 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_5 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 765 'getelementptr' 'pad_img_6_3_addr_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 766 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_5 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 766 'getelementptr' 'pad_img_6_4_addr_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 767 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_5 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 767 'getelementptr' 'pad_img_6_5_addr_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 768 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_5 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 768 'getelementptr' 'pad_img_6_6_addr_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 769 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_5 = load i5 %pad_img_0_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 769 'load' 'pad_img_0_0_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 770 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_5 = load i5 %pad_img_0_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 770 'load' 'pad_img_0_1_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 771 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_5 = load i5 %pad_img_0_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 771 'load' 'pad_img_0_2_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 772 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_5 = load i5 %pad_img_0_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 772 'load' 'pad_img_0_3_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 773 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_5 = load i5 %pad_img_0_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 773 'load' 'pad_img_0_4_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 774 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_5 = load i5 %pad_img_0_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 774 'load' 'pad_img_0_5_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 775 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_5 = load i5 %pad_img_0_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 775 'load' 'pad_img_0_6_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 776 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_5 = load i5 %pad_img_1_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 776 'load' 'pad_img_1_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 777 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_5 = load i5 %pad_img_1_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 777 'load' 'pad_img_1_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 778 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_5 = load i5 %pad_img_1_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 778 'load' 'pad_img_1_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 779 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_5 = load i5 %pad_img_1_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 779 'load' 'pad_img_1_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 780 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_5 = load i5 %pad_img_1_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 780 'load' 'pad_img_1_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 781 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_5 = load i5 %pad_img_1_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 781 'load' 'pad_img_1_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 782 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_5 = load i5 %pad_img_1_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 782 'load' 'pad_img_1_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 783 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_5 = load i5 %pad_img_2_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 783 'load' 'pad_img_2_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 784 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_5 = load i5 %pad_img_2_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 784 'load' 'pad_img_2_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 785 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_5 = load i5 %pad_img_2_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 785 'load' 'pad_img_2_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 786 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_5 = load i5 %pad_img_2_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 786 'load' 'pad_img_2_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 787 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_5 = load i5 %pad_img_2_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 787 'load' 'pad_img_2_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 788 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_5 = load i5 %pad_img_2_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 788 'load' 'pad_img_2_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 789 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_5 = load i5 %pad_img_2_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 789 'load' 'pad_img_2_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 790 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_5 = load i5 %pad_img_3_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 790 'load' 'pad_img_3_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 791 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_5 = load i5 %pad_img_3_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 791 'load' 'pad_img_3_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 792 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_5 = load i5 %pad_img_3_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 792 'load' 'pad_img_3_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 793 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_5 = load i5 %pad_img_3_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 793 'load' 'pad_img_3_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 794 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_5 = load i5 %pad_img_3_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 794 'load' 'pad_img_3_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 795 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_5 = load i5 %pad_img_3_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 795 'load' 'pad_img_3_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 796 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_5 = load i5 %pad_img_3_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 796 'load' 'pad_img_3_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 797 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_5 = load i5 %pad_img_4_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 797 'load' 'pad_img_4_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 798 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_5 = load i5 %pad_img_4_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 798 'load' 'pad_img_4_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 799 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_5 = load i5 %pad_img_4_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 799 'load' 'pad_img_4_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 800 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_5 = load i5 %pad_img_4_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 800 'load' 'pad_img_4_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 801 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_5 = load i5 %pad_img_4_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 801 'load' 'pad_img_4_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 802 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_5 = load i5 %pad_img_4_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 802 'load' 'pad_img_4_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 803 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_5 = load i5 %pad_img_4_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 803 'load' 'pad_img_4_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 804 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_5 = load i5 %pad_img_5_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 804 'load' 'pad_img_5_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 805 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_5 = load i5 %pad_img_5_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 805 'load' 'pad_img_5_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 806 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_5 = load i5 %pad_img_5_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 806 'load' 'pad_img_5_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 807 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_5 = load i5 %pad_img_5_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 807 'load' 'pad_img_5_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 808 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_5 = load i5 %pad_img_5_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 808 'load' 'pad_img_5_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 809 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_5 = load i5 %pad_img_5_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 809 'load' 'pad_img_5_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 810 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_5 = load i5 %pad_img_5_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 810 'load' 'pad_img_5_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 811 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_5 = load i5 %pad_img_6_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 811 'load' 'pad_img_6_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 812 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_5 = load i5 %pad_img_6_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 812 'load' 'pad_img_6_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 813 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_5 = load i5 %pad_img_6_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 813 'load' 'pad_img_6_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 814 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_5 = load i5 %pad_img_6_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 814 'load' 'pad_img_6_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 815 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_5 = load i5 %pad_img_6_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 815 'load' 'pad_img_6_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 816 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_5 = load i5 %pad_img_6_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 816 'load' 'pad_img_6_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 817 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_5 = load i5 %pad_img_6_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 817 'load' 'pad_img_6_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 818 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39_5 = mul i13 %zext_ln39_83, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 818 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 819 [1/1] (0.00ns)   --->   "%udiv_ln39_5_cast = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul_ln39_5, i32 9, i32 11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 819 'partselect' 'udiv_ln39_5_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln39_84 = zext i3 %udiv_ln39_5_cast" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 820 'zext' 'zext_ln39_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 821 [1/1] (1.78ns)   --->   "%add_ln39_7 = add i5 %add_ln39, i5 %zext_ln39_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 821 'add' 'add_ln39_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln39_85 = zext i5 %add_ln39_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 822 'zext' 'zext_ln39_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 823 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_6 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 823 'getelementptr' 'pad_img_0_0_addr_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 824 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_6 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 824 'getelementptr' 'pad_img_0_1_addr_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 825 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_6 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 825 'getelementptr' 'pad_img_0_2_addr_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 826 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_6 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 826 'getelementptr' 'pad_img_0_3_addr_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 827 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_6 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 827 'getelementptr' 'pad_img_0_4_addr_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 828 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_6 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 828 'getelementptr' 'pad_img_0_5_addr_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 829 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_6 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 829 'getelementptr' 'pad_img_0_6_addr_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 830 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_6 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 830 'getelementptr' 'pad_img_1_0_addr_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 831 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_6 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 831 'getelementptr' 'pad_img_1_1_addr_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 832 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_6 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 832 'getelementptr' 'pad_img_1_2_addr_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 833 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_6 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 833 'getelementptr' 'pad_img_1_3_addr_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 834 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_6 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 834 'getelementptr' 'pad_img_1_4_addr_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 835 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_6 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 835 'getelementptr' 'pad_img_1_5_addr_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 836 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_6 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 836 'getelementptr' 'pad_img_1_6_addr_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 837 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_6 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 837 'getelementptr' 'pad_img_2_0_addr_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 838 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_6 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 838 'getelementptr' 'pad_img_2_1_addr_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 839 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_6 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 839 'getelementptr' 'pad_img_2_2_addr_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 840 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_6 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 840 'getelementptr' 'pad_img_2_3_addr_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 841 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_6 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 841 'getelementptr' 'pad_img_2_4_addr_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 842 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_6 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 842 'getelementptr' 'pad_img_2_5_addr_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 843 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_6 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 843 'getelementptr' 'pad_img_2_6_addr_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 844 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_6 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 844 'getelementptr' 'pad_img_3_0_addr_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 845 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_6 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 845 'getelementptr' 'pad_img_3_1_addr_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 846 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_6 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 846 'getelementptr' 'pad_img_3_2_addr_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 847 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_6 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 847 'getelementptr' 'pad_img_3_3_addr_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 848 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_6 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 848 'getelementptr' 'pad_img_3_4_addr_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 849 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_6 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 849 'getelementptr' 'pad_img_3_5_addr_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 850 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_6 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 850 'getelementptr' 'pad_img_3_6_addr_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 851 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_6 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 851 'getelementptr' 'pad_img_4_0_addr_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 852 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_6 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 852 'getelementptr' 'pad_img_4_1_addr_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 853 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_6 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 853 'getelementptr' 'pad_img_4_2_addr_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 854 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_6 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 854 'getelementptr' 'pad_img_4_3_addr_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 855 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_6 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 855 'getelementptr' 'pad_img_4_4_addr_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 856 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_6 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 856 'getelementptr' 'pad_img_4_5_addr_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 857 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_6 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 857 'getelementptr' 'pad_img_4_6_addr_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 858 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_6 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 858 'getelementptr' 'pad_img_5_0_addr_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 859 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_6 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 859 'getelementptr' 'pad_img_5_1_addr_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 860 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_6 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 860 'getelementptr' 'pad_img_5_2_addr_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 861 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_6 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 861 'getelementptr' 'pad_img_5_3_addr_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 862 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_6 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 862 'getelementptr' 'pad_img_5_4_addr_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 863 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_6 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 863 'getelementptr' 'pad_img_5_5_addr_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 864 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_6 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 864 'getelementptr' 'pad_img_5_6_addr_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 865 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_6 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 865 'getelementptr' 'pad_img_6_0_addr_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 866 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_6 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 866 'getelementptr' 'pad_img_6_1_addr_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 867 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_6 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 867 'getelementptr' 'pad_img_6_2_addr_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 868 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_6 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 868 'getelementptr' 'pad_img_6_3_addr_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 869 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_6 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 869 'getelementptr' 'pad_img_6_4_addr_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 870 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_6 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 870 'getelementptr' 'pad_img_6_5_addr_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 871 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_6 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 871 'getelementptr' 'pad_img_6_6_addr_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 872 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_6 = load i5 %pad_img_0_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 872 'load' 'pad_img_0_0_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 873 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_6 = load i5 %pad_img_0_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 873 'load' 'pad_img_0_1_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 874 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_6 = load i5 %pad_img_0_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 874 'load' 'pad_img_0_2_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 875 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_6 = load i5 %pad_img_0_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 875 'load' 'pad_img_0_3_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 876 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_6 = load i5 %pad_img_0_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 876 'load' 'pad_img_0_4_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 877 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_6 = load i5 %pad_img_0_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 877 'load' 'pad_img_0_5_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 878 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_6 = load i5 %pad_img_0_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 878 'load' 'pad_img_0_6_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 879 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_6 = load i5 %pad_img_1_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 879 'load' 'pad_img_1_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 880 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_6 = load i5 %pad_img_1_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 880 'load' 'pad_img_1_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 881 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_6 = load i5 %pad_img_1_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 881 'load' 'pad_img_1_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 882 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_6 = load i5 %pad_img_1_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 882 'load' 'pad_img_1_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 883 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_6 = load i5 %pad_img_1_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 883 'load' 'pad_img_1_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 884 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_6 = load i5 %pad_img_1_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 884 'load' 'pad_img_1_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 885 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_6 = load i5 %pad_img_1_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 885 'load' 'pad_img_1_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 886 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_6 = load i5 %pad_img_2_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 886 'load' 'pad_img_2_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 887 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_6 = load i5 %pad_img_2_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 887 'load' 'pad_img_2_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 888 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_6 = load i5 %pad_img_2_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 888 'load' 'pad_img_2_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 889 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_6 = load i5 %pad_img_2_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 889 'load' 'pad_img_2_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 890 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_6 = load i5 %pad_img_2_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 890 'load' 'pad_img_2_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 891 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_6 = load i5 %pad_img_2_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 891 'load' 'pad_img_2_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 892 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_6 = load i5 %pad_img_2_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 892 'load' 'pad_img_2_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 893 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_6 = load i5 %pad_img_3_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 893 'load' 'pad_img_3_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 894 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_6 = load i5 %pad_img_3_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 894 'load' 'pad_img_3_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 895 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_6 = load i5 %pad_img_3_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 895 'load' 'pad_img_3_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 896 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_6 = load i5 %pad_img_3_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 896 'load' 'pad_img_3_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 897 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_6 = load i5 %pad_img_3_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 897 'load' 'pad_img_3_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 898 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_6 = load i5 %pad_img_3_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 898 'load' 'pad_img_3_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 899 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_6 = load i5 %pad_img_3_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 899 'load' 'pad_img_3_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 900 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_6 = load i5 %pad_img_4_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 900 'load' 'pad_img_4_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 901 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_6 = load i5 %pad_img_4_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 901 'load' 'pad_img_4_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 902 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_6 = load i5 %pad_img_4_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 902 'load' 'pad_img_4_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 903 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_6 = load i5 %pad_img_4_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 903 'load' 'pad_img_4_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 904 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_6 = load i5 %pad_img_4_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 904 'load' 'pad_img_4_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 905 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_6 = load i5 %pad_img_4_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 905 'load' 'pad_img_4_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 906 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_6 = load i5 %pad_img_4_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 906 'load' 'pad_img_4_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 907 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_6 = load i5 %pad_img_5_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 907 'load' 'pad_img_5_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 908 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_6 = load i5 %pad_img_5_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 908 'load' 'pad_img_5_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 909 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_6 = load i5 %pad_img_5_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 909 'load' 'pad_img_5_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 910 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_6 = load i5 %pad_img_5_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 910 'load' 'pad_img_5_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 911 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_6 = load i5 %pad_img_5_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 911 'load' 'pad_img_5_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 912 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_6 = load i5 %pad_img_5_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 912 'load' 'pad_img_5_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 913 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_6 = load i5 %pad_img_5_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 913 'load' 'pad_img_5_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 914 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_6 = load i5 %pad_img_6_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 914 'load' 'pad_img_6_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 915 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_6 = load i5 %pad_img_6_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 915 'load' 'pad_img_6_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 916 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_6 = load i5 %pad_img_6_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 916 'load' 'pad_img_6_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 917 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_6 = load i5 %pad_img_6_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 917 'load' 'pad_img_6_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 918 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_6 = load i5 %pad_img_6_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 918 'load' 'pad_img_6_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 919 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_6 = load i5 %pad_img_6_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 919 'load' 'pad_img_6_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 920 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_6 = load i5 %pad_img_6_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 920 'load' 'pad_img_6_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i3 %tmp_352" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 921 'zext' 'zext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_2152 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp_352, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 922 'bitconcatenate' 'tmp_2152' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 923 [1/1] (1.78ns)   --->   "%add_ln39_8 = add i5 %tmp_2152, i5 %zext_ln38_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 923 'add' 'add_ln39_8' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 924 [1/1] (1.78ns)   --->   "%add_ln39_9 = add i5 %add_ln39_8, i5 %zext_ln38_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 924 'add' 'add_ln39_9' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln39_86 = zext i5 %add_ln39_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 925 'zext' 'zext_ln39_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 926 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_7 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 926 'getelementptr' 'pad_img_0_0_addr_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 927 [1/1] (1.78ns)   --->   "%add_ln39_10 = add i5 %add_ln39_8, i5 %zext_ln39_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 927 'add' 'add_ln39_10' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln39_87 = zext i5 %add_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 928 'zext' 'zext_ln39_87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 929 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_8 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 929 'getelementptr' 'pad_img_0_0_addr_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 930 [1/1] (1.78ns)   --->   "%add_ln39_11 = add i5 %add_ln39_8, i5 %zext_ln39_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 930 'add' 'add_ln39_11' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln39_88 = zext i5 %add_ln39_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 931 'zext' 'zext_ln39_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 932 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_9 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 932 'getelementptr' 'pad_img_0_0_addr_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 933 [1/1] (1.78ns)   --->   "%add_ln39_12 = add i5 %add_ln39_8, i5 %zext_ln39_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 933 'add' 'add_ln39_12' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln39_89 = zext i5 %add_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 934 'zext' 'zext_ln39_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 935 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_10 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 935 'getelementptr' 'pad_img_0_0_addr_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 936 [1/1] (1.78ns)   --->   "%add_ln39_13 = add i5 %add_ln39_8, i5 %zext_ln39_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 936 'add' 'add_ln39_13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln39_90 = zext i5 %add_ln39_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 937 'zext' 'zext_ln39_90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 938 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_11 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 938 'getelementptr' 'pad_img_0_0_addr_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 939 [1/1] (1.78ns)   --->   "%add_ln39_14 = add i5 %add_ln39_8, i5 %zext_ln39_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 939 'add' 'add_ln39_14' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln39_91 = zext i5 %add_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 940 'zext' 'zext_ln39_91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 941 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_12 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 941 'getelementptr' 'pad_img_0_0_addr_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 942 [1/1] (1.78ns)   --->   "%add_ln39_15 = add i5 %add_ln39_8, i5 %zext_ln39_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 942 'add' 'add_ln39_15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln39_92 = zext i5 %add_ln39_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 943 'zext' 'zext_ln39_92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 944 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_13 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 944 'getelementptr' 'pad_img_0_0_addr_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 945 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_7 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 945 'getelementptr' 'pad_img_0_1_addr_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 946 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_8 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 946 'getelementptr' 'pad_img_0_1_addr_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 947 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_9 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 947 'getelementptr' 'pad_img_0_1_addr_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 948 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_10 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 948 'getelementptr' 'pad_img_0_1_addr_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 949 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_11 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 949 'getelementptr' 'pad_img_0_1_addr_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 950 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_12 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 950 'getelementptr' 'pad_img_0_1_addr_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 951 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_13 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 951 'getelementptr' 'pad_img_0_1_addr_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 952 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_7 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 952 'getelementptr' 'pad_img_0_2_addr_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 953 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_8 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 953 'getelementptr' 'pad_img_0_2_addr_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 954 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_9 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 954 'getelementptr' 'pad_img_0_2_addr_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 955 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_10 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 955 'getelementptr' 'pad_img_0_2_addr_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 956 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_11 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 956 'getelementptr' 'pad_img_0_2_addr_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 957 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_12 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 957 'getelementptr' 'pad_img_0_2_addr_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 958 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_13 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 958 'getelementptr' 'pad_img_0_2_addr_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 959 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_7 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 959 'getelementptr' 'pad_img_0_3_addr_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 960 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_8 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 960 'getelementptr' 'pad_img_0_3_addr_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 961 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_9 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 961 'getelementptr' 'pad_img_0_3_addr_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 962 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_10 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 962 'getelementptr' 'pad_img_0_3_addr_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 963 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_11 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 963 'getelementptr' 'pad_img_0_3_addr_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 964 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_12 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 964 'getelementptr' 'pad_img_0_3_addr_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 965 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_13 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 965 'getelementptr' 'pad_img_0_3_addr_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 966 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_7 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 966 'getelementptr' 'pad_img_0_4_addr_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 967 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_8 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 967 'getelementptr' 'pad_img_0_4_addr_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 968 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_9 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 968 'getelementptr' 'pad_img_0_4_addr_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 969 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_10 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 969 'getelementptr' 'pad_img_0_4_addr_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 970 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_11 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 970 'getelementptr' 'pad_img_0_4_addr_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 971 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_12 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 971 'getelementptr' 'pad_img_0_4_addr_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 972 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_13 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 972 'getelementptr' 'pad_img_0_4_addr_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 973 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_7 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 973 'getelementptr' 'pad_img_0_5_addr_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 974 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_8 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 974 'getelementptr' 'pad_img_0_5_addr_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 975 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_9 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 975 'getelementptr' 'pad_img_0_5_addr_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 976 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_10 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 976 'getelementptr' 'pad_img_0_5_addr_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 977 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_11 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 977 'getelementptr' 'pad_img_0_5_addr_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 978 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_12 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 978 'getelementptr' 'pad_img_0_5_addr_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 979 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_13 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 979 'getelementptr' 'pad_img_0_5_addr_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 980 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_7 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 980 'getelementptr' 'pad_img_0_6_addr_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 981 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_8 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 981 'getelementptr' 'pad_img_0_6_addr_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 982 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_9 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 982 'getelementptr' 'pad_img_0_6_addr_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 983 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_10 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 983 'getelementptr' 'pad_img_0_6_addr_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 984 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_11 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 984 'getelementptr' 'pad_img_0_6_addr_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 985 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_12 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 985 'getelementptr' 'pad_img_0_6_addr_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 986 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_13 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 986 'getelementptr' 'pad_img_0_6_addr_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 987 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_7 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 987 'getelementptr' 'pad_img_1_0_addr_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 988 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_8 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 988 'getelementptr' 'pad_img_1_0_addr_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 989 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_9 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 989 'getelementptr' 'pad_img_1_0_addr_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 990 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_10 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 990 'getelementptr' 'pad_img_1_0_addr_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 991 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_11 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 991 'getelementptr' 'pad_img_1_0_addr_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 992 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_12 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 992 'getelementptr' 'pad_img_1_0_addr_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 993 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_13 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 993 'getelementptr' 'pad_img_1_0_addr_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 994 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_7 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 994 'getelementptr' 'pad_img_1_1_addr_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 995 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_8 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 995 'getelementptr' 'pad_img_1_1_addr_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 996 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_9 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 996 'getelementptr' 'pad_img_1_1_addr_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 997 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_10 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 997 'getelementptr' 'pad_img_1_1_addr_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 998 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_11 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 998 'getelementptr' 'pad_img_1_1_addr_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 999 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_12 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 999 'getelementptr' 'pad_img_1_1_addr_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1000 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_13 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1000 'getelementptr' 'pad_img_1_1_addr_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1001 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_7 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1001 'getelementptr' 'pad_img_1_2_addr_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1002 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_8 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1002 'getelementptr' 'pad_img_1_2_addr_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1003 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_9 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1003 'getelementptr' 'pad_img_1_2_addr_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1004 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_10 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1004 'getelementptr' 'pad_img_1_2_addr_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1005 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_11 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1005 'getelementptr' 'pad_img_1_2_addr_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1006 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_12 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1006 'getelementptr' 'pad_img_1_2_addr_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1007 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_13 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1007 'getelementptr' 'pad_img_1_2_addr_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1008 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_7 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1008 'getelementptr' 'pad_img_1_3_addr_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1009 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_8 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1009 'getelementptr' 'pad_img_1_3_addr_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1010 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_9 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1010 'getelementptr' 'pad_img_1_3_addr_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1011 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_10 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1011 'getelementptr' 'pad_img_1_3_addr_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1012 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_11 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1012 'getelementptr' 'pad_img_1_3_addr_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1013 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_12 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1013 'getelementptr' 'pad_img_1_3_addr_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1014 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_13 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1014 'getelementptr' 'pad_img_1_3_addr_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1015 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_7 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1015 'getelementptr' 'pad_img_1_4_addr_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1016 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_8 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1016 'getelementptr' 'pad_img_1_4_addr_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1017 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_9 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1017 'getelementptr' 'pad_img_1_4_addr_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1018 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_10 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1018 'getelementptr' 'pad_img_1_4_addr_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1019 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_11 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1019 'getelementptr' 'pad_img_1_4_addr_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1020 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_12 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1020 'getelementptr' 'pad_img_1_4_addr_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1021 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_13 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1021 'getelementptr' 'pad_img_1_4_addr_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1022 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_7 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1022 'getelementptr' 'pad_img_1_5_addr_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1023 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_8 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1023 'getelementptr' 'pad_img_1_5_addr_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1024 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_9 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1024 'getelementptr' 'pad_img_1_5_addr_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1025 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_10 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1025 'getelementptr' 'pad_img_1_5_addr_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1026 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_11 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1026 'getelementptr' 'pad_img_1_5_addr_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1027 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_12 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1027 'getelementptr' 'pad_img_1_5_addr_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1028 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_13 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1028 'getelementptr' 'pad_img_1_5_addr_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1029 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_7 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1029 'getelementptr' 'pad_img_1_6_addr_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1030 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_8 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1030 'getelementptr' 'pad_img_1_6_addr_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1031 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_9 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1031 'getelementptr' 'pad_img_1_6_addr_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1032 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_10 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1032 'getelementptr' 'pad_img_1_6_addr_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1033 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_11 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1033 'getelementptr' 'pad_img_1_6_addr_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1034 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_12 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1034 'getelementptr' 'pad_img_1_6_addr_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1035 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_13 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1035 'getelementptr' 'pad_img_1_6_addr_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1036 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_7 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1036 'getelementptr' 'pad_img_2_0_addr_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1037 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_8 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1037 'getelementptr' 'pad_img_2_0_addr_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1038 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_9 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1038 'getelementptr' 'pad_img_2_0_addr_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1039 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_10 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1039 'getelementptr' 'pad_img_2_0_addr_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1040 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_11 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1040 'getelementptr' 'pad_img_2_0_addr_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1041 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_12 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1041 'getelementptr' 'pad_img_2_0_addr_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1042 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_13 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1042 'getelementptr' 'pad_img_2_0_addr_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1043 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_7 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1043 'getelementptr' 'pad_img_2_1_addr_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1044 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_8 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1044 'getelementptr' 'pad_img_2_1_addr_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1045 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_9 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1045 'getelementptr' 'pad_img_2_1_addr_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1046 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_10 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1046 'getelementptr' 'pad_img_2_1_addr_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1047 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_11 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1047 'getelementptr' 'pad_img_2_1_addr_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1048 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_12 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1048 'getelementptr' 'pad_img_2_1_addr_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1049 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_13 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1049 'getelementptr' 'pad_img_2_1_addr_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1050 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_7 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1050 'getelementptr' 'pad_img_2_2_addr_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1051 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_8 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1051 'getelementptr' 'pad_img_2_2_addr_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1052 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_9 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1052 'getelementptr' 'pad_img_2_2_addr_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1053 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_10 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1053 'getelementptr' 'pad_img_2_2_addr_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1054 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_11 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1054 'getelementptr' 'pad_img_2_2_addr_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1055 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_12 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1055 'getelementptr' 'pad_img_2_2_addr_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1056 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_13 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1056 'getelementptr' 'pad_img_2_2_addr_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1057 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_7 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1057 'getelementptr' 'pad_img_2_3_addr_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1058 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_8 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1058 'getelementptr' 'pad_img_2_3_addr_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1059 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_9 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1059 'getelementptr' 'pad_img_2_3_addr_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1060 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_10 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1060 'getelementptr' 'pad_img_2_3_addr_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1061 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_11 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1061 'getelementptr' 'pad_img_2_3_addr_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1062 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_12 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1062 'getelementptr' 'pad_img_2_3_addr_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1063 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_13 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1063 'getelementptr' 'pad_img_2_3_addr_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1064 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_7 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1064 'getelementptr' 'pad_img_2_4_addr_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1065 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_8 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1065 'getelementptr' 'pad_img_2_4_addr_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1066 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_9 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1066 'getelementptr' 'pad_img_2_4_addr_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1067 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_10 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1067 'getelementptr' 'pad_img_2_4_addr_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1068 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_11 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1068 'getelementptr' 'pad_img_2_4_addr_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1069 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_12 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1069 'getelementptr' 'pad_img_2_4_addr_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1070 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_13 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1070 'getelementptr' 'pad_img_2_4_addr_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1071 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_7 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1071 'getelementptr' 'pad_img_2_5_addr_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1072 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_8 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1072 'getelementptr' 'pad_img_2_5_addr_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1073 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_9 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1073 'getelementptr' 'pad_img_2_5_addr_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1074 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_10 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1074 'getelementptr' 'pad_img_2_5_addr_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1075 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_11 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1075 'getelementptr' 'pad_img_2_5_addr_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1076 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_12 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1076 'getelementptr' 'pad_img_2_5_addr_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1077 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_13 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1077 'getelementptr' 'pad_img_2_5_addr_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1078 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_7 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1078 'getelementptr' 'pad_img_2_6_addr_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1079 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_8 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1079 'getelementptr' 'pad_img_2_6_addr_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1080 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_9 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1080 'getelementptr' 'pad_img_2_6_addr_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1081 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_10 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1081 'getelementptr' 'pad_img_2_6_addr_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1082 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_11 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1082 'getelementptr' 'pad_img_2_6_addr_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1083 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_12 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1083 'getelementptr' 'pad_img_2_6_addr_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1084 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_13 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1084 'getelementptr' 'pad_img_2_6_addr_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1085 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_7 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1085 'getelementptr' 'pad_img_3_0_addr_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1086 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_8 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1086 'getelementptr' 'pad_img_3_0_addr_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1087 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_9 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1087 'getelementptr' 'pad_img_3_0_addr_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1088 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_10 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1088 'getelementptr' 'pad_img_3_0_addr_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1089 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_11 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1089 'getelementptr' 'pad_img_3_0_addr_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1090 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_12 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1090 'getelementptr' 'pad_img_3_0_addr_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1091 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_13 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1091 'getelementptr' 'pad_img_3_0_addr_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1092 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_7 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1092 'getelementptr' 'pad_img_3_1_addr_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1093 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_8 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1093 'getelementptr' 'pad_img_3_1_addr_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1094 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_9 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1094 'getelementptr' 'pad_img_3_1_addr_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1095 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_10 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1095 'getelementptr' 'pad_img_3_1_addr_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1096 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_11 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1096 'getelementptr' 'pad_img_3_1_addr_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1097 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_12 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1097 'getelementptr' 'pad_img_3_1_addr_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1098 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_13 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1098 'getelementptr' 'pad_img_3_1_addr_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1099 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_7 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1099 'getelementptr' 'pad_img_3_2_addr_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1100 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_8 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1100 'getelementptr' 'pad_img_3_2_addr_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1101 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_9 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1101 'getelementptr' 'pad_img_3_2_addr_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1102 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_10 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1102 'getelementptr' 'pad_img_3_2_addr_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1103 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_11 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1103 'getelementptr' 'pad_img_3_2_addr_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1104 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_12 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1104 'getelementptr' 'pad_img_3_2_addr_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1105 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_13 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1105 'getelementptr' 'pad_img_3_2_addr_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1106 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_7 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1106 'getelementptr' 'pad_img_3_3_addr_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1107 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_8 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1107 'getelementptr' 'pad_img_3_3_addr_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1108 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_9 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1108 'getelementptr' 'pad_img_3_3_addr_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1109 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_10 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1109 'getelementptr' 'pad_img_3_3_addr_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1110 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_11 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1110 'getelementptr' 'pad_img_3_3_addr_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1111 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_12 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1111 'getelementptr' 'pad_img_3_3_addr_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1112 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_13 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1112 'getelementptr' 'pad_img_3_3_addr_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1113 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_7 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1113 'getelementptr' 'pad_img_3_4_addr_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1114 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_8 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1114 'getelementptr' 'pad_img_3_4_addr_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1115 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_9 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1115 'getelementptr' 'pad_img_3_4_addr_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1116 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_10 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1116 'getelementptr' 'pad_img_3_4_addr_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1117 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_11 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1117 'getelementptr' 'pad_img_3_4_addr_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1118 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_12 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1118 'getelementptr' 'pad_img_3_4_addr_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1119 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_13 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1119 'getelementptr' 'pad_img_3_4_addr_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1120 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_7 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1120 'getelementptr' 'pad_img_3_5_addr_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1121 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_8 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1121 'getelementptr' 'pad_img_3_5_addr_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1122 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_9 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1122 'getelementptr' 'pad_img_3_5_addr_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1123 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_10 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1123 'getelementptr' 'pad_img_3_5_addr_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1124 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_11 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1124 'getelementptr' 'pad_img_3_5_addr_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1125 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_12 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1125 'getelementptr' 'pad_img_3_5_addr_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1126 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_13 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1126 'getelementptr' 'pad_img_3_5_addr_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1127 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_7 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1127 'getelementptr' 'pad_img_3_6_addr_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1128 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_8 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1128 'getelementptr' 'pad_img_3_6_addr_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1129 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_9 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1129 'getelementptr' 'pad_img_3_6_addr_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1130 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_10 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1130 'getelementptr' 'pad_img_3_6_addr_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1131 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_11 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1131 'getelementptr' 'pad_img_3_6_addr_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1132 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_12 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1132 'getelementptr' 'pad_img_3_6_addr_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1133 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_13 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1133 'getelementptr' 'pad_img_3_6_addr_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1134 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_7 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1134 'getelementptr' 'pad_img_4_0_addr_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1135 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_8 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1135 'getelementptr' 'pad_img_4_0_addr_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1136 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_9 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1136 'getelementptr' 'pad_img_4_0_addr_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1137 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_10 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1137 'getelementptr' 'pad_img_4_0_addr_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1138 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_11 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1138 'getelementptr' 'pad_img_4_0_addr_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1139 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_12 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1139 'getelementptr' 'pad_img_4_0_addr_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1140 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_13 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1140 'getelementptr' 'pad_img_4_0_addr_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1141 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_7 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1141 'getelementptr' 'pad_img_4_1_addr_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1142 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_8 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1142 'getelementptr' 'pad_img_4_1_addr_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1143 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_9 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1143 'getelementptr' 'pad_img_4_1_addr_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1144 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_10 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1144 'getelementptr' 'pad_img_4_1_addr_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1145 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_11 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1145 'getelementptr' 'pad_img_4_1_addr_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1146 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_12 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1146 'getelementptr' 'pad_img_4_1_addr_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1147 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_13 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1147 'getelementptr' 'pad_img_4_1_addr_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1148 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_7 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1148 'getelementptr' 'pad_img_4_2_addr_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1149 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_8 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1149 'getelementptr' 'pad_img_4_2_addr_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1150 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_9 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1150 'getelementptr' 'pad_img_4_2_addr_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1151 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_10 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1151 'getelementptr' 'pad_img_4_2_addr_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1152 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_11 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1152 'getelementptr' 'pad_img_4_2_addr_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1153 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_12 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1153 'getelementptr' 'pad_img_4_2_addr_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1154 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_13 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1154 'getelementptr' 'pad_img_4_2_addr_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1155 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_7 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1155 'getelementptr' 'pad_img_4_3_addr_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1156 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_8 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1156 'getelementptr' 'pad_img_4_3_addr_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1157 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_9 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1157 'getelementptr' 'pad_img_4_3_addr_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1158 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_10 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1158 'getelementptr' 'pad_img_4_3_addr_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1159 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_11 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1159 'getelementptr' 'pad_img_4_3_addr_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1160 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_12 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1160 'getelementptr' 'pad_img_4_3_addr_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1161 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_13 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1161 'getelementptr' 'pad_img_4_3_addr_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1162 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_7 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1162 'getelementptr' 'pad_img_4_4_addr_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1163 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_8 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1163 'getelementptr' 'pad_img_4_4_addr_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1164 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_9 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1164 'getelementptr' 'pad_img_4_4_addr_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1165 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_10 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1165 'getelementptr' 'pad_img_4_4_addr_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1166 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_11 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1166 'getelementptr' 'pad_img_4_4_addr_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1167 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_12 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1167 'getelementptr' 'pad_img_4_4_addr_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1168 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_13 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1168 'getelementptr' 'pad_img_4_4_addr_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1169 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_7 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1169 'getelementptr' 'pad_img_4_5_addr_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1170 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_8 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1170 'getelementptr' 'pad_img_4_5_addr_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1171 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_9 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1171 'getelementptr' 'pad_img_4_5_addr_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1172 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_10 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1172 'getelementptr' 'pad_img_4_5_addr_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1173 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_11 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1173 'getelementptr' 'pad_img_4_5_addr_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1174 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_12 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1174 'getelementptr' 'pad_img_4_5_addr_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1175 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_13 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1175 'getelementptr' 'pad_img_4_5_addr_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1176 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_7 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1176 'getelementptr' 'pad_img_4_6_addr_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1177 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_8 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1177 'getelementptr' 'pad_img_4_6_addr_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1178 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_9 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1178 'getelementptr' 'pad_img_4_6_addr_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1179 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_10 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1179 'getelementptr' 'pad_img_4_6_addr_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1180 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_11 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1180 'getelementptr' 'pad_img_4_6_addr_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1181 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_12 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1181 'getelementptr' 'pad_img_4_6_addr_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1182 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_13 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1182 'getelementptr' 'pad_img_4_6_addr_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1183 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_7 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1183 'getelementptr' 'pad_img_5_0_addr_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1184 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_8 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1184 'getelementptr' 'pad_img_5_0_addr_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1185 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_9 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1185 'getelementptr' 'pad_img_5_0_addr_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1186 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_10 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1186 'getelementptr' 'pad_img_5_0_addr_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1187 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_11 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1187 'getelementptr' 'pad_img_5_0_addr_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1188 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_12 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1188 'getelementptr' 'pad_img_5_0_addr_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1189 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_13 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1189 'getelementptr' 'pad_img_5_0_addr_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1190 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_7 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1190 'getelementptr' 'pad_img_5_1_addr_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1191 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_8 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1191 'getelementptr' 'pad_img_5_1_addr_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1192 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_9 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1192 'getelementptr' 'pad_img_5_1_addr_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1193 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_10 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1193 'getelementptr' 'pad_img_5_1_addr_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1194 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_11 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1194 'getelementptr' 'pad_img_5_1_addr_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1195 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_12 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1195 'getelementptr' 'pad_img_5_1_addr_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1196 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_13 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1196 'getelementptr' 'pad_img_5_1_addr_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1197 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_7 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1197 'getelementptr' 'pad_img_5_2_addr_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1198 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_8 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1198 'getelementptr' 'pad_img_5_2_addr_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1199 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_9 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1199 'getelementptr' 'pad_img_5_2_addr_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1200 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_10 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1200 'getelementptr' 'pad_img_5_2_addr_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1201 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_11 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1201 'getelementptr' 'pad_img_5_2_addr_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1202 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_12 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1202 'getelementptr' 'pad_img_5_2_addr_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1203 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_13 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1203 'getelementptr' 'pad_img_5_2_addr_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1204 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_7 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1204 'getelementptr' 'pad_img_5_3_addr_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1205 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_8 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1205 'getelementptr' 'pad_img_5_3_addr_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1206 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_9 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1206 'getelementptr' 'pad_img_5_3_addr_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1207 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_10 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1207 'getelementptr' 'pad_img_5_3_addr_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1208 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_11 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1208 'getelementptr' 'pad_img_5_3_addr_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1209 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_12 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1209 'getelementptr' 'pad_img_5_3_addr_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1210 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_13 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1210 'getelementptr' 'pad_img_5_3_addr_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1211 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_7 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1211 'getelementptr' 'pad_img_5_4_addr_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1212 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_8 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1212 'getelementptr' 'pad_img_5_4_addr_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1213 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_9 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1213 'getelementptr' 'pad_img_5_4_addr_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1214 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_10 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1214 'getelementptr' 'pad_img_5_4_addr_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1215 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_11 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1215 'getelementptr' 'pad_img_5_4_addr_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1216 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_12 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1216 'getelementptr' 'pad_img_5_4_addr_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1217 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_13 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1217 'getelementptr' 'pad_img_5_4_addr_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1218 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_7 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1218 'getelementptr' 'pad_img_5_5_addr_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1219 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_8 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1219 'getelementptr' 'pad_img_5_5_addr_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1220 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_9 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1220 'getelementptr' 'pad_img_5_5_addr_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1221 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_10 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1221 'getelementptr' 'pad_img_5_5_addr_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1222 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_11 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1222 'getelementptr' 'pad_img_5_5_addr_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1223 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_12 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1223 'getelementptr' 'pad_img_5_5_addr_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1224 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_13 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1224 'getelementptr' 'pad_img_5_5_addr_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1225 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_7 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1225 'getelementptr' 'pad_img_5_6_addr_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1226 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_8 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1226 'getelementptr' 'pad_img_5_6_addr_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1227 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_9 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1227 'getelementptr' 'pad_img_5_6_addr_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1228 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_10 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1228 'getelementptr' 'pad_img_5_6_addr_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1229 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_11 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1229 'getelementptr' 'pad_img_5_6_addr_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1230 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_12 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1230 'getelementptr' 'pad_img_5_6_addr_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1231 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_13 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1231 'getelementptr' 'pad_img_5_6_addr_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1232 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_7 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1232 'getelementptr' 'pad_img_6_0_addr_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1233 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_8 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1233 'getelementptr' 'pad_img_6_0_addr_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1234 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_9 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1234 'getelementptr' 'pad_img_6_0_addr_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1235 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_10 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1235 'getelementptr' 'pad_img_6_0_addr_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1236 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_11 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1236 'getelementptr' 'pad_img_6_0_addr_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1237 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_12 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1237 'getelementptr' 'pad_img_6_0_addr_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1238 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_13 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1238 'getelementptr' 'pad_img_6_0_addr_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1239 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_7 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1239 'getelementptr' 'pad_img_6_1_addr_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1240 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_8 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1240 'getelementptr' 'pad_img_6_1_addr_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1241 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_9 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1241 'getelementptr' 'pad_img_6_1_addr_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1242 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_10 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1242 'getelementptr' 'pad_img_6_1_addr_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1243 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_11 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1243 'getelementptr' 'pad_img_6_1_addr_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1244 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_12 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1244 'getelementptr' 'pad_img_6_1_addr_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1245 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_13 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1245 'getelementptr' 'pad_img_6_1_addr_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1246 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_7 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1246 'getelementptr' 'pad_img_6_2_addr_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1247 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_8 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1247 'getelementptr' 'pad_img_6_2_addr_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1248 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_9 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1248 'getelementptr' 'pad_img_6_2_addr_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1249 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_10 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1249 'getelementptr' 'pad_img_6_2_addr_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1250 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_11 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1250 'getelementptr' 'pad_img_6_2_addr_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1251 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_12 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1251 'getelementptr' 'pad_img_6_2_addr_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1252 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_13 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1252 'getelementptr' 'pad_img_6_2_addr_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1253 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_7 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1253 'getelementptr' 'pad_img_6_3_addr_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1254 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_8 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1254 'getelementptr' 'pad_img_6_3_addr_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1255 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_9 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1255 'getelementptr' 'pad_img_6_3_addr_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1256 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_10 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1256 'getelementptr' 'pad_img_6_3_addr_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1257 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_11 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1257 'getelementptr' 'pad_img_6_3_addr_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1258 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_12 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1258 'getelementptr' 'pad_img_6_3_addr_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1259 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_13 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1259 'getelementptr' 'pad_img_6_3_addr_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1260 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_7 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1260 'getelementptr' 'pad_img_6_4_addr_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1261 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_8 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1261 'getelementptr' 'pad_img_6_4_addr_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1262 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_9 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1262 'getelementptr' 'pad_img_6_4_addr_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1263 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_10 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1263 'getelementptr' 'pad_img_6_4_addr_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1264 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_11 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1264 'getelementptr' 'pad_img_6_4_addr_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1265 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_12 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1265 'getelementptr' 'pad_img_6_4_addr_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1266 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_13 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1266 'getelementptr' 'pad_img_6_4_addr_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1267 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_7 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1267 'getelementptr' 'pad_img_6_5_addr_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1268 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_8 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1268 'getelementptr' 'pad_img_6_5_addr_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1269 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_9 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1269 'getelementptr' 'pad_img_6_5_addr_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1270 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_10 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1270 'getelementptr' 'pad_img_6_5_addr_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1271 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_11 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1271 'getelementptr' 'pad_img_6_5_addr_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1272 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_12 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1272 'getelementptr' 'pad_img_6_5_addr_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1273 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_13 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1273 'getelementptr' 'pad_img_6_5_addr_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1274 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_7 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1274 'getelementptr' 'pad_img_6_6_addr_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1275 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_8 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1275 'getelementptr' 'pad_img_6_6_addr_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1276 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_9 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1276 'getelementptr' 'pad_img_6_6_addr_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1277 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_10 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1277 'getelementptr' 'pad_img_6_6_addr_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1278 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_11 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1278 'getelementptr' 'pad_img_6_6_addr_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1279 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_12 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1279 'getelementptr' 'pad_img_6_6_addr_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1280 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_13 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1280 'getelementptr' 'pad_img_6_6_addr_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1281 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_7 = load i5 %pad_img_0_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1281 'load' 'pad_img_0_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1282 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_7 = load i5 %pad_img_0_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1282 'load' 'pad_img_0_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1283 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_7 = load i5 %pad_img_0_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1283 'load' 'pad_img_0_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1284 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_7 = load i5 %pad_img_0_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1284 'load' 'pad_img_0_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1285 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_7 = load i5 %pad_img_0_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1285 'load' 'pad_img_0_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1286 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_7 = load i5 %pad_img_0_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1286 'load' 'pad_img_0_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1287 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_7 = load i5 %pad_img_0_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1287 'load' 'pad_img_0_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1288 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_7 = load i5 %pad_img_1_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1288 'load' 'pad_img_1_0_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1289 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_7 = load i5 %pad_img_1_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1289 'load' 'pad_img_1_1_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1290 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_7 = load i5 %pad_img_1_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1290 'load' 'pad_img_1_2_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1291 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_7 = load i5 %pad_img_1_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1291 'load' 'pad_img_1_3_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1292 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_7 = load i5 %pad_img_1_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1292 'load' 'pad_img_1_4_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1293 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_7 = load i5 %pad_img_1_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1293 'load' 'pad_img_1_5_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1294 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_7 = load i5 %pad_img_1_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1294 'load' 'pad_img_1_6_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1295 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_7 = load i5 %pad_img_2_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1295 'load' 'pad_img_2_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1296 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_7 = load i5 %pad_img_2_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1296 'load' 'pad_img_2_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1297 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_7 = load i5 %pad_img_2_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1297 'load' 'pad_img_2_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1298 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_7 = load i5 %pad_img_2_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1298 'load' 'pad_img_2_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1299 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_7 = load i5 %pad_img_2_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1299 'load' 'pad_img_2_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1300 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_7 = load i5 %pad_img_2_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1300 'load' 'pad_img_2_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1301 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_7 = load i5 %pad_img_2_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1301 'load' 'pad_img_2_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1302 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_7 = load i5 %pad_img_3_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1302 'load' 'pad_img_3_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1303 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_7 = load i5 %pad_img_3_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1303 'load' 'pad_img_3_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1304 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_7 = load i5 %pad_img_3_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1304 'load' 'pad_img_3_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1305 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_7 = load i5 %pad_img_3_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1305 'load' 'pad_img_3_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1306 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_7 = load i5 %pad_img_3_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1306 'load' 'pad_img_3_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1307 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_7 = load i5 %pad_img_3_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1307 'load' 'pad_img_3_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1308 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_7 = load i5 %pad_img_3_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1308 'load' 'pad_img_3_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1309 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_7 = load i5 %pad_img_4_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1309 'load' 'pad_img_4_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1310 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_7 = load i5 %pad_img_4_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1310 'load' 'pad_img_4_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1311 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_7 = load i5 %pad_img_4_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1311 'load' 'pad_img_4_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1312 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_7 = load i5 %pad_img_4_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1312 'load' 'pad_img_4_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1313 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_7 = load i5 %pad_img_4_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1313 'load' 'pad_img_4_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1314 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_7 = load i5 %pad_img_4_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1314 'load' 'pad_img_4_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1315 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_7 = load i5 %pad_img_4_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1315 'load' 'pad_img_4_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1316 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_7 = load i5 %pad_img_5_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1316 'load' 'pad_img_5_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1317 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_7 = load i5 %pad_img_5_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1317 'load' 'pad_img_5_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1318 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_7 = load i5 %pad_img_5_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1318 'load' 'pad_img_5_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1319 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_7 = load i5 %pad_img_5_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1319 'load' 'pad_img_5_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1320 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_7 = load i5 %pad_img_5_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1320 'load' 'pad_img_5_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1321 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_7 = load i5 %pad_img_5_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1321 'load' 'pad_img_5_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1322 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_7 = load i5 %pad_img_5_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1322 'load' 'pad_img_5_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1323 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_7 = load i5 %pad_img_6_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1323 'load' 'pad_img_6_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1324 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_7 = load i5 %pad_img_6_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1324 'load' 'pad_img_6_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1325 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_7 = load i5 %pad_img_6_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1325 'load' 'pad_img_6_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1326 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_7 = load i5 %pad_img_6_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1326 'load' 'pad_img_6_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1327 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_7 = load i5 %pad_img_6_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1327 'load' 'pad_img_6_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1328 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_7 = load i5 %pad_img_6_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1328 'load' 'pad_img_6_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1329 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_7 = load i5 %pad_img_6_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1329 'load' 'pad_img_6_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1330 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_8 = load i5 %pad_img_0_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1330 'load' 'pad_img_0_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1331 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_8 = load i5 %pad_img_0_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1331 'load' 'pad_img_0_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1332 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_8 = load i5 %pad_img_0_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1332 'load' 'pad_img_0_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1333 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_8 = load i5 %pad_img_0_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1333 'load' 'pad_img_0_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1334 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_8 = load i5 %pad_img_0_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1334 'load' 'pad_img_0_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1335 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_8 = load i5 %pad_img_0_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1335 'load' 'pad_img_0_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1336 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_8 = load i5 %pad_img_0_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1336 'load' 'pad_img_0_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1337 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_8 = load i5 %pad_img_1_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1337 'load' 'pad_img_1_0_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1338 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_8 = load i5 %pad_img_1_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1338 'load' 'pad_img_1_1_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1339 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_8 = load i5 %pad_img_1_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1339 'load' 'pad_img_1_2_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1340 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_8 = load i5 %pad_img_1_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1340 'load' 'pad_img_1_3_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1341 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_8 = load i5 %pad_img_1_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1341 'load' 'pad_img_1_4_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1342 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_8 = load i5 %pad_img_1_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1342 'load' 'pad_img_1_5_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1343 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_8 = load i5 %pad_img_1_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1343 'load' 'pad_img_1_6_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1344 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_8 = load i5 %pad_img_2_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1344 'load' 'pad_img_2_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1345 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_8 = load i5 %pad_img_2_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1345 'load' 'pad_img_2_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1346 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_8 = load i5 %pad_img_2_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1346 'load' 'pad_img_2_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1347 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_8 = load i5 %pad_img_2_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1347 'load' 'pad_img_2_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1348 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_8 = load i5 %pad_img_2_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1348 'load' 'pad_img_2_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1349 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_8 = load i5 %pad_img_2_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1349 'load' 'pad_img_2_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1350 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_8 = load i5 %pad_img_2_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1350 'load' 'pad_img_2_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1351 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_8 = load i5 %pad_img_3_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1351 'load' 'pad_img_3_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1352 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_8 = load i5 %pad_img_3_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1352 'load' 'pad_img_3_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1353 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_8 = load i5 %pad_img_3_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1353 'load' 'pad_img_3_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1354 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_8 = load i5 %pad_img_3_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1354 'load' 'pad_img_3_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1355 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_8 = load i5 %pad_img_3_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1355 'load' 'pad_img_3_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1356 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_8 = load i5 %pad_img_3_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1356 'load' 'pad_img_3_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1357 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_8 = load i5 %pad_img_3_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1357 'load' 'pad_img_3_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1358 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_8 = load i5 %pad_img_4_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1358 'load' 'pad_img_4_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1359 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_8 = load i5 %pad_img_4_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1359 'load' 'pad_img_4_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1360 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_8 = load i5 %pad_img_4_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1360 'load' 'pad_img_4_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1361 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_8 = load i5 %pad_img_4_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1361 'load' 'pad_img_4_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1362 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_8 = load i5 %pad_img_4_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1362 'load' 'pad_img_4_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1363 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_8 = load i5 %pad_img_4_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1363 'load' 'pad_img_4_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1364 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_8 = load i5 %pad_img_4_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1364 'load' 'pad_img_4_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1365 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_8 = load i5 %pad_img_5_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1365 'load' 'pad_img_5_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1366 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_8 = load i5 %pad_img_5_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1366 'load' 'pad_img_5_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1367 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_8 = load i5 %pad_img_5_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1367 'load' 'pad_img_5_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1368 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_8 = load i5 %pad_img_5_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1368 'load' 'pad_img_5_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1369 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_8 = load i5 %pad_img_5_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1369 'load' 'pad_img_5_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1370 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_8 = load i5 %pad_img_5_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1370 'load' 'pad_img_5_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1371 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_8 = load i5 %pad_img_5_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1371 'load' 'pad_img_5_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1372 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_8 = load i5 %pad_img_6_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1372 'load' 'pad_img_6_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1373 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_8 = load i5 %pad_img_6_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1373 'load' 'pad_img_6_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1374 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_8 = load i5 %pad_img_6_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1374 'load' 'pad_img_6_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1375 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_8 = load i5 %pad_img_6_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1375 'load' 'pad_img_6_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1376 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_8 = load i5 %pad_img_6_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1376 'load' 'pad_img_6_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1377 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_8 = load i5 %pad_img_6_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1377 'load' 'pad_img_6_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1378 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_8 = load i5 %pad_img_6_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1378 'load' 'pad_img_6_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1379 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_9 = load i5 %pad_img_0_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1379 'load' 'pad_img_0_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1380 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_9 = load i5 %pad_img_0_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1380 'load' 'pad_img_0_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1381 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_9 = load i5 %pad_img_0_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1381 'load' 'pad_img_0_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1382 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_9 = load i5 %pad_img_0_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1382 'load' 'pad_img_0_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1383 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_9 = load i5 %pad_img_0_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1383 'load' 'pad_img_0_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1384 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_9 = load i5 %pad_img_0_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1384 'load' 'pad_img_0_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1385 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_9 = load i5 %pad_img_0_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1385 'load' 'pad_img_0_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1386 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_9 = load i5 %pad_img_1_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1386 'load' 'pad_img_1_0_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1387 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_9 = load i5 %pad_img_1_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1387 'load' 'pad_img_1_1_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1388 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_9 = load i5 %pad_img_1_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1388 'load' 'pad_img_1_2_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1389 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_9 = load i5 %pad_img_1_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1389 'load' 'pad_img_1_3_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1390 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_9 = load i5 %pad_img_1_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1390 'load' 'pad_img_1_4_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1391 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_9 = load i5 %pad_img_1_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1391 'load' 'pad_img_1_5_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1392 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_9 = load i5 %pad_img_1_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1392 'load' 'pad_img_1_6_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1393 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_9 = load i5 %pad_img_2_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1393 'load' 'pad_img_2_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1394 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_9 = load i5 %pad_img_2_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1394 'load' 'pad_img_2_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1395 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_9 = load i5 %pad_img_2_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1395 'load' 'pad_img_2_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1396 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_9 = load i5 %pad_img_2_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1396 'load' 'pad_img_2_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1397 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_9 = load i5 %pad_img_2_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1397 'load' 'pad_img_2_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1398 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_9 = load i5 %pad_img_2_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1398 'load' 'pad_img_2_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1399 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_9 = load i5 %pad_img_2_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1399 'load' 'pad_img_2_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1400 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_9 = load i5 %pad_img_3_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1400 'load' 'pad_img_3_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1401 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_9 = load i5 %pad_img_3_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1401 'load' 'pad_img_3_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1402 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_9 = load i5 %pad_img_3_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1402 'load' 'pad_img_3_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1403 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_9 = load i5 %pad_img_3_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1403 'load' 'pad_img_3_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1404 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_9 = load i5 %pad_img_3_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1404 'load' 'pad_img_3_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1405 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_9 = load i5 %pad_img_3_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1405 'load' 'pad_img_3_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1406 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_9 = load i5 %pad_img_3_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1406 'load' 'pad_img_3_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1407 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_9 = load i5 %pad_img_4_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1407 'load' 'pad_img_4_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1408 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_9 = load i5 %pad_img_4_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1408 'load' 'pad_img_4_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1409 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_9 = load i5 %pad_img_4_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1409 'load' 'pad_img_4_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1410 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_9 = load i5 %pad_img_4_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1410 'load' 'pad_img_4_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1411 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_9 = load i5 %pad_img_4_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1411 'load' 'pad_img_4_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1412 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_9 = load i5 %pad_img_4_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1412 'load' 'pad_img_4_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1413 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_9 = load i5 %pad_img_4_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1413 'load' 'pad_img_4_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1414 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_9 = load i5 %pad_img_5_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1414 'load' 'pad_img_5_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1415 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_9 = load i5 %pad_img_5_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1415 'load' 'pad_img_5_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1416 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_9 = load i5 %pad_img_5_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1416 'load' 'pad_img_5_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1417 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_9 = load i5 %pad_img_5_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1417 'load' 'pad_img_5_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1418 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_9 = load i5 %pad_img_5_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1418 'load' 'pad_img_5_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1419 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_9 = load i5 %pad_img_5_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1419 'load' 'pad_img_5_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1420 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_9 = load i5 %pad_img_5_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1420 'load' 'pad_img_5_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1421 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_9 = load i5 %pad_img_6_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1421 'load' 'pad_img_6_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1422 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_9 = load i5 %pad_img_6_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1422 'load' 'pad_img_6_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1423 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_9 = load i5 %pad_img_6_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1423 'load' 'pad_img_6_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1424 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_9 = load i5 %pad_img_6_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1424 'load' 'pad_img_6_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1425 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_9 = load i5 %pad_img_6_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1425 'load' 'pad_img_6_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1426 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_9 = load i5 %pad_img_6_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1426 'load' 'pad_img_6_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1427 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_9 = load i5 %pad_img_6_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1427 'load' 'pad_img_6_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1428 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_10 = load i5 %pad_img_0_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1428 'load' 'pad_img_0_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1429 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_10 = load i5 %pad_img_0_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1429 'load' 'pad_img_0_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1430 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_10 = load i5 %pad_img_0_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1430 'load' 'pad_img_0_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1431 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_10 = load i5 %pad_img_0_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1431 'load' 'pad_img_0_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1432 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_10 = load i5 %pad_img_0_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1432 'load' 'pad_img_0_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1433 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_10 = load i5 %pad_img_0_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1433 'load' 'pad_img_0_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1434 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_10 = load i5 %pad_img_0_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1434 'load' 'pad_img_0_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1435 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_10 = load i5 %pad_img_1_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1435 'load' 'pad_img_1_0_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1436 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_10 = load i5 %pad_img_1_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1436 'load' 'pad_img_1_1_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1437 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_10 = load i5 %pad_img_1_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1437 'load' 'pad_img_1_2_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1438 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_10 = load i5 %pad_img_1_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1438 'load' 'pad_img_1_3_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1439 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_10 = load i5 %pad_img_1_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1439 'load' 'pad_img_1_4_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1440 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_10 = load i5 %pad_img_1_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1440 'load' 'pad_img_1_5_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1441 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_10 = load i5 %pad_img_1_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1441 'load' 'pad_img_1_6_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1442 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_10 = load i5 %pad_img_2_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1442 'load' 'pad_img_2_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1443 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_10 = load i5 %pad_img_2_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1443 'load' 'pad_img_2_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1444 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_10 = load i5 %pad_img_2_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1444 'load' 'pad_img_2_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1445 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_10 = load i5 %pad_img_2_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1445 'load' 'pad_img_2_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1446 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_10 = load i5 %pad_img_2_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1446 'load' 'pad_img_2_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1447 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_10 = load i5 %pad_img_2_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1447 'load' 'pad_img_2_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1448 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_10 = load i5 %pad_img_2_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1448 'load' 'pad_img_2_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1449 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_10 = load i5 %pad_img_3_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1449 'load' 'pad_img_3_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1450 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_10 = load i5 %pad_img_3_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1450 'load' 'pad_img_3_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1451 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_10 = load i5 %pad_img_3_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1451 'load' 'pad_img_3_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1452 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_10 = load i5 %pad_img_3_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1452 'load' 'pad_img_3_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1453 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_10 = load i5 %pad_img_3_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1453 'load' 'pad_img_3_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1454 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_10 = load i5 %pad_img_3_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1454 'load' 'pad_img_3_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1455 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_10 = load i5 %pad_img_3_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1455 'load' 'pad_img_3_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1456 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_10 = load i5 %pad_img_4_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1456 'load' 'pad_img_4_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1457 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_10 = load i5 %pad_img_4_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1457 'load' 'pad_img_4_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1458 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_10 = load i5 %pad_img_4_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1458 'load' 'pad_img_4_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1459 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_10 = load i5 %pad_img_4_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1459 'load' 'pad_img_4_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1460 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_10 = load i5 %pad_img_4_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1460 'load' 'pad_img_4_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1461 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_10 = load i5 %pad_img_4_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1461 'load' 'pad_img_4_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1462 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_10 = load i5 %pad_img_4_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1462 'load' 'pad_img_4_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1463 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_10 = load i5 %pad_img_5_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1463 'load' 'pad_img_5_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1464 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_10 = load i5 %pad_img_5_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1464 'load' 'pad_img_5_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1465 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_10 = load i5 %pad_img_5_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1465 'load' 'pad_img_5_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1466 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_10 = load i5 %pad_img_5_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1466 'load' 'pad_img_5_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1467 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_10 = load i5 %pad_img_5_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1467 'load' 'pad_img_5_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1468 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_10 = load i5 %pad_img_5_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1468 'load' 'pad_img_5_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1469 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_10 = load i5 %pad_img_5_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1469 'load' 'pad_img_5_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1470 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_10 = load i5 %pad_img_6_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1470 'load' 'pad_img_6_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1471 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_10 = load i5 %pad_img_6_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1471 'load' 'pad_img_6_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1472 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_10 = load i5 %pad_img_6_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1472 'load' 'pad_img_6_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1473 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_10 = load i5 %pad_img_6_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1473 'load' 'pad_img_6_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1474 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_10 = load i5 %pad_img_6_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1474 'load' 'pad_img_6_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1475 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_10 = load i5 %pad_img_6_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1475 'load' 'pad_img_6_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1476 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_10 = load i5 %pad_img_6_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1476 'load' 'pad_img_6_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1477 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_11 = load i5 %pad_img_0_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1477 'load' 'pad_img_0_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1478 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_11 = load i5 %pad_img_0_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1478 'load' 'pad_img_0_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1479 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_11 = load i5 %pad_img_0_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1479 'load' 'pad_img_0_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1480 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_11 = load i5 %pad_img_0_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1480 'load' 'pad_img_0_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1481 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_11 = load i5 %pad_img_0_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1481 'load' 'pad_img_0_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1482 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_11 = load i5 %pad_img_0_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1482 'load' 'pad_img_0_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1483 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_11 = load i5 %pad_img_0_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1483 'load' 'pad_img_0_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1484 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_11 = load i5 %pad_img_1_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1484 'load' 'pad_img_1_0_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1485 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_11 = load i5 %pad_img_1_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1485 'load' 'pad_img_1_1_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1486 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_11 = load i5 %pad_img_1_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1486 'load' 'pad_img_1_2_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1487 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_11 = load i5 %pad_img_1_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1487 'load' 'pad_img_1_3_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1488 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_11 = load i5 %pad_img_1_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1488 'load' 'pad_img_1_4_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1489 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_11 = load i5 %pad_img_1_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1489 'load' 'pad_img_1_5_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1490 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_11 = load i5 %pad_img_1_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1490 'load' 'pad_img_1_6_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1491 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_11 = load i5 %pad_img_2_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1491 'load' 'pad_img_2_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1492 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_11 = load i5 %pad_img_2_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1492 'load' 'pad_img_2_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1493 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_11 = load i5 %pad_img_2_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1493 'load' 'pad_img_2_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1494 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_11 = load i5 %pad_img_2_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1494 'load' 'pad_img_2_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1495 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_11 = load i5 %pad_img_2_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1495 'load' 'pad_img_2_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1496 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_11 = load i5 %pad_img_2_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1496 'load' 'pad_img_2_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1497 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_11 = load i5 %pad_img_2_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1497 'load' 'pad_img_2_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1498 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_11 = load i5 %pad_img_3_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1498 'load' 'pad_img_3_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1499 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_11 = load i5 %pad_img_3_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1499 'load' 'pad_img_3_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1500 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_11 = load i5 %pad_img_3_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1500 'load' 'pad_img_3_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1501 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_11 = load i5 %pad_img_3_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1501 'load' 'pad_img_3_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1502 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_11 = load i5 %pad_img_3_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1502 'load' 'pad_img_3_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1503 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_11 = load i5 %pad_img_3_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1503 'load' 'pad_img_3_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1504 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_11 = load i5 %pad_img_3_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1504 'load' 'pad_img_3_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1505 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_11 = load i5 %pad_img_4_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1505 'load' 'pad_img_4_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1506 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_11 = load i5 %pad_img_4_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1506 'load' 'pad_img_4_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1507 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_11 = load i5 %pad_img_4_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1507 'load' 'pad_img_4_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1508 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_11 = load i5 %pad_img_4_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1508 'load' 'pad_img_4_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1509 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_11 = load i5 %pad_img_4_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1509 'load' 'pad_img_4_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1510 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_11 = load i5 %pad_img_4_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1510 'load' 'pad_img_4_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1511 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_11 = load i5 %pad_img_4_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1511 'load' 'pad_img_4_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1512 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_11 = load i5 %pad_img_5_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1512 'load' 'pad_img_5_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1513 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_11 = load i5 %pad_img_5_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1513 'load' 'pad_img_5_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1514 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_11 = load i5 %pad_img_5_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1514 'load' 'pad_img_5_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1515 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_11 = load i5 %pad_img_5_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1515 'load' 'pad_img_5_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1516 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_11 = load i5 %pad_img_5_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1516 'load' 'pad_img_5_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1517 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_11 = load i5 %pad_img_5_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1517 'load' 'pad_img_5_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1518 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_11 = load i5 %pad_img_5_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1518 'load' 'pad_img_5_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1519 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_11 = load i5 %pad_img_6_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1519 'load' 'pad_img_6_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1520 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_11 = load i5 %pad_img_6_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1520 'load' 'pad_img_6_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1521 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_11 = load i5 %pad_img_6_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1521 'load' 'pad_img_6_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1522 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_11 = load i5 %pad_img_6_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1522 'load' 'pad_img_6_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1523 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_11 = load i5 %pad_img_6_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1523 'load' 'pad_img_6_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1524 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_11 = load i5 %pad_img_6_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1524 'load' 'pad_img_6_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1525 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_11 = load i5 %pad_img_6_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1525 'load' 'pad_img_6_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1526 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_12 = load i5 %pad_img_0_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1526 'load' 'pad_img_0_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1527 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_12 = load i5 %pad_img_0_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1527 'load' 'pad_img_0_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1528 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_12 = load i5 %pad_img_0_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1528 'load' 'pad_img_0_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1529 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_12 = load i5 %pad_img_0_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1529 'load' 'pad_img_0_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1530 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_12 = load i5 %pad_img_0_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1530 'load' 'pad_img_0_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1531 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_12 = load i5 %pad_img_0_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1531 'load' 'pad_img_0_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1532 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_12 = load i5 %pad_img_0_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1532 'load' 'pad_img_0_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1533 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_12 = load i5 %pad_img_1_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1533 'load' 'pad_img_1_0_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1534 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_12 = load i5 %pad_img_1_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1534 'load' 'pad_img_1_1_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1535 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_12 = load i5 %pad_img_1_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1535 'load' 'pad_img_1_2_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1536 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_12 = load i5 %pad_img_1_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1536 'load' 'pad_img_1_3_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1537 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_12 = load i5 %pad_img_1_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1537 'load' 'pad_img_1_4_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1538 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_12 = load i5 %pad_img_1_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1538 'load' 'pad_img_1_5_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1539 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_12 = load i5 %pad_img_1_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1539 'load' 'pad_img_1_6_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1540 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_12 = load i5 %pad_img_2_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1540 'load' 'pad_img_2_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1541 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_12 = load i5 %pad_img_2_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1541 'load' 'pad_img_2_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1542 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_12 = load i5 %pad_img_2_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1542 'load' 'pad_img_2_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1543 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_12 = load i5 %pad_img_2_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1543 'load' 'pad_img_2_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1544 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_12 = load i5 %pad_img_2_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1544 'load' 'pad_img_2_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1545 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_12 = load i5 %pad_img_2_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1545 'load' 'pad_img_2_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1546 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_12 = load i5 %pad_img_2_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1546 'load' 'pad_img_2_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1547 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_12 = load i5 %pad_img_3_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1547 'load' 'pad_img_3_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1548 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_12 = load i5 %pad_img_3_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1548 'load' 'pad_img_3_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1549 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_12 = load i5 %pad_img_3_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1549 'load' 'pad_img_3_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1550 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_12 = load i5 %pad_img_3_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1550 'load' 'pad_img_3_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1551 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_12 = load i5 %pad_img_3_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1551 'load' 'pad_img_3_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1552 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_12 = load i5 %pad_img_3_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1552 'load' 'pad_img_3_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1553 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_12 = load i5 %pad_img_3_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1553 'load' 'pad_img_3_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1554 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_12 = load i5 %pad_img_4_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1554 'load' 'pad_img_4_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1555 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_12 = load i5 %pad_img_4_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1555 'load' 'pad_img_4_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1556 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_12 = load i5 %pad_img_4_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1556 'load' 'pad_img_4_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1557 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_12 = load i5 %pad_img_4_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1557 'load' 'pad_img_4_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1558 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_12 = load i5 %pad_img_4_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1558 'load' 'pad_img_4_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1559 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_12 = load i5 %pad_img_4_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1559 'load' 'pad_img_4_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1560 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_12 = load i5 %pad_img_4_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1560 'load' 'pad_img_4_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1561 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_12 = load i5 %pad_img_5_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1561 'load' 'pad_img_5_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1562 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_12 = load i5 %pad_img_5_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1562 'load' 'pad_img_5_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1563 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_12 = load i5 %pad_img_5_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1563 'load' 'pad_img_5_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1564 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_12 = load i5 %pad_img_5_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1564 'load' 'pad_img_5_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1565 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_12 = load i5 %pad_img_5_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1565 'load' 'pad_img_5_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1566 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_12 = load i5 %pad_img_5_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1566 'load' 'pad_img_5_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1567 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_12 = load i5 %pad_img_5_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1567 'load' 'pad_img_5_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1568 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_12 = load i5 %pad_img_6_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1568 'load' 'pad_img_6_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1569 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_12 = load i5 %pad_img_6_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1569 'load' 'pad_img_6_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1570 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_12 = load i5 %pad_img_6_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1570 'load' 'pad_img_6_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1571 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_12 = load i5 %pad_img_6_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1571 'load' 'pad_img_6_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1572 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_12 = load i5 %pad_img_6_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1572 'load' 'pad_img_6_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1573 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_12 = load i5 %pad_img_6_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1573 'load' 'pad_img_6_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1574 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_12 = load i5 %pad_img_6_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1574 'load' 'pad_img_6_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1575 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_13 = load i5 %pad_img_0_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1575 'load' 'pad_img_0_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1576 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_13 = load i5 %pad_img_0_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1576 'load' 'pad_img_0_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1577 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_13 = load i5 %pad_img_0_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1577 'load' 'pad_img_0_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1578 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_13 = load i5 %pad_img_0_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1578 'load' 'pad_img_0_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1579 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_13 = load i5 %pad_img_0_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1579 'load' 'pad_img_0_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1580 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_13 = load i5 %pad_img_0_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1580 'load' 'pad_img_0_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1581 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_13 = load i5 %pad_img_0_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1581 'load' 'pad_img_0_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1582 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_13 = load i5 %pad_img_1_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1582 'load' 'pad_img_1_0_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1583 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_13 = load i5 %pad_img_1_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1583 'load' 'pad_img_1_1_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1584 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_13 = load i5 %pad_img_1_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1584 'load' 'pad_img_1_2_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1585 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_13 = load i5 %pad_img_1_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1585 'load' 'pad_img_1_3_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1586 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_13 = load i5 %pad_img_1_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1586 'load' 'pad_img_1_4_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1587 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_13 = load i5 %pad_img_1_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1587 'load' 'pad_img_1_5_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1588 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_13 = load i5 %pad_img_1_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1588 'load' 'pad_img_1_6_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1589 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_13 = load i5 %pad_img_2_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1589 'load' 'pad_img_2_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1590 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_13 = load i5 %pad_img_2_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1590 'load' 'pad_img_2_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1591 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_13 = load i5 %pad_img_2_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1591 'load' 'pad_img_2_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1592 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_13 = load i5 %pad_img_2_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1592 'load' 'pad_img_2_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1593 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_13 = load i5 %pad_img_2_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1593 'load' 'pad_img_2_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1594 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_13 = load i5 %pad_img_2_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1594 'load' 'pad_img_2_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1595 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_13 = load i5 %pad_img_2_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1595 'load' 'pad_img_2_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1596 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_13 = load i5 %pad_img_3_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1596 'load' 'pad_img_3_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1597 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_13 = load i5 %pad_img_3_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1597 'load' 'pad_img_3_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1598 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_13 = load i5 %pad_img_3_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1598 'load' 'pad_img_3_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1599 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_13 = load i5 %pad_img_3_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1599 'load' 'pad_img_3_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1600 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_13 = load i5 %pad_img_3_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1600 'load' 'pad_img_3_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1601 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_13 = load i5 %pad_img_3_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1601 'load' 'pad_img_3_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1602 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_13 = load i5 %pad_img_3_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1602 'load' 'pad_img_3_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1603 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_13 = load i5 %pad_img_4_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1603 'load' 'pad_img_4_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1604 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_13 = load i5 %pad_img_4_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1604 'load' 'pad_img_4_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1605 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_13 = load i5 %pad_img_4_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1605 'load' 'pad_img_4_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1606 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_13 = load i5 %pad_img_4_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1606 'load' 'pad_img_4_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1607 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_13 = load i5 %pad_img_4_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1607 'load' 'pad_img_4_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1608 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_13 = load i5 %pad_img_4_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1608 'load' 'pad_img_4_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1609 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_13 = load i5 %pad_img_4_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1609 'load' 'pad_img_4_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1610 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_13 = load i5 %pad_img_5_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1610 'load' 'pad_img_5_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1611 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_13 = load i5 %pad_img_5_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1611 'load' 'pad_img_5_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1612 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_13 = load i5 %pad_img_5_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1612 'load' 'pad_img_5_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1613 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_13 = load i5 %pad_img_5_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1613 'load' 'pad_img_5_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1614 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_13 = load i5 %pad_img_5_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1614 'load' 'pad_img_5_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1615 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_13 = load i5 %pad_img_5_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1615 'load' 'pad_img_5_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1616 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_13 = load i5 %pad_img_5_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1616 'load' 'pad_img_5_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1617 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_13 = load i5 %pad_img_6_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1617 'load' 'pad_img_6_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1618 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_13 = load i5 %pad_img_6_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1618 'load' 'pad_img_6_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1619 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_13 = load i5 %pad_img_6_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1619 'load' 'pad_img_6_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1620 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_13 = load i5 %pad_img_6_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1620 'load' 'pad_img_6_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1621 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_13 = load i5 %pad_img_6_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1621 'load' 'pad_img_6_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1622 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_13 = load i5 %pad_img_6_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1622 'load' 'pad_img_6_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1623 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_13 = load i5 %pad_img_6_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1623 'load' 'pad_img_6_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i3 %tmp_353" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 1624 'zext' 'zext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_2161 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp_353, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1625 'bitconcatenate' 'tmp_2161' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1626 [1/1] (1.78ns)   --->   "%add_ln39_16 = add i5 %tmp_2161, i5 %zext_ln38_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1626 'add' 'add_ln39_16' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1627 [1/1] (1.78ns)   --->   "%add_ln39_17 = add i5 %add_ln39_16, i5 %zext_ln38_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1627 'add' 'add_ln39_17' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln39_93 = zext i5 %add_ln39_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1628 'zext' 'zext_ln39_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1629 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_14 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1629 'getelementptr' 'pad_img_0_0_addr_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1630 [1/1] (1.78ns)   --->   "%add_ln39_18 = add i5 %add_ln39_16, i5 %zext_ln39_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1630 'add' 'add_ln39_18' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln39_94 = zext i5 %add_ln39_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1631 'zext' 'zext_ln39_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1632 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_15 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1632 'getelementptr' 'pad_img_0_0_addr_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1633 [1/1] (1.78ns)   --->   "%add_ln39_19 = add i5 %add_ln39_16, i5 %zext_ln39_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1633 'add' 'add_ln39_19' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln39_95 = zext i5 %add_ln39_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1634 'zext' 'zext_ln39_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1635 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_16 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1635 'getelementptr' 'pad_img_0_0_addr_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1636 [1/1] (1.78ns)   --->   "%add_ln39_20 = add i5 %add_ln39_16, i5 %zext_ln39_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1636 'add' 'add_ln39_20' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln39_96 = zext i5 %add_ln39_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1637 'zext' 'zext_ln39_96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1638 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_17 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1638 'getelementptr' 'pad_img_0_0_addr_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1639 [1/1] (1.78ns)   --->   "%add_ln39_21 = add i5 %add_ln39_16, i5 %zext_ln39_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1639 'add' 'add_ln39_21' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln39_97 = zext i5 %add_ln39_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1640 'zext' 'zext_ln39_97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1641 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_18 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1641 'getelementptr' 'pad_img_0_0_addr_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1642 [1/1] (1.78ns)   --->   "%add_ln39_22 = add i5 %add_ln39_16, i5 %zext_ln39_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1642 'add' 'add_ln39_22' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln39_98 = zext i5 %add_ln39_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1643 'zext' 'zext_ln39_98' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1644 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_19 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1644 'getelementptr' 'pad_img_0_0_addr_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1645 [1/1] (1.78ns)   --->   "%add_ln39_23 = add i5 %add_ln39_16, i5 %zext_ln39_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1645 'add' 'add_ln39_23' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln39_99 = zext i5 %add_ln39_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1646 'zext' 'zext_ln39_99' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1647 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_20 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1647 'getelementptr' 'pad_img_0_0_addr_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1648 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_14 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1648 'getelementptr' 'pad_img_0_1_addr_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1649 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_15 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1649 'getelementptr' 'pad_img_0_1_addr_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1650 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_16 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1650 'getelementptr' 'pad_img_0_1_addr_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1651 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_17 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1651 'getelementptr' 'pad_img_0_1_addr_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1652 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_18 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1652 'getelementptr' 'pad_img_0_1_addr_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1653 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_19 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1653 'getelementptr' 'pad_img_0_1_addr_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1654 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_20 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1654 'getelementptr' 'pad_img_0_1_addr_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1655 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_14 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1655 'getelementptr' 'pad_img_0_2_addr_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1656 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_15 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1656 'getelementptr' 'pad_img_0_2_addr_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1657 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_16 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1657 'getelementptr' 'pad_img_0_2_addr_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1658 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_17 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1658 'getelementptr' 'pad_img_0_2_addr_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1659 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_18 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1659 'getelementptr' 'pad_img_0_2_addr_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1660 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_19 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1660 'getelementptr' 'pad_img_0_2_addr_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1661 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_20 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1661 'getelementptr' 'pad_img_0_2_addr_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1662 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_14 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1662 'getelementptr' 'pad_img_0_3_addr_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1663 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_15 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1663 'getelementptr' 'pad_img_0_3_addr_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1664 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_16 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1664 'getelementptr' 'pad_img_0_3_addr_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1665 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_17 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1665 'getelementptr' 'pad_img_0_3_addr_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1666 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_18 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1666 'getelementptr' 'pad_img_0_3_addr_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1667 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_19 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1667 'getelementptr' 'pad_img_0_3_addr_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1668 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_20 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1668 'getelementptr' 'pad_img_0_3_addr_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1669 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_14 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1669 'getelementptr' 'pad_img_0_4_addr_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1670 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_15 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1670 'getelementptr' 'pad_img_0_4_addr_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1671 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_16 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1671 'getelementptr' 'pad_img_0_4_addr_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1672 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_17 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1672 'getelementptr' 'pad_img_0_4_addr_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1673 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_18 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1673 'getelementptr' 'pad_img_0_4_addr_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1674 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_19 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1674 'getelementptr' 'pad_img_0_4_addr_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1675 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_20 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1675 'getelementptr' 'pad_img_0_4_addr_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1676 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_14 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1676 'getelementptr' 'pad_img_0_5_addr_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1677 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_15 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1677 'getelementptr' 'pad_img_0_5_addr_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1678 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_16 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1678 'getelementptr' 'pad_img_0_5_addr_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1679 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_17 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1679 'getelementptr' 'pad_img_0_5_addr_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1680 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_18 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1680 'getelementptr' 'pad_img_0_5_addr_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1681 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_19 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1681 'getelementptr' 'pad_img_0_5_addr_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1682 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_20 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1682 'getelementptr' 'pad_img_0_5_addr_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1683 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_14 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1683 'getelementptr' 'pad_img_0_6_addr_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1684 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_15 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1684 'getelementptr' 'pad_img_0_6_addr_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1685 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_16 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1685 'getelementptr' 'pad_img_0_6_addr_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1686 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_17 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1686 'getelementptr' 'pad_img_0_6_addr_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1687 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_18 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1687 'getelementptr' 'pad_img_0_6_addr_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1688 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_19 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1688 'getelementptr' 'pad_img_0_6_addr_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1689 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_20 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1689 'getelementptr' 'pad_img_0_6_addr_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 1690 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_14 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1690 'getelementptr' 'pad_img_1_0_addr_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1691 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_15 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1691 'getelementptr' 'pad_img_1_0_addr_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1692 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_16 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1692 'getelementptr' 'pad_img_1_0_addr_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1693 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_17 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1693 'getelementptr' 'pad_img_1_0_addr_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1694 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_18 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1694 'getelementptr' 'pad_img_1_0_addr_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1695 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_19 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1695 'getelementptr' 'pad_img_1_0_addr_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1696 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_20 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1696 'getelementptr' 'pad_img_1_0_addr_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1697 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_14 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1697 'getelementptr' 'pad_img_1_1_addr_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1698 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_15 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1698 'getelementptr' 'pad_img_1_1_addr_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1699 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_16 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1699 'getelementptr' 'pad_img_1_1_addr_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1700 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_17 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1700 'getelementptr' 'pad_img_1_1_addr_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1701 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_18 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1701 'getelementptr' 'pad_img_1_1_addr_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1702 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_19 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1702 'getelementptr' 'pad_img_1_1_addr_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1703 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_20 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1703 'getelementptr' 'pad_img_1_1_addr_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1704 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_14 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1704 'getelementptr' 'pad_img_1_2_addr_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1705 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_15 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1705 'getelementptr' 'pad_img_1_2_addr_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1706 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_16 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1706 'getelementptr' 'pad_img_1_2_addr_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1707 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_17 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1707 'getelementptr' 'pad_img_1_2_addr_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1708 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_18 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1708 'getelementptr' 'pad_img_1_2_addr_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1709 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_19 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1709 'getelementptr' 'pad_img_1_2_addr_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1710 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_20 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1710 'getelementptr' 'pad_img_1_2_addr_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1711 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_14 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1711 'getelementptr' 'pad_img_1_3_addr_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1712 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_15 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1712 'getelementptr' 'pad_img_1_3_addr_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1713 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_16 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1713 'getelementptr' 'pad_img_1_3_addr_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1714 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_17 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1714 'getelementptr' 'pad_img_1_3_addr_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1715 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_18 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1715 'getelementptr' 'pad_img_1_3_addr_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1716 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_19 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1716 'getelementptr' 'pad_img_1_3_addr_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1717 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_20 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1717 'getelementptr' 'pad_img_1_3_addr_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1718 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_14 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1718 'getelementptr' 'pad_img_1_4_addr_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1719 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_15 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1719 'getelementptr' 'pad_img_1_4_addr_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1720 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_16 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1720 'getelementptr' 'pad_img_1_4_addr_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1721 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_17 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1721 'getelementptr' 'pad_img_1_4_addr_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1722 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_18 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1722 'getelementptr' 'pad_img_1_4_addr_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1723 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_19 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1723 'getelementptr' 'pad_img_1_4_addr_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1724 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_20 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1724 'getelementptr' 'pad_img_1_4_addr_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1725 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_14 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1725 'getelementptr' 'pad_img_1_5_addr_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1726 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_15 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1726 'getelementptr' 'pad_img_1_5_addr_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1727 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_16 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1727 'getelementptr' 'pad_img_1_5_addr_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1728 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_17 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1728 'getelementptr' 'pad_img_1_5_addr_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1729 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_18 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1729 'getelementptr' 'pad_img_1_5_addr_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1730 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_19 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1730 'getelementptr' 'pad_img_1_5_addr_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1731 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_20 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1731 'getelementptr' 'pad_img_1_5_addr_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1732 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_14 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1732 'getelementptr' 'pad_img_1_6_addr_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1733 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_15 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1733 'getelementptr' 'pad_img_1_6_addr_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1734 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_16 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1734 'getelementptr' 'pad_img_1_6_addr_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1735 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_17 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1735 'getelementptr' 'pad_img_1_6_addr_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1736 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_18 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1736 'getelementptr' 'pad_img_1_6_addr_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1737 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_19 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1737 'getelementptr' 'pad_img_1_6_addr_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1738 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_20 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1738 'getelementptr' 'pad_img_1_6_addr_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 1739 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_14 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1739 'getelementptr' 'pad_img_2_0_addr_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1740 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_15 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1740 'getelementptr' 'pad_img_2_0_addr_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1741 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_16 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1741 'getelementptr' 'pad_img_2_0_addr_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1742 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_17 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1742 'getelementptr' 'pad_img_2_0_addr_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1743 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_18 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1743 'getelementptr' 'pad_img_2_0_addr_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1744 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_19 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1744 'getelementptr' 'pad_img_2_0_addr_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1745 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_20 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1745 'getelementptr' 'pad_img_2_0_addr_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1746 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_14 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1746 'getelementptr' 'pad_img_2_1_addr_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1747 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_15 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1747 'getelementptr' 'pad_img_2_1_addr_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1748 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_16 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1748 'getelementptr' 'pad_img_2_1_addr_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1749 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_17 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1749 'getelementptr' 'pad_img_2_1_addr_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1750 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_18 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1750 'getelementptr' 'pad_img_2_1_addr_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1751 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_19 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1751 'getelementptr' 'pad_img_2_1_addr_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1752 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_20 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1752 'getelementptr' 'pad_img_2_1_addr_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1753 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_14 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1753 'getelementptr' 'pad_img_2_2_addr_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1754 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_15 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1754 'getelementptr' 'pad_img_2_2_addr_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1755 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_16 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1755 'getelementptr' 'pad_img_2_2_addr_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1756 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_17 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1756 'getelementptr' 'pad_img_2_2_addr_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1757 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_18 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1757 'getelementptr' 'pad_img_2_2_addr_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1758 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_19 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1758 'getelementptr' 'pad_img_2_2_addr_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1759 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_20 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1759 'getelementptr' 'pad_img_2_2_addr_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1760 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_14 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1760 'getelementptr' 'pad_img_2_3_addr_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1761 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_15 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1761 'getelementptr' 'pad_img_2_3_addr_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1762 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_16 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1762 'getelementptr' 'pad_img_2_3_addr_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1763 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_17 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1763 'getelementptr' 'pad_img_2_3_addr_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1764 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_18 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1764 'getelementptr' 'pad_img_2_3_addr_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1765 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_19 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1765 'getelementptr' 'pad_img_2_3_addr_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1766 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_20 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1766 'getelementptr' 'pad_img_2_3_addr_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1767 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_14 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1767 'getelementptr' 'pad_img_2_4_addr_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1768 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_15 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1768 'getelementptr' 'pad_img_2_4_addr_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1769 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_16 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1769 'getelementptr' 'pad_img_2_4_addr_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1770 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_17 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1770 'getelementptr' 'pad_img_2_4_addr_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1771 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_18 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1771 'getelementptr' 'pad_img_2_4_addr_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1772 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_19 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1772 'getelementptr' 'pad_img_2_4_addr_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1773 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_20 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1773 'getelementptr' 'pad_img_2_4_addr_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1774 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_14 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1774 'getelementptr' 'pad_img_2_5_addr_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1775 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_15 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1775 'getelementptr' 'pad_img_2_5_addr_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1776 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_16 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1776 'getelementptr' 'pad_img_2_5_addr_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1777 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_17 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1777 'getelementptr' 'pad_img_2_5_addr_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1778 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_18 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1778 'getelementptr' 'pad_img_2_5_addr_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1779 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_19 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1779 'getelementptr' 'pad_img_2_5_addr_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1780 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_20 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1780 'getelementptr' 'pad_img_2_5_addr_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1781 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_14 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1781 'getelementptr' 'pad_img_2_6_addr_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 1782 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_15 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1782 'getelementptr' 'pad_img_2_6_addr_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 1783 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_16 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1783 'getelementptr' 'pad_img_2_6_addr_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 1784 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_17 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1784 'getelementptr' 'pad_img_2_6_addr_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 1785 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_18 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1785 'getelementptr' 'pad_img_2_6_addr_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 1786 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_19 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1786 'getelementptr' 'pad_img_2_6_addr_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 1787 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_20 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1787 'getelementptr' 'pad_img_2_6_addr_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 1788 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_14 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1788 'getelementptr' 'pad_img_3_0_addr_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1789 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_15 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1789 'getelementptr' 'pad_img_3_0_addr_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1790 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_16 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1790 'getelementptr' 'pad_img_3_0_addr_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1791 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_17 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1791 'getelementptr' 'pad_img_3_0_addr_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1792 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_18 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1792 'getelementptr' 'pad_img_3_0_addr_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1793 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_19 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1793 'getelementptr' 'pad_img_3_0_addr_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1794 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_20 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1794 'getelementptr' 'pad_img_3_0_addr_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1795 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_14 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1795 'getelementptr' 'pad_img_3_1_addr_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1796 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_15 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1796 'getelementptr' 'pad_img_3_1_addr_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1797 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_16 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1797 'getelementptr' 'pad_img_3_1_addr_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1798 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_17 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1798 'getelementptr' 'pad_img_3_1_addr_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1799 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_18 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1799 'getelementptr' 'pad_img_3_1_addr_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1800 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_19 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1800 'getelementptr' 'pad_img_3_1_addr_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1801 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_20 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1801 'getelementptr' 'pad_img_3_1_addr_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1802 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_14 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1802 'getelementptr' 'pad_img_3_2_addr_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1803 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_15 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1803 'getelementptr' 'pad_img_3_2_addr_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1804 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_16 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1804 'getelementptr' 'pad_img_3_2_addr_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1805 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_17 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1805 'getelementptr' 'pad_img_3_2_addr_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1806 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_18 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1806 'getelementptr' 'pad_img_3_2_addr_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1807 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_19 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1807 'getelementptr' 'pad_img_3_2_addr_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1808 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_20 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1808 'getelementptr' 'pad_img_3_2_addr_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1809 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_14 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1809 'getelementptr' 'pad_img_3_3_addr_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1810 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_15 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1810 'getelementptr' 'pad_img_3_3_addr_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1811 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_16 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1811 'getelementptr' 'pad_img_3_3_addr_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1812 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_17 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1812 'getelementptr' 'pad_img_3_3_addr_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1813 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_18 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1813 'getelementptr' 'pad_img_3_3_addr_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1814 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_19 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1814 'getelementptr' 'pad_img_3_3_addr_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1815 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_20 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1815 'getelementptr' 'pad_img_3_3_addr_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1816 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_14 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1816 'getelementptr' 'pad_img_3_4_addr_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1817 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_15 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1817 'getelementptr' 'pad_img_3_4_addr_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1818 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_16 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1818 'getelementptr' 'pad_img_3_4_addr_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1819 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_17 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1819 'getelementptr' 'pad_img_3_4_addr_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1820 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_18 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1820 'getelementptr' 'pad_img_3_4_addr_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1821 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_19 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1821 'getelementptr' 'pad_img_3_4_addr_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1822 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_20 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1822 'getelementptr' 'pad_img_3_4_addr_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1823 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_14 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1823 'getelementptr' 'pad_img_3_5_addr_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1824 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_15 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1824 'getelementptr' 'pad_img_3_5_addr_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1825 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_16 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1825 'getelementptr' 'pad_img_3_5_addr_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1826 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_17 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1826 'getelementptr' 'pad_img_3_5_addr_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1827 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_18 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1827 'getelementptr' 'pad_img_3_5_addr_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1828 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_19 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1828 'getelementptr' 'pad_img_3_5_addr_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1829 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_20 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1829 'getelementptr' 'pad_img_3_5_addr_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1830 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_14 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1830 'getelementptr' 'pad_img_3_6_addr_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1831 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_15 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1831 'getelementptr' 'pad_img_3_6_addr_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1832 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_16 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1832 'getelementptr' 'pad_img_3_6_addr_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1833 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_17 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1833 'getelementptr' 'pad_img_3_6_addr_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1834 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_18 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1834 'getelementptr' 'pad_img_3_6_addr_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1835 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_19 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1835 'getelementptr' 'pad_img_3_6_addr_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1836 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_20 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1836 'getelementptr' 'pad_img_3_6_addr_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 1837 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_14 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1837 'getelementptr' 'pad_img_4_0_addr_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1838 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_15 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1838 'getelementptr' 'pad_img_4_0_addr_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1839 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_16 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1839 'getelementptr' 'pad_img_4_0_addr_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1840 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_17 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1840 'getelementptr' 'pad_img_4_0_addr_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1841 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_18 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1841 'getelementptr' 'pad_img_4_0_addr_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1842 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_19 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1842 'getelementptr' 'pad_img_4_0_addr_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1843 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_20 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1843 'getelementptr' 'pad_img_4_0_addr_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1844 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_14 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1844 'getelementptr' 'pad_img_4_1_addr_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1845 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_15 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1845 'getelementptr' 'pad_img_4_1_addr_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1846 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_16 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1846 'getelementptr' 'pad_img_4_1_addr_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1847 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_17 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1847 'getelementptr' 'pad_img_4_1_addr_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1848 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_18 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1848 'getelementptr' 'pad_img_4_1_addr_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1849 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_19 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1849 'getelementptr' 'pad_img_4_1_addr_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1850 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_20 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1850 'getelementptr' 'pad_img_4_1_addr_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1851 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_14 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1851 'getelementptr' 'pad_img_4_2_addr_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1852 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_15 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1852 'getelementptr' 'pad_img_4_2_addr_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1853 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_16 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1853 'getelementptr' 'pad_img_4_2_addr_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1854 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_17 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1854 'getelementptr' 'pad_img_4_2_addr_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1855 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_18 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1855 'getelementptr' 'pad_img_4_2_addr_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1856 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_19 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1856 'getelementptr' 'pad_img_4_2_addr_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1857 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_20 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1857 'getelementptr' 'pad_img_4_2_addr_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1858 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_14 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1858 'getelementptr' 'pad_img_4_3_addr_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1859 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_15 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1859 'getelementptr' 'pad_img_4_3_addr_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1860 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_16 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1860 'getelementptr' 'pad_img_4_3_addr_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1861 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_17 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1861 'getelementptr' 'pad_img_4_3_addr_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1862 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_18 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1862 'getelementptr' 'pad_img_4_3_addr_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1863 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_19 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1863 'getelementptr' 'pad_img_4_3_addr_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1864 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_20 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1864 'getelementptr' 'pad_img_4_3_addr_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1865 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_14 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1865 'getelementptr' 'pad_img_4_4_addr_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1866 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_15 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1866 'getelementptr' 'pad_img_4_4_addr_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1867 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_16 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1867 'getelementptr' 'pad_img_4_4_addr_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1868 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_17 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1868 'getelementptr' 'pad_img_4_4_addr_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1869 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_18 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1869 'getelementptr' 'pad_img_4_4_addr_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1870 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_19 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1870 'getelementptr' 'pad_img_4_4_addr_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1871 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_20 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1871 'getelementptr' 'pad_img_4_4_addr_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1872 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_14 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1872 'getelementptr' 'pad_img_4_5_addr_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1873 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_15 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1873 'getelementptr' 'pad_img_4_5_addr_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1874 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_16 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1874 'getelementptr' 'pad_img_4_5_addr_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1875 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_17 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1875 'getelementptr' 'pad_img_4_5_addr_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1876 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_18 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1876 'getelementptr' 'pad_img_4_5_addr_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1877 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_19 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1877 'getelementptr' 'pad_img_4_5_addr_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1878 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_20 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1878 'getelementptr' 'pad_img_4_5_addr_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1879 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_14 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1879 'getelementptr' 'pad_img_4_6_addr_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1880 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_15 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1880 'getelementptr' 'pad_img_4_6_addr_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1881 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_16 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1881 'getelementptr' 'pad_img_4_6_addr_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1882 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_17 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1882 'getelementptr' 'pad_img_4_6_addr_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1883 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_18 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1883 'getelementptr' 'pad_img_4_6_addr_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1884 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_19 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1884 'getelementptr' 'pad_img_4_6_addr_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1885 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_20 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1885 'getelementptr' 'pad_img_4_6_addr_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 1886 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_14 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1886 'getelementptr' 'pad_img_5_0_addr_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1887 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_15 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1887 'getelementptr' 'pad_img_5_0_addr_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1888 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_16 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1888 'getelementptr' 'pad_img_5_0_addr_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1889 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_17 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1889 'getelementptr' 'pad_img_5_0_addr_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1890 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_18 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1890 'getelementptr' 'pad_img_5_0_addr_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1891 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_19 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1891 'getelementptr' 'pad_img_5_0_addr_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1892 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_20 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1892 'getelementptr' 'pad_img_5_0_addr_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1893 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_14 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1893 'getelementptr' 'pad_img_5_1_addr_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1894 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_15 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1894 'getelementptr' 'pad_img_5_1_addr_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1895 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_16 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1895 'getelementptr' 'pad_img_5_1_addr_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1896 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_17 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1896 'getelementptr' 'pad_img_5_1_addr_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1897 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_18 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1897 'getelementptr' 'pad_img_5_1_addr_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1898 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_19 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1898 'getelementptr' 'pad_img_5_1_addr_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1899 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_20 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1899 'getelementptr' 'pad_img_5_1_addr_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1900 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_14 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1900 'getelementptr' 'pad_img_5_2_addr_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1901 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_15 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1901 'getelementptr' 'pad_img_5_2_addr_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1902 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_16 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1902 'getelementptr' 'pad_img_5_2_addr_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1903 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_17 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1903 'getelementptr' 'pad_img_5_2_addr_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1904 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_18 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1904 'getelementptr' 'pad_img_5_2_addr_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1905 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_19 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1905 'getelementptr' 'pad_img_5_2_addr_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1906 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_20 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1906 'getelementptr' 'pad_img_5_2_addr_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1907 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_14 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1907 'getelementptr' 'pad_img_5_3_addr_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1908 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_15 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1908 'getelementptr' 'pad_img_5_3_addr_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1909 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_16 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1909 'getelementptr' 'pad_img_5_3_addr_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1910 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_17 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1910 'getelementptr' 'pad_img_5_3_addr_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1911 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_18 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1911 'getelementptr' 'pad_img_5_3_addr_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1912 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_19 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1912 'getelementptr' 'pad_img_5_3_addr_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1913 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_20 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1913 'getelementptr' 'pad_img_5_3_addr_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1914 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_14 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1914 'getelementptr' 'pad_img_5_4_addr_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1915 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_15 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1915 'getelementptr' 'pad_img_5_4_addr_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1916 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_16 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1916 'getelementptr' 'pad_img_5_4_addr_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1917 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_17 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1917 'getelementptr' 'pad_img_5_4_addr_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1918 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_18 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1918 'getelementptr' 'pad_img_5_4_addr_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1919 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_19 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1919 'getelementptr' 'pad_img_5_4_addr_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1920 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_20 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1920 'getelementptr' 'pad_img_5_4_addr_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1921 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_14 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1921 'getelementptr' 'pad_img_5_5_addr_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1922 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_15 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1922 'getelementptr' 'pad_img_5_5_addr_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1923 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_16 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1923 'getelementptr' 'pad_img_5_5_addr_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1924 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_17 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1924 'getelementptr' 'pad_img_5_5_addr_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1925 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_18 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1925 'getelementptr' 'pad_img_5_5_addr_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1926 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_19 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1926 'getelementptr' 'pad_img_5_5_addr_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1927 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_20 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1927 'getelementptr' 'pad_img_5_5_addr_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1928 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_14 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1928 'getelementptr' 'pad_img_5_6_addr_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1929 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_15 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1929 'getelementptr' 'pad_img_5_6_addr_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1930 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_16 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1930 'getelementptr' 'pad_img_5_6_addr_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1931 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_17 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1931 'getelementptr' 'pad_img_5_6_addr_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1932 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_18 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1932 'getelementptr' 'pad_img_5_6_addr_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1933 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_19 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1933 'getelementptr' 'pad_img_5_6_addr_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1934 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_20 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1934 'getelementptr' 'pad_img_5_6_addr_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 1935 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_14 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1935 'getelementptr' 'pad_img_6_0_addr_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1936 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_15 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1936 'getelementptr' 'pad_img_6_0_addr_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1937 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_16 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1937 'getelementptr' 'pad_img_6_0_addr_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1938 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_17 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1938 'getelementptr' 'pad_img_6_0_addr_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1939 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_18 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1939 'getelementptr' 'pad_img_6_0_addr_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1940 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_19 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1940 'getelementptr' 'pad_img_6_0_addr_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1941 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_20 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1941 'getelementptr' 'pad_img_6_0_addr_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1942 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_14 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1942 'getelementptr' 'pad_img_6_1_addr_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1943 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_15 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1943 'getelementptr' 'pad_img_6_1_addr_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1944 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_16 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1944 'getelementptr' 'pad_img_6_1_addr_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1945 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_17 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1945 'getelementptr' 'pad_img_6_1_addr_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1946 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_18 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1946 'getelementptr' 'pad_img_6_1_addr_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1947 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_19 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1947 'getelementptr' 'pad_img_6_1_addr_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1948 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_20 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1948 'getelementptr' 'pad_img_6_1_addr_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1949 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_14 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1949 'getelementptr' 'pad_img_6_2_addr_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1950 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_15 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1950 'getelementptr' 'pad_img_6_2_addr_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1951 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_16 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1951 'getelementptr' 'pad_img_6_2_addr_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1952 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_17 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1952 'getelementptr' 'pad_img_6_2_addr_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1953 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_18 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1953 'getelementptr' 'pad_img_6_2_addr_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1954 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_19 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1954 'getelementptr' 'pad_img_6_2_addr_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1955 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_20 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1955 'getelementptr' 'pad_img_6_2_addr_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1956 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_14 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1956 'getelementptr' 'pad_img_6_3_addr_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1957 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_15 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1957 'getelementptr' 'pad_img_6_3_addr_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1958 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_16 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1958 'getelementptr' 'pad_img_6_3_addr_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1959 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_17 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1959 'getelementptr' 'pad_img_6_3_addr_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1960 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_18 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1960 'getelementptr' 'pad_img_6_3_addr_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1961 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_19 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1961 'getelementptr' 'pad_img_6_3_addr_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1962 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_20 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1962 'getelementptr' 'pad_img_6_3_addr_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1963 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_14 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1963 'getelementptr' 'pad_img_6_4_addr_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1964 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_15 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1964 'getelementptr' 'pad_img_6_4_addr_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1965 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_16 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1965 'getelementptr' 'pad_img_6_4_addr_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1966 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_17 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1966 'getelementptr' 'pad_img_6_4_addr_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1967 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_18 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1967 'getelementptr' 'pad_img_6_4_addr_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1968 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_19 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1968 'getelementptr' 'pad_img_6_4_addr_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1969 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_20 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1969 'getelementptr' 'pad_img_6_4_addr_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1970 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_14 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1970 'getelementptr' 'pad_img_6_5_addr_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1971 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_15 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1971 'getelementptr' 'pad_img_6_5_addr_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1972 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_16 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1972 'getelementptr' 'pad_img_6_5_addr_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1973 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_17 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1973 'getelementptr' 'pad_img_6_5_addr_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1974 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_18 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1974 'getelementptr' 'pad_img_6_5_addr_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1975 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_19 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1975 'getelementptr' 'pad_img_6_5_addr_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1976 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_20 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1976 'getelementptr' 'pad_img_6_5_addr_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1977 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_14 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1977 'getelementptr' 'pad_img_6_6_addr_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1978 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_15 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1978 'getelementptr' 'pad_img_6_6_addr_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1979 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_16 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1979 'getelementptr' 'pad_img_6_6_addr_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1980 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_17 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1980 'getelementptr' 'pad_img_6_6_addr_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1981 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_18 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1981 'getelementptr' 'pad_img_6_6_addr_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1982 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_19 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1982 'getelementptr' 'pad_img_6_6_addr_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1983 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_20 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1983 'getelementptr' 'pad_img_6_6_addr_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 1984 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_14 = load i5 %pad_img_0_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1984 'load' 'pad_img_0_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1985 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_14 = load i5 %pad_img_0_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1985 'load' 'pad_img_0_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1986 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_14 = load i5 %pad_img_0_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1986 'load' 'pad_img_0_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1987 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_14 = load i5 %pad_img_0_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1987 'load' 'pad_img_0_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1988 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_14 = load i5 %pad_img_0_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1988 'load' 'pad_img_0_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1989 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_14 = load i5 %pad_img_0_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1989 'load' 'pad_img_0_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1990 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_14 = load i5 %pad_img_0_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1990 'load' 'pad_img_0_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1991 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_14 = load i5 %pad_img_1_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1991 'load' 'pad_img_1_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1992 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_14 = load i5 %pad_img_1_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1992 'load' 'pad_img_1_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1993 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_14 = load i5 %pad_img_1_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1993 'load' 'pad_img_1_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1994 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_14 = load i5 %pad_img_1_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1994 'load' 'pad_img_1_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1995 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_14 = load i5 %pad_img_1_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1995 'load' 'pad_img_1_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1996 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_14 = load i5 %pad_img_1_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1996 'load' 'pad_img_1_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1997 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_14 = load i5 %pad_img_1_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1997 'load' 'pad_img_1_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1998 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_14 = load i5 %pad_img_2_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1998 'load' 'pad_img_2_0_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 1999 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_14 = load i5 %pad_img_2_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1999 'load' 'pad_img_2_1_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2000 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_14 = load i5 %pad_img_2_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2000 'load' 'pad_img_2_2_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2001 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_14 = load i5 %pad_img_2_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2001 'load' 'pad_img_2_3_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2002 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_14 = load i5 %pad_img_2_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2002 'load' 'pad_img_2_4_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2003 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_14 = load i5 %pad_img_2_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2003 'load' 'pad_img_2_5_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2004 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_14 = load i5 %pad_img_2_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2004 'load' 'pad_img_2_6_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2005 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_14 = load i5 %pad_img_3_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2005 'load' 'pad_img_3_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2006 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_14 = load i5 %pad_img_3_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2006 'load' 'pad_img_3_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2007 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_14 = load i5 %pad_img_3_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2007 'load' 'pad_img_3_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2008 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_14 = load i5 %pad_img_3_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2008 'load' 'pad_img_3_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2009 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_14 = load i5 %pad_img_3_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2009 'load' 'pad_img_3_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2010 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_14 = load i5 %pad_img_3_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2010 'load' 'pad_img_3_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2011 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_14 = load i5 %pad_img_3_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2011 'load' 'pad_img_3_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2012 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_14 = load i5 %pad_img_4_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2012 'load' 'pad_img_4_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2013 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_14 = load i5 %pad_img_4_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2013 'load' 'pad_img_4_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2014 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_14 = load i5 %pad_img_4_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2014 'load' 'pad_img_4_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2015 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_14 = load i5 %pad_img_4_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2015 'load' 'pad_img_4_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2016 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_14 = load i5 %pad_img_4_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2016 'load' 'pad_img_4_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2017 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_14 = load i5 %pad_img_4_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2017 'load' 'pad_img_4_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2018 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_14 = load i5 %pad_img_4_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2018 'load' 'pad_img_4_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2019 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_14 = load i5 %pad_img_5_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2019 'load' 'pad_img_5_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2020 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_14 = load i5 %pad_img_5_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2020 'load' 'pad_img_5_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2021 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_14 = load i5 %pad_img_5_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2021 'load' 'pad_img_5_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2022 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_14 = load i5 %pad_img_5_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2022 'load' 'pad_img_5_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2023 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_14 = load i5 %pad_img_5_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2023 'load' 'pad_img_5_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2024 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_14 = load i5 %pad_img_5_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2024 'load' 'pad_img_5_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2025 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_14 = load i5 %pad_img_5_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2025 'load' 'pad_img_5_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2026 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_14 = load i5 %pad_img_6_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2026 'load' 'pad_img_6_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2027 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_14 = load i5 %pad_img_6_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2027 'load' 'pad_img_6_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2028 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_14 = load i5 %pad_img_6_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2028 'load' 'pad_img_6_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2029 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_14 = load i5 %pad_img_6_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2029 'load' 'pad_img_6_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2030 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_14 = load i5 %pad_img_6_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2030 'load' 'pad_img_6_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2031 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_14 = load i5 %pad_img_6_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2031 'load' 'pad_img_6_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2032 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_14 = load i5 %pad_img_6_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2032 'load' 'pad_img_6_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2033 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_15 = load i5 %pad_img_0_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2033 'load' 'pad_img_0_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2034 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_15 = load i5 %pad_img_0_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2034 'load' 'pad_img_0_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2035 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_15 = load i5 %pad_img_0_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2035 'load' 'pad_img_0_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2036 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_15 = load i5 %pad_img_0_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2036 'load' 'pad_img_0_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2037 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_15 = load i5 %pad_img_0_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2037 'load' 'pad_img_0_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2038 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_15 = load i5 %pad_img_0_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2038 'load' 'pad_img_0_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2039 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_15 = load i5 %pad_img_0_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2039 'load' 'pad_img_0_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2040 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_15 = load i5 %pad_img_1_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2040 'load' 'pad_img_1_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2041 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_15 = load i5 %pad_img_1_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2041 'load' 'pad_img_1_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2042 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_15 = load i5 %pad_img_1_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2042 'load' 'pad_img_1_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2043 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_15 = load i5 %pad_img_1_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2043 'load' 'pad_img_1_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2044 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_15 = load i5 %pad_img_1_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2044 'load' 'pad_img_1_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2045 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_15 = load i5 %pad_img_1_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2045 'load' 'pad_img_1_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2046 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_15 = load i5 %pad_img_1_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2046 'load' 'pad_img_1_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2047 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_15 = load i5 %pad_img_2_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2047 'load' 'pad_img_2_0_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2048 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_15 = load i5 %pad_img_2_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2048 'load' 'pad_img_2_1_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2049 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_15 = load i5 %pad_img_2_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2049 'load' 'pad_img_2_2_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2050 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_15 = load i5 %pad_img_2_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2050 'load' 'pad_img_2_3_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2051 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_15 = load i5 %pad_img_2_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2051 'load' 'pad_img_2_4_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2052 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_15 = load i5 %pad_img_2_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2052 'load' 'pad_img_2_5_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2053 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_15 = load i5 %pad_img_2_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2053 'load' 'pad_img_2_6_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2054 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_15 = load i5 %pad_img_3_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2054 'load' 'pad_img_3_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2055 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_15 = load i5 %pad_img_3_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2055 'load' 'pad_img_3_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2056 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_15 = load i5 %pad_img_3_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2056 'load' 'pad_img_3_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2057 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_15 = load i5 %pad_img_3_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2057 'load' 'pad_img_3_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2058 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_15 = load i5 %pad_img_3_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2058 'load' 'pad_img_3_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2059 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_15 = load i5 %pad_img_3_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2059 'load' 'pad_img_3_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2060 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_15 = load i5 %pad_img_3_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2060 'load' 'pad_img_3_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2061 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_15 = load i5 %pad_img_4_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2061 'load' 'pad_img_4_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2062 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_15 = load i5 %pad_img_4_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2062 'load' 'pad_img_4_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2063 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_15 = load i5 %pad_img_4_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2063 'load' 'pad_img_4_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2064 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_15 = load i5 %pad_img_4_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2064 'load' 'pad_img_4_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2065 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_15 = load i5 %pad_img_4_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2065 'load' 'pad_img_4_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2066 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_15 = load i5 %pad_img_4_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2066 'load' 'pad_img_4_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2067 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_15 = load i5 %pad_img_4_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2067 'load' 'pad_img_4_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2068 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_15 = load i5 %pad_img_5_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2068 'load' 'pad_img_5_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2069 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_15 = load i5 %pad_img_5_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2069 'load' 'pad_img_5_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2070 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_15 = load i5 %pad_img_5_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2070 'load' 'pad_img_5_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2071 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_15 = load i5 %pad_img_5_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2071 'load' 'pad_img_5_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2072 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_15 = load i5 %pad_img_5_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2072 'load' 'pad_img_5_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2073 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_15 = load i5 %pad_img_5_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2073 'load' 'pad_img_5_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2074 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_15 = load i5 %pad_img_5_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2074 'load' 'pad_img_5_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2075 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_15 = load i5 %pad_img_6_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2075 'load' 'pad_img_6_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2076 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_15 = load i5 %pad_img_6_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2076 'load' 'pad_img_6_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2077 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_15 = load i5 %pad_img_6_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2077 'load' 'pad_img_6_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2078 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_15 = load i5 %pad_img_6_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2078 'load' 'pad_img_6_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2079 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_15 = load i5 %pad_img_6_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2079 'load' 'pad_img_6_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2080 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_15 = load i5 %pad_img_6_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2080 'load' 'pad_img_6_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2081 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_15 = load i5 %pad_img_6_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2081 'load' 'pad_img_6_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2082 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_16 = load i5 %pad_img_0_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2082 'load' 'pad_img_0_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2083 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_16 = load i5 %pad_img_0_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2083 'load' 'pad_img_0_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2084 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_16 = load i5 %pad_img_0_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2084 'load' 'pad_img_0_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2085 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_16 = load i5 %pad_img_0_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2085 'load' 'pad_img_0_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2086 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_16 = load i5 %pad_img_0_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2086 'load' 'pad_img_0_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2087 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_16 = load i5 %pad_img_0_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2087 'load' 'pad_img_0_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2088 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_16 = load i5 %pad_img_0_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2088 'load' 'pad_img_0_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2089 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_16 = load i5 %pad_img_1_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2089 'load' 'pad_img_1_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2090 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_16 = load i5 %pad_img_1_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2090 'load' 'pad_img_1_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2091 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_16 = load i5 %pad_img_1_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2091 'load' 'pad_img_1_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2092 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_16 = load i5 %pad_img_1_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2092 'load' 'pad_img_1_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2093 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_16 = load i5 %pad_img_1_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2093 'load' 'pad_img_1_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2094 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_16 = load i5 %pad_img_1_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2094 'load' 'pad_img_1_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2095 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_16 = load i5 %pad_img_1_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2095 'load' 'pad_img_1_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2096 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_16 = load i5 %pad_img_2_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2096 'load' 'pad_img_2_0_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2097 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_16 = load i5 %pad_img_2_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2097 'load' 'pad_img_2_1_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2098 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_16 = load i5 %pad_img_2_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2098 'load' 'pad_img_2_2_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2099 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_16 = load i5 %pad_img_2_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2099 'load' 'pad_img_2_3_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2100 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_16 = load i5 %pad_img_2_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2100 'load' 'pad_img_2_4_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2101 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_16 = load i5 %pad_img_2_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2101 'load' 'pad_img_2_5_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2102 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_16 = load i5 %pad_img_2_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2102 'load' 'pad_img_2_6_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2103 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_16 = load i5 %pad_img_3_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2103 'load' 'pad_img_3_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2104 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_16 = load i5 %pad_img_3_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2104 'load' 'pad_img_3_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2105 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_16 = load i5 %pad_img_3_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2105 'load' 'pad_img_3_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2106 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_16 = load i5 %pad_img_3_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2106 'load' 'pad_img_3_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2107 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_16 = load i5 %pad_img_3_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2107 'load' 'pad_img_3_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2108 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_16 = load i5 %pad_img_3_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2108 'load' 'pad_img_3_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2109 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_16 = load i5 %pad_img_3_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2109 'load' 'pad_img_3_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2110 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_16 = load i5 %pad_img_4_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2110 'load' 'pad_img_4_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2111 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_16 = load i5 %pad_img_4_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2111 'load' 'pad_img_4_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2112 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_16 = load i5 %pad_img_4_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2112 'load' 'pad_img_4_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2113 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_16 = load i5 %pad_img_4_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2113 'load' 'pad_img_4_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2114 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_16 = load i5 %pad_img_4_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2114 'load' 'pad_img_4_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2115 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_16 = load i5 %pad_img_4_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2115 'load' 'pad_img_4_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2116 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_16 = load i5 %pad_img_4_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2116 'load' 'pad_img_4_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2117 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_16 = load i5 %pad_img_5_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2117 'load' 'pad_img_5_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2118 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_16 = load i5 %pad_img_5_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2118 'load' 'pad_img_5_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2119 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_16 = load i5 %pad_img_5_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2119 'load' 'pad_img_5_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2120 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_16 = load i5 %pad_img_5_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2120 'load' 'pad_img_5_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2121 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_16 = load i5 %pad_img_5_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2121 'load' 'pad_img_5_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2122 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_16 = load i5 %pad_img_5_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2122 'load' 'pad_img_5_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2123 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_16 = load i5 %pad_img_5_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2123 'load' 'pad_img_5_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2124 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_16 = load i5 %pad_img_6_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2124 'load' 'pad_img_6_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2125 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_16 = load i5 %pad_img_6_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2125 'load' 'pad_img_6_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2126 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_16 = load i5 %pad_img_6_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2126 'load' 'pad_img_6_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2127 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_16 = load i5 %pad_img_6_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2127 'load' 'pad_img_6_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2128 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_16 = load i5 %pad_img_6_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2128 'load' 'pad_img_6_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2129 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_16 = load i5 %pad_img_6_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2129 'load' 'pad_img_6_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2130 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_16 = load i5 %pad_img_6_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2130 'load' 'pad_img_6_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2131 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_17 = load i5 %pad_img_0_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2131 'load' 'pad_img_0_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2132 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_17 = load i5 %pad_img_0_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2132 'load' 'pad_img_0_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2133 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_17 = load i5 %pad_img_0_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2133 'load' 'pad_img_0_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2134 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_17 = load i5 %pad_img_0_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2134 'load' 'pad_img_0_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2135 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_17 = load i5 %pad_img_0_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2135 'load' 'pad_img_0_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2136 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_17 = load i5 %pad_img_0_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2136 'load' 'pad_img_0_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2137 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_17 = load i5 %pad_img_0_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2137 'load' 'pad_img_0_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2138 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_17 = load i5 %pad_img_1_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2138 'load' 'pad_img_1_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2139 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_17 = load i5 %pad_img_1_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2139 'load' 'pad_img_1_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2140 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_17 = load i5 %pad_img_1_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2140 'load' 'pad_img_1_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2141 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_17 = load i5 %pad_img_1_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2141 'load' 'pad_img_1_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2142 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_17 = load i5 %pad_img_1_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2142 'load' 'pad_img_1_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2143 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_17 = load i5 %pad_img_1_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2143 'load' 'pad_img_1_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2144 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_17 = load i5 %pad_img_1_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2144 'load' 'pad_img_1_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2145 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_17 = load i5 %pad_img_2_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2145 'load' 'pad_img_2_0_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2146 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_17 = load i5 %pad_img_2_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2146 'load' 'pad_img_2_1_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2147 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_17 = load i5 %pad_img_2_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2147 'load' 'pad_img_2_2_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2148 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_17 = load i5 %pad_img_2_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2148 'load' 'pad_img_2_3_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2149 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_17 = load i5 %pad_img_2_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2149 'load' 'pad_img_2_4_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2150 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_17 = load i5 %pad_img_2_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2150 'load' 'pad_img_2_5_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2151 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_17 = load i5 %pad_img_2_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2151 'load' 'pad_img_2_6_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2152 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_17 = load i5 %pad_img_3_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2152 'load' 'pad_img_3_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2153 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_17 = load i5 %pad_img_3_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2153 'load' 'pad_img_3_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2154 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_17 = load i5 %pad_img_3_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2154 'load' 'pad_img_3_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2155 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_17 = load i5 %pad_img_3_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2155 'load' 'pad_img_3_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2156 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_17 = load i5 %pad_img_3_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2156 'load' 'pad_img_3_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2157 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_17 = load i5 %pad_img_3_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2157 'load' 'pad_img_3_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2158 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_17 = load i5 %pad_img_3_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2158 'load' 'pad_img_3_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2159 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_17 = load i5 %pad_img_4_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2159 'load' 'pad_img_4_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2160 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_17 = load i5 %pad_img_4_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2160 'load' 'pad_img_4_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2161 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_17 = load i5 %pad_img_4_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2161 'load' 'pad_img_4_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2162 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_17 = load i5 %pad_img_4_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2162 'load' 'pad_img_4_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2163 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_17 = load i5 %pad_img_4_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2163 'load' 'pad_img_4_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2164 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_17 = load i5 %pad_img_4_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2164 'load' 'pad_img_4_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2165 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_17 = load i5 %pad_img_4_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2165 'load' 'pad_img_4_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2166 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_17 = load i5 %pad_img_5_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2166 'load' 'pad_img_5_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2167 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_17 = load i5 %pad_img_5_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2167 'load' 'pad_img_5_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2168 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_17 = load i5 %pad_img_5_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2168 'load' 'pad_img_5_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2169 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_17 = load i5 %pad_img_5_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2169 'load' 'pad_img_5_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2170 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_17 = load i5 %pad_img_5_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2170 'load' 'pad_img_5_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2171 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_17 = load i5 %pad_img_5_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2171 'load' 'pad_img_5_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2172 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_17 = load i5 %pad_img_5_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2172 'load' 'pad_img_5_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2173 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_17 = load i5 %pad_img_6_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2173 'load' 'pad_img_6_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2174 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_17 = load i5 %pad_img_6_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2174 'load' 'pad_img_6_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2175 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_17 = load i5 %pad_img_6_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2175 'load' 'pad_img_6_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2176 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_17 = load i5 %pad_img_6_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2176 'load' 'pad_img_6_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2177 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_17 = load i5 %pad_img_6_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2177 'load' 'pad_img_6_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2178 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_17 = load i5 %pad_img_6_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2178 'load' 'pad_img_6_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2179 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_17 = load i5 %pad_img_6_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2179 'load' 'pad_img_6_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2180 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_18 = load i5 %pad_img_0_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2180 'load' 'pad_img_0_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2181 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_18 = load i5 %pad_img_0_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2181 'load' 'pad_img_0_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2182 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_18 = load i5 %pad_img_0_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2182 'load' 'pad_img_0_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2183 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_18 = load i5 %pad_img_0_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2183 'load' 'pad_img_0_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2184 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_18 = load i5 %pad_img_0_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2184 'load' 'pad_img_0_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2185 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_18 = load i5 %pad_img_0_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2185 'load' 'pad_img_0_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2186 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_18 = load i5 %pad_img_0_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2186 'load' 'pad_img_0_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2187 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_18 = load i5 %pad_img_1_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2187 'load' 'pad_img_1_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2188 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_18 = load i5 %pad_img_1_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2188 'load' 'pad_img_1_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2189 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_18 = load i5 %pad_img_1_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2189 'load' 'pad_img_1_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2190 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_18 = load i5 %pad_img_1_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2190 'load' 'pad_img_1_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2191 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_18 = load i5 %pad_img_1_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2191 'load' 'pad_img_1_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2192 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_18 = load i5 %pad_img_1_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2192 'load' 'pad_img_1_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2193 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_18 = load i5 %pad_img_1_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2193 'load' 'pad_img_1_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2194 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_18 = load i5 %pad_img_2_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2194 'load' 'pad_img_2_0_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2195 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_18 = load i5 %pad_img_2_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2195 'load' 'pad_img_2_1_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2196 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_18 = load i5 %pad_img_2_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2196 'load' 'pad_img_2_2_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2197 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_18 = load i5 %pad_img_2_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2197 'load' 'pad_img_2_3_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2198 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_18 = load i5 %pad_img_2_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2198 'load' 'pad_img_2_4_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2199 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_18 = load i5 %pad_img_2_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2199 'load' 'pad_img_2_5_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2200 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_18 = load i5 %pad_img_2_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2200 'load' 'pad_img_2_6_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2201 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_18 = load i5 %pad_img_3_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2201 'load' 'pad_img_3_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2202 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_18 = load i5 %pad_img_3_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2202 'load' 'pad_img_3_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2203 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_18 = load i5 %pad_img_3_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2203 'load' 'pad_img_3_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2204 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_18 = load i5 %pad_img_3_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2204 'load' 'pad_img_3_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2205 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_18 = load i5 %pad_img_3_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2205 'load' 'pad_img_3_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2206 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_18 = load i5 %pad_img_3_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2206 'load' 'pad_img_3_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2207 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_18 = load i5 %pad_img_3_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2207 'load' 'pad_img_3_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2208 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_18 = load i5 %pad_img_4_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2208 'load' 'pad_img_4_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2209 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_18 = load i5 %pad_img_4_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2209 'load' 'pad_img_4_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2210 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_18 = load i5 %pad_img_4_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2210 'load' 'pad_img_4_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2211 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_18 = load i5 %pad_img_4_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2211 'load' 'pad_img_4_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2212 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_18 = load i5 %pad_img_4_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2212 'load' 'pad_img_4_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2213 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_18 = load i5 %pad_img_4_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2213 'load' 'pad_img_4_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2214 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_18 = load i5 %pad_img_4_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2214 'load' 'pad_img_4_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2215 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_18 = load i5 %pad_img_5_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2215 'load' 'pad_img_5_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2216 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_18 = load i5 %pad_img_5_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2216 'load' 'pad_img_5_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2217 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_18 = load i5 %pad_img_5_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2217 'load' 'pad_img_5_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2218 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_18 = load i5 %pad_img_5_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2218 'load' 'pad_img_5_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2219 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_18 = load i5 %pad_img_5_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2219 'load' 'pad_img_5_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2220 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_18 = load i5 %pad_img_5_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2220 'load' 'pad_img_5_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2221 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_18 = load i5 %pad_img_5_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2221 'load' 'pad_img_5_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2222 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_18 = load i5 %pad_img_6_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2222 'load' 'pad_img_6_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2223 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_18 = load i5 %pad_img_6_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2223 'load' 'pad_img_6_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2224 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_18 = load i5 %pad_img_6_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2224 'load' 'pad_img_6_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2225 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_18 = load i5 %pad_img_6_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2225 'load' 'pad_img_6_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2226 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_18 = load i5 %pad_img_6_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2226 'load' 'pad_img_6_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2227 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_18 = load i5 %pad_img_6_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2227 'load' 'pad_img_6_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2228 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_18 = load i5 %pad_img_6_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2228 'load' 'pad_img_6_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2229 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_19 = load i5 %pad_img_0_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2229 'load' 'pad_img_0_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2230 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_19 = load i5 %pad_img_0_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2230 'load' 'pad_img_0_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2231 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_19 = load i5 %pad_img_0_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2231 'load' 'pad_img_0_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2232 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_19 = load i5 %pad_img_0_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2232 'load' 'pad_img_0_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2233 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_19 = load i5 %pad_img_0_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2233 'load' 'pad_img_0_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2234 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_19 = load i5 %pad_img_0_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2234 'load' 'pad_img_0_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2235 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_19 = load i5 %pad_img_0_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2235 'load' 'pad_img_0_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2236 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_19 = load i5 %pad_img_1_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2236 'load' 'pad_img_1_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2237 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_19 = load i5 %pad_img_1_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2237 'load' 'pad_img_1_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2238 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_19 = load i5 %pad_img_1_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2238 'load' 'pad_img_1_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2239 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_19 = load i5 %pad_img_1_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2239 'load' 'pad_img_1_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2240 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_19 = load i5 %pad_img_1_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2240 'load' 'pad_img_1_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2241 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_19 = load i5 %pad_img_1_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2241 'load' 'pad_img_1_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2242 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_19 = load i5 %pad_img_1_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2242 'load' 'pad_img_1_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2243 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_19 = load i5 %pad_img_2_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2243 'load' 'pad_img_2_0_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2244 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_19 = load i5 %pad_img_2_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2244 'load' 'pad_img_2_1_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2245 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_19 = load i5 %pad_img_2_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2245 'load' 'pad_img_2_2_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2246 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_19 = load i5 %pad_img_2_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2246 'load' 'pad_img_2_3_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2247 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_19 = load i5 %pad_img_2_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2247 'load' 'pad_img_2_4_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2248 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_19 = load i5 %pad_img_2_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2248 'load' 'pad_img_2_5_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2249 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_19 = load i5 %pad_img_2_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2249 'load' 'pad_img_2_6_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2250 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_19 = load i5 %pad_img_3_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2250 'load' 'pad_img_3_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2251 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_19 = load i5 %pad_img_3_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2251 'load' 'pad_img_3_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2252 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_19 = load i5 %pad_img_3_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2252 'load' 'pad_img_3_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2253 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_19 = load i5 %pad_img_3_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2253 'load' 'pad_img_3_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2254 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_19 = load i5 %pad_img_3_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2254 'load' 'pad_img_3_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2255 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_19 = load i5 %pad_img_3_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2255 'load' 'pad_img_3_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2256 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_19 = load i5 %pad_img_3_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2256 'load' 'pad_img_3_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2257 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_19 = load i5 %pad_img_4_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2257 'load' 'pad_img_4_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2258 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_19 = load i5 %pad_img_4_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2258 'load' 'pad_img_4_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2259 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_19 = load i5 %pad_img_4_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2259 'load' 'pad_img_4_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2260 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_19 = load i5 %pad_img_4_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2260 'load' 'pad_img_4_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2261 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_19 = load i5 %pad_img_4_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2261 'load' 'pad_img_4_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2262 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_19 = load i5 %pad_img_4_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2262 'load' 'pad_img_4_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2263 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_19 = load i5 %pad_img_4_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2263 'load' 'pad_img_4_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2264 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_19 = load i5 %pad_img_5_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2264 'load' 'pad_img_5_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2265 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_19 = load i5 %pad_img_5_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2265 'load' 'pad_img_5_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2266 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_19 = load i5 %pad_img_5_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2266 'load' 'pad_img_5_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2267 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_19 = load i5 %pad_img_5_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2267 'load' 'pad_img_5_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2268 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_19 = load i5 %pad_img_5_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2268 'load' 'pad_img_5_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2269 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_19 = load i5 %pad_img_5_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2269 'load' 'pad_img_5_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2270 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_19 = load i5 %pad_img_5_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2270 'load' 'pad_img_5_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2271 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_19 = load i5 %pad_img_6_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2271 'load' 'pad_img_6_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2272 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_19 = load i5 %pad_img_6_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2272 'load' 'pad_img_6_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2273 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_19 = load i5 %pad_img_6_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2273 'load' 'pad_img_6_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2274 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_19 = load i5 %pad_img_6_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2274 'load' 'pad_img_6_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2275 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_19 = load i5 %pad_img_6_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2275 'load' 'pad_img_6_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2276 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_19 = load i5 %pad_img_6_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2276 'load' 'pad_img_6_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2277 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_19 = load i5 %pad_img_6_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2277 'load' 'pad_img_6_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2278 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_20 = load i5 %pad_img_0_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2278 'load' 'pad_img_0_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2279 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_20 = load i5 %pad_img_0_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2279 'load' 'pad_img_0_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2280 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_20 = load i5 %pad_img_0_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2280 'load' 'pad_img_0_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2281 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_20 = load i5 %pad_img_0_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2281 'load' 'pad_img_0_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2282 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_20 = load i5 %pad_img_0_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2282 'load' 'pad_img_0_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2283 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_20 = load i5 %pad_img_0_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2283 'load' 'pad_img_0_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2284 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_20 = load i5 %pad_img_0_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2284 'load' 'pad_img_0_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2285 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_20 = load i5 %pad_img_1_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2285 'load' 'pad_img_1_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2286 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_20 = load i5 %pad_img_1_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2286 'load' 'pad_img_1_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2287 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_20 = load i5 %pad_img_1_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2287 'load' 'pad_img_1_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2288 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_20 = load i5 %pad_img_1_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2288 'load' 'pad_img_1_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2289 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_20 = load i5 %pad_img_1_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2289 'load' 'pad_img_1_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2290 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_20 = load i5 %pad_img_1_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2290 'load' 'pad_img_1_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2291 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_20 = load i5 %pad_img_1_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2291 'load' 'pad_img_1_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2292 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_20 = load i5 %pad_img_2_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2292 'load' 'pad_img_2_0_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2293 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_20 = load i5 %pad_img_2_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2293 'load' 'pad_img_2_1_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2294 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_20 = load i5 %pad_img_2_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2294 'load' 'pad_img_2_2_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2295 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_20 = load i5 %pad_img_2_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2295 'load' 'pad_img_2_3_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2296 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_20 = load i5 %pad_img_2_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2296 'load' 'pad_img_2_4_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2297 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_20 = load i5 %pad_img_2_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2297 'load' 'pad_img_2_5_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2298 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_20 = load i5 %pad_img_2_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2298 'load' 'pad_img_2_6_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2299 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_20 = load i5 %pad_img_3_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2299 'load' 'pad_img_3_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2300 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_20 = load i5 %pad_img_3_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2300 'load' 'pad_img_3_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2301 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_20 = load i5 %pad_img_3_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2301 'load' 'pad_img_3_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2302 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_20 = load i5 %pad_img_3_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2302 'load' 'pad_img_3_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2303 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_20 = load i5 %pad_img_3_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2303 'load' 'pad_img_3_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2304 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_20 = load i5 %pad_img_3_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2304 'load' 'pad_img_3_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2305 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_20 = load i5 %pad_img_3_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2305 'load' 'pad_img_3_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2306 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_20 = load i5 %pad_img_4_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2306 'load' 'pad_img_4_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2307 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_20 = load i5 %pad_img_4_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2307 'load' 'pad_img_4_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2308 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_20 = load i5 %pad_img_4_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2308 'load' 'pad_img_4_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2309 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_20 = load i5 %pad_img_4_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2309 'load' 'pad_img_4_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2310 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_20 = load i5 %pad_img_4_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2310 'load' 'pad_img_4_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2311 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_20 = load i5 %pad_img_4_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2311 'load' 'pad_img_4_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2312 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_20 = load i5 %pad_img_4_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2312 'load' 'pad_img_4_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2313 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_20 = load i5 %pad_img_5_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2313 'load' 'pad_img_5_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2314 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_20 = load i5 %pad_img_5_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2314 'load' 'pad_img_5_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2315 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_20 = load i5 %pad_img_5_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2315 'load' 'pad_img_5_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2316 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_20 = load i5 %pad_img_5_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2316 'load' 'pad_img_5_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2317 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_20 = load i5 %pad_img_5_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2317 'load' 'pad_img_5_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2318 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_20 = load i5 %pad_img_5_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2318 'load' 'pad_img_5_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2319 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_20 = load i5 %pad_img_5_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2319 'load' 'pad_img_5_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2320 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_20 = load i5 %pad_img_6_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2320 'load' 'pad_img_6_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2321 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_20 = load i5 %pad_img_6_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2321 'load' 'pad_img_6_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2322 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_20 = load i5 %pad_img_6_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2322 'load' 'pad_img_6_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2323 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_20 = load i5 %pad_img_6_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2323 'load' 'pad_img_6_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2324 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_20 = load i5 %pad_img_6_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2324 'load' 'pad_img_6_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2325 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_20 = load i5 %pad_img_6_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2325 'load' 'pad_img_6_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2326 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_20 = load i5 %pad_img_6_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2326 'load' 'pad_img_6_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i3 %tmp_354" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 2327 'zext' 'zext_ln38_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2328 [1/1] (0.00ns)   --->   "%tmp_2170 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp_354, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2328 'bitconcatenate' 'tmp_2170' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2329 [1/1] (1.78ns)   --->   "%add_ln39_24 = add i5 %tmp_2170, i5 %zext_ln38_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2329 'add' 'add_ln39_24' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2330 [1/1] (1.78ns)   --->   "%add_ln39_25 = add i5 %add_ln39_24, i5 %zext_ln38_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2330 'add' 'add_ln39_25' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln39_100 = zext i5 %add_ln39_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2331 'zext' 'zext_ln39_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2332 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_21 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2332 'getelementptr' 'pad_img_0_0_addr_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2333 [1/1] (1.78ns)   --->   "%add_ln39_26 = add i5 %add_ln39_24, i5 %zext_ln39_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2333 'add' 'add_ln39_26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2334 [1/1] (0.00ns)   --->   "%zext_ln39_101 = zext i5 %add_ln39_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2334 'zext' 'zext_ln39_101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2335 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_22 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2335 'getelementptr' 'pad_img_0_0_addr_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2336 [1/1] (1.78ns)   --->   "%add_ln39_27 = add i5 %add_ln39_24, i5 %zext_ln39_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2336 'add' 'add_ln39_27' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln39_102 = zext i5 %add_ln39_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2337 'zext' 'zext_ln39_102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2338 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_23 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2338 'getelementptr' 'pad_img_0_0_addr_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2339 [1/1] (1.78ns)   --->   "%add_ln39_28 = add i5 %add_ln39_24, i5 %zext_ln39_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2339 'add' 'add_ln39_28' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2340 [1/1] (0.00ns)   --->   "%zext_ln39_103 = zext i5 %add_ln39_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2340 'zext' 'zext_ln39_103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2341 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_24 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2341 'getelementptr' 'pad_img_0_0_addr_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2342 [1/1] (1.78ns)   --->   "%add_ln39_29 = add i5 %add_ln39_24, i5 %zext_ln39_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2342 'add' 'add_ln39_29' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln39_104 = zext i5 %add_ln39_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2343 'zext' 'zext_ln39_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2344 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_25 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2344 'getelementptr' 'pad_img_0_0_addr_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2345 [1/1] (1.78ns)   --->   "%add_ln39_30 = add i5 %add_ln39_24, i5 %zext_ln39_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2345 'add' 'add_ln39_30' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln39_105 = zext i5 %add_ln39_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2346 'zext' 'zext_ln39_105' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2347 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_26 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2347 'getelementptr' 'pad_img_0_0_addr_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2348 [1/1] (1.78ns)   --->   "%add_ln39_31 = add i5 %add_ln39_24, i5 %zext_ln39_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2348 'add' 'add_ln39_31' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln39_106 = zext i5 %add_ln39_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2349 'zext' 'zext_ln39_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2350 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_27 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2350 'getelementptr' 'pad_img_0_0_addr_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2351 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_21 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2351 'getelementptr' 'pad_img_0_1_addr_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2352 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_22 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2352 'getelementptr' 'pad_img_0_1_addr_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2353 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_23 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2353 'getelementptr' 'pad_img_0_1_addr_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2354 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_24 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2354 'getelementptr' 'pad_img_0_1_addr_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2355 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_25 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2355 'getelementptr' 'pad_img_0_1_addr_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2356 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_26 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2356 'getelementptr' 'pad_img_0_1_addr_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2357 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_27 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2357 'getelementptr' 'pad_img_0_1_addr_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2358 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_21 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2358 'getelementptr' 'pad_img_0_2_addr_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2359 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_22 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2359 'getelementptr' 'pad_img_0_2_addr_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2360 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_23 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2360 'getelementptr' 'pad_img_0_2_addr_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2361 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_24 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2361 'getelementptr' 'pad_img_0_2_addr_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2362 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_25 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2362 'getelementptr' 'pad_img_0_2_addr_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2363 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_26 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2363 'getelementptr' 'pad_img_0_2_addr_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2364 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_27 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2364 'getelementptr' 'pad_img_0_2_addr_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2365 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_21 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2365 'getelementptr' 'pad_img_0_3_addr_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2366 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_22 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2366 'getelementptr' 'pad_img_0_3_addr_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2367 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_23 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2367 'getelementptr' 'pad_img_0_3_addr_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2368 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_24 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2368 'getelementptr' 'pad_img_0_3_addr_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2369 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_25 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2369 'getelementptr' 'pad_img_0_3_addr_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2370 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_26 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2370 'getelementptr' 'pad_img_0_3_addr_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2371 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_27 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2371 'getelementptr' 'pad_img_0_3_addr_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2372 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_21 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2372 'getelementptr' 'pad_img_0_4_addr_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2373 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_22 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2373 'getelementptr' 'pad_img_0_4_addr_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2374 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_23 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2374 'getelementptr' 'pad_img_0_4_addr_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2375 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_24 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2375 'getelementptr' 'pad_img_0_4_addr_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2376 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_25 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2376 'getelementptr' 'pad_img_0_4_addr_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2377 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_26 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2377 'getelementptr' 'pad_img_0_4_addr_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2378 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_27 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2378 'getelementptr' 'pad_img_0_4_addr_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2379 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_21 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2379 'getelementptr' 'pad_img_0_5_addr_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2380 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_22 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2380 'getelementptr' 'pad_img_0_5_addr_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2381 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_23 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2381 'getelementptr' 'pad_img_0_5_addr_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2382 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_24 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2382 'getelementptr' 'pad_img_0_5_addr_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2383 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_25 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2383 'getelementptr' 'pad_img_0_5_addr_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2384 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_26 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2384 'getelementptr' 'pad_img_0_5_addr_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2385 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_27 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2385 'getelementptr' 'pad_img_0_5_addr_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2386 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_21 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2386 'getelementptr' 'pad_img_0_6_addr_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2387 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_22 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2387 'getelementptr' 'pad_img_0_6_addr_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2388 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_23 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2388 'getelementptr' 'pad_img_0_6_addr_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2389 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_24 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2389 'getelementptr' 'pad_img_0_6_addr_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2390 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_25 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2390 'getelementptr' 'pad_img_0_6_addr_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2391 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_26 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2391 'getelementptr' 'pad_img_0_6_addr_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2392 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_27 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2392 'getelementptr' 'pad_img_0_6_addr_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 2393 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_21 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2393 'getelementptr' 'pad_img_1_0_addr_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2394 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_22 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2394 'getelementptr' 'pad_img_1_0_addr_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2395 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_23 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2395 'getelementptr' 'pad_img_1_0_addr_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2396 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_24 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2396 'getelementptr' 'pad_img_1_0_addr_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2397 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_25 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2397 'getelementptr' 'pad_img_1_0_addr_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2398 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_26 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2398 'getelementptr' 'pad_img_1_0_addr_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2399 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_27 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2399 'getelementptr' 'pad_img_1_0_addr_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2400 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_21 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2400 'getelementptr' 'pad_img_1_1_addr_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2401 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_22 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2401 'getelementptr' 'pad_img_1_1_addr_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2402 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_23 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2402 'getelementptr' 'pad_img_1_1_addr_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2403 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_24 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2403 'getelementptr' 'pad_img_1_1_addr_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2404 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_25 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2404 'getelementptr' 'pad_img_1_1_addr_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2405 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_26 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2405 'getelementptr' 'pad_img_1_1_addr_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2406 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_27 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2406 'getelementptr' 'pad_img_1_1_addr_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2407 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_21 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2407 'getelementptr' 'pad_img_1_2_addr_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2408 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_22 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2408 'getelementptr' 'pad_img_1_2_addr_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2409 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_23 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2409 'getelementptr' 'pad_img_1_2_addr_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2410 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_24 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2410 'getelementptr' 'pad_img_1_2_addr_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2411 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_25 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2411 'getelementptr' 'pad_img_1_2_addr_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2412 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_26 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2412 'getelementptr' 'pad_img_1_2_addr_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2413 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_27 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2413 'getelementptr' 'pad_img_1_2_addr_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2414 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_21 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2414 'getelementptr' 'pad_img_1_3_addr_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2415 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_22 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2415 'getelementptr' 'pad_img_1_3_addr_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2416 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_23 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2416 'getelementptr' 'pad_img_1_3_addr_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2417 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_24 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2417 'getelementptr' 'pad_img_1_3_addr_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2418 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_25 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2418 'getelementptr' 'pad_img_1_3_addr_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2419 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_26 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2419 'getelementptr' 'pad_img_1_3_addr_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2420 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_27 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2420 'getelementptr' 'pad_img_1_3_addr_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2421 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_21 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2421 'getelementptr' 'pad_img_1_4_addr_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2422 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_22 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2422 'getelementptr' 'pad_img_1_4_addr_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2423 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_23 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2423 'getelementptr' 'pad_img_1_4_addr_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2424 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_24 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2424 'getelementptr' 'pad_img_1_4_addr_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2425 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_25 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2425 'getelementptr' 'pad_img_1_4_addr_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2426 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_26 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2426 'getelementptr' 'pad_img_1_4_addr_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2427 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_27 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2427 'getelementptr' 'pad_img_1_4_addr_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2428 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_21 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2428 'getelementptr' 'pad_img_1_5_addr_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2429 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_22 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2429 'getelementptr' 'pad_img_1_5_addr_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2430 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_23 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2430 'getelementptr' 'pad_img_1_5_addr_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2431 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_24 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2431 'getelementptr' 'pad_img_1_5_addr_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2432 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_25 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2432 'getelementptr' 'pad_img_1_5_addr_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2433 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_26 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2433 'getelementptr' 'pad_img_1_5_addr_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2434 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_27 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2434 'getelementptr' 'pad_img_1_5_addr_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2435 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_21 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2435 'getelementptr' 'pad_img_1_6_addr_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2436 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_22 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2436 'getelementptr' 'pad_img_1_6_addr_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2437 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_23 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2437 'getelementptr' 'pad_img_1_6_addr_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2438 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_24 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2438 'getelementptr' 'pad_img_1_6_addr_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2439 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_25 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2439 'getelementptr' 'pad_img_1_6_addr_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2440 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_26 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2440 'getelementptr' 'pad_img_1_6_addr_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2441 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_27 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2441 'getelementptr' 'pad_img_1_6_addr_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 2442 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_21 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2442 'getelementptr' 'pad_img_2_0_addr_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2443 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_22 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2443 'getelementptr' 'pad_img_2_0_addr_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2444 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_23 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2444 'getelementptr' 'pad_img_2_0_addr_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2445 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_24 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2445 'getelementptr' 'pad_img_2_0_addr_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2446 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_25 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2446 'getelementptr' 'pad_img_2_0_addr_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2447 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_26 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2447 'getelementptr' 'pad_img_2_0_addr_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2448 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_27 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2448 'getelementptr' 'pad_img_2_0_addr_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2449 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_21 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2449 'getelementptr' 'pad_img_2_1_addr_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2450 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_22 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2450 'getelementptr' 'pad_img_2_1_addr_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2451 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_23 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2451 'getelementptr' 'pad_img_2_1_addr_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2452 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_24 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2452 'getelementptr' 'pad_img_2_1_addr_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2453 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_25 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2453 'getelementptr' 'pad_img_2_1_addr_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2454 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_26 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2454 'getelementptr' 'pad_img_2_1_addr_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2455 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_27 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2455 'getelementptr' 'pad_img_2_1_addr_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2456 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_21 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2456 'getelementptr' 'pad_img_2_2_addr_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2457 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_22 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2457 'getelementptr' 'pad_img_2_2_addr_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2458 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_23 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2458 'getelementptr' 'pad_img_2_2_addr_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2459 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_24 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2459 'getelementptr' 'pad_img_2_2_addr_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2460 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_25 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2460 'getelementptr' 'pad_img_2_2_addr_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2461 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_26 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2461 'getelementptr' 'pad_img_2_2_addr_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2462 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_27 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2462 'getelementptr' 'pad_img_2_2_addr_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2463 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_21 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2463 'getelementptr' 'pad_img_2_3_addr_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2464 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_22 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2464 'getelementptr' 'pad_img_2_3_addr_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2465 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_23 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2465 'getelementptr' 'pad_img_2_3_addr_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2466 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_24 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2466 'getelementptr' 'pad_img_2_3_addr_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2467 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_25 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2467 'getelementptr' 'pad_img_2_3_addr_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2468 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_26 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2468 'getelementptr' 'pad_img_2_3_addr_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2469 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_27 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2469 'getelementptr' 'pad_img_2_3_addr_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2470 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_21 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2470 'getelementptr' 'pad_img_2_4_addr_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2471 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_22 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2471 'getelementptr' 'pad_img_2_4_addr_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2472 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_23 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2472 'getelementptr' 'pad_img_2_4_addr_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2473 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_24 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2473 'getelementptr' 'pad_img_2_4_addr_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2474 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_25 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2474 'getelementptr' 'pad_img_2_4_addr_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2475 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_26 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2475 'getelementptr' 'pad_img_2_4_addr_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2476 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_27 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2476 'getelementptr' 'pad_img_2_4_addr_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2477 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_21 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2477 'getelementptr' 'pad_img_2_5_addr_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2478 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_22 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2478 'getelementptr' 'pad_img_2_5_addr_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2479 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_23 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2479 'getelementptr' 'pad_img_2_5_addr_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2480 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_24 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2480 'getelementptr' 'pad_img_2_5_addr_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2481 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_25 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2481 'getelementptr' 'pad_img_2_5_addr_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2482 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_26 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2482 'getelementptr' 'pad_img_2_5_addr_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2483 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_27 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2483 'getelementptr' 'pad_img_2_5_addr_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2484 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_21 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2484 'getelementptr' 'pad_img_2_6_addr_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2485 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_22 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2485 'getelementptr' 'pad_img_2_6_addr_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2486 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_23 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2486 'getelementptr' 'pad_img_2_6_addr_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2487 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_24 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2487 'getelementptr' 'pad_img_2_6_addr_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2488 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_25 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2488 'getelementptr' 'pad_img_2_6_addr_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2489 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_26 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2489 'getelementptr' 'pad_img_2_6_addr_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2490 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_27 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2490 'getelementptr' 'pad_img_2_6_addr_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 2491 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_21 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2491 'getelementptr' 'pad_img_3_0_addr_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 2492 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_22 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2492 'getelementptr' 'pad_img_3_0_addr_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 2493 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_23 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2493 'getelementptr' 'pad_img_3_0_addr_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 2494 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_24 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2494 'getelementptr' 'pad_img_3_0_addr_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 2495 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_25 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2495 'getelementptr' 'pad_img_3_0_addr_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 2496 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_26 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2496 'getelementptr' 'pad_img_3_0_addr_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 2497 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_27 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2497 'getelementptr' 'pad_img_3_0_addr_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 2498 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_21 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2498 'getelementptr' 'pad_img_3_1_addr_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 2499 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_22 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2499 'getelementptr' 'pad_img_3_1_addr_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 2500 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_23 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2500 'getelementptr' 'pad_img_3_1_addr_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 2501 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_24 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2501 'getelementptr' 'pad_img_3_1_addr_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 2502 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_25 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2502 'getelementptr' 'pad_img_3_1_addr_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 2503 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_26 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2503 'getelementptr' 'pad_img_3_1_addr_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 2504 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_27 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2504 'getelementptr' 'pad_img_3_1_addr_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 2505 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_21 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2505 'getelementptr' 'pad_img_3_2_addr_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 2506 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_22 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2506 'getelementptr' 'pad_img_3_2_addr_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 2507 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_23 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2507 'getelementptr' 'pad_img_3_2_addr_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 2508 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_24 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2508 'getelementptr' 'pad_img_3_2_addr_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 2509 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_25 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2509 'getelementptr' 'pad_img_3_2_addr_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 2510 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_26 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2510 'getelementptr' 'pad_img_3_2_addr_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 2511 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_27 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2511 'getelementptr' 'pad_img_3_2_addr_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 2512 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_21 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2512 'getelementptr' 'pad_img_3_3_addr_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 2513 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_22 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2513 'getelementptr' 'pad_img_3_3_addr_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 2514 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_23 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2514 'getelementptr' 'pad_img_3_3_addr_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 2515 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_24 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2515 'getelementptr' 'pad_img_3_3_addr_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 2516 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_25 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2516 'getelementptr' 'pad_img_3_3_addr_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 2517 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_26 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2517 'getelementptr' 'pad_img_3_3_addr_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 2518 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_27 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2518 'getelementptr' 'pad_img_3_3_addr_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 2519 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_21 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2519 'getelementptr' 'pad_img_3_4_addr_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 2520 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_22 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2520 'getelementptr' 'pad_img_3_4_addr_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 2521 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_23 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2521 'getelementptr' 'pad_img_3_4_addr_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 2522 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_24 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2522 'getelementptr' 'pad_img_3_4_addr_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 2523 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_25 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2523 'getelementptr' 'pad_img_3_4_addr_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 2524 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_26 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2524 'getelementptr' 'pad_img_3_4_addr_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 2525 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_27 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2525 'getelementptr' 'pad_img_3_4_addr_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 2526 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_21 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2526 'getelementptr' 'pad_img_3_5_addr_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 2527 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_22 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2527 'getelementptr' 'pad_img_3_5_addr_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 2528 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_23 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2528 'getelementptr' 'pad_img_3_5_addr_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 2529 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_24 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2529 'getelementptr' 'pad_img_3_5_addr_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 2530 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_25 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2530 'getelementptr' 'pad_img_3_5_addr_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 2531 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_26 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2531 'getelementptr' 'pad_img_3_5_addr_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 2532 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_27 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2532 'getelementptr' 'pad_img_3_5_addr_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 2533 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_21 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2533 'getelementptr' 'pad_img_3_6_addr_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 2534 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_22 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2534 'getelementptr' 'pad_img_3_6_addr_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 2535 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_23 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2535 'getelementptr' 'pad_img_3_6_addr_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 2536 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_24 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2536 'getelementptr' 'pad_img_3_6_addr_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 2537 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_25 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2537 'getelementptr' 'pad_img_3_6_addr_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 2538 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_26 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2538 'getelementptr' 'pad_img_3_6_addr_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 2539 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_27 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2539 'getelementptr' 'pad_img_3_6_addr_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 2540 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_21 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2540 'getelementptr' 'pad_img_4_0_addr_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2541 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_22 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2541 'getelementptr' 'pad_img_4_0_addr_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2542 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_23 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2542 'getelementptr' 'pad_img_4_0_addr_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2543 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_24 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2543 'getelementptr' 'pad_img_4_0_addr_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2544 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_25 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2544 'getelementptr' 'pad_img_4_0_addr_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2545 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_26 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2545 'getelementptr' 'pad_img_4_0_addr_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2546 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_27 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2546 'getelementptr' 'pad_img_4_0_addr_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2547 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_21 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2547 'getelementptr' 'pad_img_4_1_addr_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2548 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_22 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2548 'getelementptr' 'pad_img_4_1_addr_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2549 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_23 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2549 'getelementptr' 'pad_img_4_1_addr_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2550 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_24 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2550 'getelementptr' 'pad_img_4_1_addr_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2551 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_25 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2551 'getelementptr' 'pad_img_4_1_addr_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2552 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_26 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2552 'getelementptr' 'pad_img_4_1_addr_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2553 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_27 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2553 'getelementptr' 'pad_img_4_1_addr_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2554 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_21 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2554 'getelementptr' 'pad_img_4_2_addr_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2555 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_22 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2555 'getelementptr' 'pad_img_4_2_addr_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2556 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_23 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2556 'getelementptr' 'pad_img_4_2_addr_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2557 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_24 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2557 'getelementptr' 'pad_img_4_2_addr_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2558 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_25 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2558 'getelementptr' 'pad_img_4_2_addr_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2559 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_26 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2559 'getelementptr' 'pad_img_4_2_addr_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2560 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_27 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2560 'getelementptr' 'pad_img_4_2_addr_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2561 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_21 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2561 'getelementptr' 'pad_img_4_3_addr_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2562 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_22 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2562 'getelementptr' 'pad_img_4_3_addr_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2563 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_23 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2563 'getelementptr' 'pad_img_4_3_addr_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2564 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_24 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2564 'getelementptr' 'pad_img_4_3_addr_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2565 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_25 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2565 'getelementptr' 'pad_img_4_3_addr_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2566 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_26 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2566 'getelementptr' 'pad_img_4_3_addr_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2567 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_27 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2567 'getelementptr' 'pad_img_4_3_addr_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2568 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_21 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2568 'getelementptr' 'pad_img_4_4_addr_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2569 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_22 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2569 'getelementptr' 'pad_img_4_4_addr_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2570 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_23 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2570 'getelementptr' 'pad_img_4_4_addr_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2571 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_24 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2571 'getelementptr' 'pad_img_4_4_addr_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2572 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_25 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2572 'getelementptr' 'pad_img_4_4_addr_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2573 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_26 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2573 'getelementptr' 'pad_img_4_4_addr_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2574 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_27 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2574 'getelementptr' 'pad_img_4_4_addr_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2575 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_21 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2575 'getelementptr' 'pad_img_4_5_addr_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2576 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_22 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2576 'getelementptr' 'pad_img_4_5_addr_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2577 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_23 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2577 'getelementptr' 'pad_img_4_5_addr_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2578 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_24 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2578 'getelementptr' 'pad_img_4_5_addr_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2579 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_25 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2579 'getelementptr' 'pad_img_4_5_addr_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2580 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_26 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2580 'getelementptr' 'pad_img_4_5_addr_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2581 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_27 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2581 'getelementptr' 'pad_img_4_5_addr_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2582 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_21 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2582 'getelementptr' 'pad_img_4_6_addr_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2583 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_22 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2583 'getelementptr' 'pad_img_4_6_addr_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2584 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_23 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2584 'getelementptr' 'pad_img_4_6_addr_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2585 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_24 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2585 'getelementptr' 'pad_img_4_6_addr_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2586 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_25 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2586 'getelementptr' 'pad_img_4_6_addr_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2587 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_26 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2587 'getelementptr' 'pad_img_4_6_addr_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2588 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_27 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2588 'getelementptr' 'pad_img_4_6_addr_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 2589 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_21 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2589 'getelementptr' 'pad_img_5_0_addr_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2590 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_22 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2590 'getelementptr' 'pad_img_5_0_addr_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2591 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_23 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2591 'getelementptr' 'pad_img_5_0_addr_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2592 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_24 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2592 'getelementptr' 'pad_img_5_0_addr_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2593 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_25 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2593 'getelementptr' 'pad_img_5_0_addr_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2594 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_26 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2594 'getelementptr' 'pad_img_5_0_addr_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2595 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_27 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2595 'getelementptr' 'pad_img_5_0_addr_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2596 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_21 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2596 'getelementptr' 'pad_img_5_1_addr_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2597 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_22 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2597 'getelementptr' 'pad_img_5_1_addr_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2598 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_23 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2598 'getelementptr' 'pad_img_5_1_addr_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2599 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_24 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2599 'getelementptr' 'pad_img_5_1_addr_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2600 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_25 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2600 'getelementptr' 'pad_img_5_1_addr_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2601 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_26 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2601 'getelementptr' 'pad_img_5_1_addr_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2602 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_27 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2602 'getelementptr' 'pad_img_5_1_addr_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2603 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_21 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2603 'getelementptr' 'pad_img_5_2_addr_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2604 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_22 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2604 'getelementptr' 'pad_img_5_2_addr_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2605 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_23 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2605 'getelementptr' 'pad_img_5_2_addr_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2606 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_24 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2606 'getelementptr' 'pad_img_5_2_addr_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2607 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_25 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2607 'getelementptr' 'pad_img_5_2_addr_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2608 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_26 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2608 'getelementptr' 'pad_img_5_2_addr_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2609 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_27 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2609 'getelementptr' 'pad_img_5_2_addr_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2610 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_21 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2610 'getelementptr' 'pad_img_5_3_addr_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2611 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_22 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2611 'getelementptr' 'pad_img_5_3_addr_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2612 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_23 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2612 'getelementptr' 'pad_img_5_3_addr_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2613 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_24 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2613 'getelementptr' 'pad_img_5_3_addr_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2614 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_25 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2614 'getelementptr' 'pad_img_5_3_addr_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2615 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_26 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2615 'getelementptr' 'pad_img_5_3_addr_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2616 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_27 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2616 'getelementptr' 'pad_img_5_3_addr_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2617 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_21 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2617 'getelementptr' 'pad_img_5_4_addr_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2618 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_22 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2618 'getelementptr' 'pad_img_5_4_addr_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2619 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_23 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2619 'getelementptr' 'pad_img_5_4_addr_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2620 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_24 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2620 'getelementptr' 'pad_img_5_4_addr_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2621 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_25 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2621 'getelementptr' 'pad_img_5_4_addr_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2622 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_26 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2622 'getelementptr' 'pad_img_5_4_addr_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2623 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_27 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2623 'getelementptr' 'pad_img_5_4_addr_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2624 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_21 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2624 'getelementptr' 'pad_img_5_5_addr_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2625 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_22 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2625 'getelementptr' 'pad_img_5_5_addr_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2626 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_23 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2626 'getelementptr' 'pad_img_5_5_addr_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2627 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_24 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2627 'getelementptr' 'pad_img_5_5_addr_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2628 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_25 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2628 'getelementptr' 'pad_img_5_5_addr_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2629 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_26 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2629 'getelementptr' 'pad_img_5_5_addr_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2630 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_27 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2630 'getelementptr' 'pad_img_5_5_addr_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2631 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_21 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2631 'getelementptr' 'pad_img_5_6_addr_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2632 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_22 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2632 'getelementptr' 'pad_img_5_6_addr_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2633 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_23 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2633 'getelementptr' 'pad_img_5_6_addr_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2634 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_24 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2634 'getelementptr' 'pad_img_5_6_addr_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2635 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_25 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2635 'getelementptr' 'pad_img_5_6_addr_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2636 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_26 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2636 'getelementptr' 'pad_img_5_6_addr_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2637 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_27 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2637 'getelementptr' 'pad_img_5_6_addr_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 2638 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_21 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2638 'getelementptr' 'pad_img_6_0_addr_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2639 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_22 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2639 'getelementptr' 'pad_img_6_0_addr_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2640 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_23 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2640 'getelementptr' 'pad_img_6_0_addr_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2641 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_24 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2641 'getelementptr' 'pad_img_6_0_addr_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2642 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_25 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2642 'getelementptr' 'pad_img_6_0_addr_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2643 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_26 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2643 'getelementptr' 'pad_img_6_0_addr_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2644 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_27 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2644 'getelementptr' 'pad_img_6_0_addr_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2645 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_21 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2645 'getelementptr' 'pad_img_6_1_addr_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2646 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_22 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2646 'getelementptr' 'pad_img_6_1_addr_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2647 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_23 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2647 'getelementptr' 'pad_img_6_1_addr_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2648 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_24 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2648 'getelementptr' 'pad_img_6_1_addr_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2649 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_25 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2649 'getelementptr' 'pad_img_6_1_addr_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2650 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_26 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2650 'getelementptr' 'pad_img_6_1_addr_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2651 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_27 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2651 'getelementptr' 'pad_img_6_1_addr_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2652 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_21 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2652 'getelementptr' 'pad_img_6_2_addr_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2653 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_22 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2653 'getelementptr' 'pad_img_6_2_addr_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2654 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_23 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2654 'getelementptr' 'pad_img_6_2_addr_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2655 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_24 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2655 'getelementptr' 'pad_img_6_2_addr_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2656 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_25 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2656 'getelementptr' 'pad_img_6_2_addr_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2657 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_26 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2657 'getelementptr' 'pad_img_6_2_addr_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2658 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_27 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2658 'getelementptr' 'pad_img_6_2_addr_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2659 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_21 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2659 'getelementptr' 'pad_img_6_3_addr_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2660 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_22 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2660 'getelementptr' 'pad_img_6_3_addr_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2661 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_23 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2661 'getelementptr' 'pad_img_6_3_addr_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2662 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_24 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2662 'getelementptr' 'pad_img_6_3_addr_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2663 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_25 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2663 'getelementptr' 'pad_img_6_3_addr_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2664 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_26 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2664 'getelementptr' 'pad_img_6_3_addr_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2665 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_27 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2665 'getelementptr' 'pad_img_6_3_addr_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2666 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_21 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2666 'getelementptr' 'pad_img_6_4_addr_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2667 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_22 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2667 'getelementptr' 'pad_img_6_4_addr_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2668 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_23 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2668 'getelementptr' 'pad_img_6_4_addr_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2669 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_24 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2669 'getelementptr' 'pad_img_6_4_addr_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2670 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_25 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2670 'getelementptr' 'pad_img_6_4_addr_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2671 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_26 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2671 'getelementptr' 'pad_img_6_4_addr_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2672 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_27 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2672 'getelementptr' 'pad_img_6_4_addr_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2673 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_21 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2673 'getelementptr' 'pad_img_6_5_addr_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2674 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_22 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2674 'getelementptr' 'pad_img_6_5_addr_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2675 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_23 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2675 'getelementptr' 'pad_img_6_5_addr_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2676 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_24 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2676 'getelementptr' 'pad_img_6_5_addr_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2677 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_25 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2677 'getelementptr' 'pad_img_6_5_addr_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2678 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_26 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2678 'getelementptr' 'pad_img_6_5_addr_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2679 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_27 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2679 'getelementptr' 'pad_img_6_5_addr_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2680 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_21 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2680 'getelementptr' 'pad_img_6_6_addr_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2681 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_22 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2681 'getelementptr' 'pad_img_6_6_addr_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2682 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_23 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2682 'getelementptr' 'pad_img_6_6_addr_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2683 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_24 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_103" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2683 'getelementptr' 'pad_img_6_6_addr_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2684 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_25 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2684 'getelementptr' 'pad_img_6_6_addr_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2685 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_26 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2685 'getelementptr' 'pad_img_6_6_addr_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2686 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_27 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2686 'getelementptr' 'pad_img_6_6_addr_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 2687 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_21 = load i5 %pad_img_0_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2687 'load' 'pad_img_0_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2688 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_21 = load i5 %pad_img_0_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2688 'load' 'pad_img_0_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2689 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_21 = load i5 %pad_img_0_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2689 'load' 'pad_img_0_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2690 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_21 = load i5 %pad_img_0_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2690 'load' 'pad_img_0_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2691 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_21 = load i5 %pad_img_0_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2691 'load' 'pad_img_0_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2692 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_21 = load i5 %pad_img_0_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2692 'load' 'pad_img_0_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2693 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_21 = load i5 %pad_img_0_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2693 'load' 'pad_img_0_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2694 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_21 = load i5 %pad_img_1_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2694 'load' 'pad_img_1_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2695 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_21 = load i5 %pad_img_1_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2695 'load' 'pad_img_1_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2696 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_21 = load i5 %pad_img_1_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2696 'load' 'pad_img_1_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2697 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_21 = load i5 %pad_img_1_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2697 'load' 'pad_img_1_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2698 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_21 = load i5 %pad_img_1_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2698 'load' 'pad_img_1_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2699 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_21 = load i5 %pad_img_1_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2699 'load' 'pad_img_1_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2700 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_21 = load i5 %pad_img_1_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2700 'load' 'pad_img_1_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2701 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_21 = load i5 %pad_img_2_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2701 'load' 'pad_img_2_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2702 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_21 = load i5 %pad_img_2_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2702 'load' 'pad_img_2_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2703 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_21 = load i5 %pad_img_2_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2703 'load' 'pad_img_2_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2704 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_21 = load i5 %pad_img_2_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2704 'load' 'pad_img_2_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2705 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_21 = load i5 %pad_img_2_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2705 'load' 'pad_img_2_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2706 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_21 = load i5 %pad_img_2_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2706 'load' 'pad_img_2_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2707 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_21 = load i5 %pad_img_2_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2707 'load' 'pad_img_2_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2708 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_21 = load i5 %pad_img_3_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2708 'load' 'pad_img_3_0_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2709 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_21 = load i5 %pad_img_3_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2709 'load' 'pad_img_3_1_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2710 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_21 = load i5 %pad_img_3_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2710 'load' 'pad_img_3_2_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2711 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_21 = load i5 %pad_img_3_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2711 'load' 'pad_img_3_3_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2712 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_21 = load i5 %pad_img_3_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2712 'load' 'pad_img_3_4_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2713 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_21 = load i5 %pad_img_3_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2713 'load' 'pad_img_3_5_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2714 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_21 = load i5 %pad_img_3_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2714 'load' 'pad_img_3_6_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2715 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_21 = load i5 %pad_img_4_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2715 'load' 'pad_img_4_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2716 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_21 = load i5 %pad_img_4_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2716 'load' 'pad_img_4_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2717 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_21 = load i5 %pad_img_4_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2717 'load' 'pad_img_4_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2718 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_21 = load i5 %pad_img_4_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2718 'load' 'pad_img_4_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2719 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_21 = load i5 %pad_img_4_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2719 'load' 'pad_img_4_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2720 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_21 = load i5 %pad_img_4_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2720 'load' 'pad_img_4_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2721 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_21 = load i5 %pad_img_4_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2721 'load' 'pad_img_4_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2722 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_21 = load i5 %pad_img_5_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2722 'load' 'pad_img_5_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2723 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_21 = load i5 %pad_img_5_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2723 'load' 'pad_img_5_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2724 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_21 = load i5 %pad_img_5_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2724 'load' 'pad_img_5_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2725 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_21 = load i5 %pad_img_5_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2725 'load' 'pad_img_5_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2726 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_21 = load i5 %pad_img_5_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2726 'load' 'pad_img_5_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2727 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_21 = load i5 %pad_img_5_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2727 'load' 'pad_img_5_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2728 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_21 = load i5 %pad_img_5_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2728 'load' 'pad_img_5_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2729 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_21 = load i5 %pad_img_6_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2729 'load' 'pad_img_6_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2730 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_21 = load i5 %pad_img_6_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2730 'load' 'pad_img_6_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2731 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_21 = load i5 %pad_img_6_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2731 'load' 'pad_img_6_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2732 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_21 = load i5 %pad_img_6_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2732 'load' 'pad_img_6_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2733 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_21 = load i5 %pad_img_6_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2733 'load' 'pad_img_6_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2734 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_21 = load i5 %pad_img_6_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2734 'load' 'pad_img_6_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2735 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_21 = load i5 %pad_img_6_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2735 'load' 'pad_img_6_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2736 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_22 = load i5 %pad_img_0_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2736 'load' 'pad_img_0_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2737 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_22 = load i5 %pad_img_0_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2737 'load' 'pad_img_0_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2738 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_22 = load i5 %pad_img_0_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2738 'load' 'pad_img_0_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2739 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_22 = load i5 %pad_img_0_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2739 'load' 'pad_img_0_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2740 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_22 = load i5 %pad_img_0_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2740 'load' 'pad_img_0_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2741 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_22 = load i5 %pad_img_0_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2741 'load' 'pad_img_0_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2742 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_22 = load i5 %pad_img_0_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2742 'load' 'pad_img_0_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2743 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_22 = load i5 %pad_img_1_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2743 'load' 'pad_img_1_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2744 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_22 = load i5 %pad_img_1_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2744 'load' 'pad_img_1_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2745 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_22 = load i5 %pad_img_1_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2745 'load' 'pad_img_1_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2746 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_22 = load i5 %pad_img_1_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2746 'load' 'pad_img_1_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2747 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_22 = load i5 %pad_img_1_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2747 'load' 'pad_img_1_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2748 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_22 = load i5 %pad_img_1_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2748 'load' 'pad_img_1_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2749 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_22 = load i5 %pad_img_1_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2749 'load' 'pad_img_1_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2750 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_22 = load i5 %pad_img_2_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2750 'load' 'pad_img_2_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2751 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_22 = load i5 %pad_img_2_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2751 'load' 'pad_img_2_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2752 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_22 = load i5 %pad_img_2_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2752 'load' 'pad_img_2_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2753 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_22 = load i5 %pad_img_2_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2753 'load' 'pad_img_2_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2754 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_22 = load i5 %pad_img_2_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2754 'load' 'pad_img_2_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2755 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_22 = load i5 %pad_img_2_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2755 'load' 'pad_img_2_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2756 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_22 = load i5 %pad_img_2_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2756 'load' 'pad_img_2_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2757 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_22 = load i5 %pad_img_3_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2757 'load' 'pad_img_3_0_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2758 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_22 = load i5 %pad_img_3_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2758 'load' 'pad_img_3_1_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2759 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_22 = load i5 %pad_img_3_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2759 'load' 'pad_img_3_2_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2760 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_22 = load i5 %pad_img_3_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2760 'load' 'pad_img_3_3_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2761 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_22 = load i5 %pad_img_3_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2761 'load' 'pad_img_3_4_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2762 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_22 = load i5 %pad_img_3_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2762 'load' 'pad_img_3_5_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2763 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_22 = load i5 %pad_img_3_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2763 'load' 'pad_img_3_6_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2764 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_22 = load i5 %pad_img_4_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2764 'load' 'pad_img_4_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2765 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_22 = load i5 %pad_img_4_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2765 'load' 'pad_img_4_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2766 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_22 = load i5 %pad_img_4_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2766 'load' 'pad_img_4_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2767 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_22 = load i5 %pad_img_4_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2767 'load' 'pad_img_4_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2768 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_22 = load i5 %pad_img_4_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2768 'load' 'pad_img_4_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2769 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_22 = load i5 %pad_img_4_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2769 'load' 'pad_img_4_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2770 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_22 = load i5 %pad_img_4_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2770 'load' 'pad_img_4_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2771 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_22 = load i5 %pad_img_5_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2771 'load' 'pad_img_5_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2772 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_22 = load i5 %pad_img_5_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2772 'load' 'pad_img_5_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2773 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_22 = load i5 %pad_img_5_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2773 'load' 'pad_img_5_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2774 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_22 = load i5 %pad_img_5_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2774 'load' 'pad_img_5_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2775 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_22 = load i5 %pad_img_5_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2775 'load' 'pad_img_5_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2776 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_22 = load i5 %pad_img_5_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2776 'load' 'pad_img_5_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2777 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_22 = load i5 %pad_img_5_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2777 'load' 'pad_img_5_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2778 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_22 = load i5 %pad_img_6_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2778 'load' 'pad_img_6_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2779 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_22 = load i5 %pad_img_6_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2779 'load' 'pad_img_6_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2780 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_22 = load i5 %pad_img_6_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2780 'load' 'pad_img_6_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2781 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_22 = load i5 %pad_img_6_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2781 'load' 'pad_img_6_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2782 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_22 = load i5 %pad_img_6_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2782 'load' 'pad_img_6_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2783 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_22 = load i5 %pad_img_6_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2783 'load' 'pad_img_6_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2784 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_22 = load i5 %pad_img_6_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2784 'load' 'pad_img_6_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2785 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_23 = load i5 %pad_img_0_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2785 'load' 'pad_img_0_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2786 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_23 = load i5 %pad_img_0_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2786 'load' 'pad_img_0_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2787 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_23 = load i5 %pad_img_0_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2787 'load' 'pad_img_0_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2788 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_23 = load i5 %pad_img_0_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2788 'load' 'pad_img_0_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2789 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_23 = load i5 %pad_img_0_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2789 'load' 'pad_img_0_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2790 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_23 = load i5 %pad_img_0_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2790 'load' 'pad_img_0_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2791 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_23 = load i5 %pad_img_0_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2791 'load' 'pad_img_0_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2792 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_23 = load i5 %pad_img_1_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2792 'load' 'pad_img_1_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2793 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_23 = load i5 %pad_img_1_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2793 'load' 'pad_img_1_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2794 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_23 = load i5 %pad_img_1_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2794 'load' 'pad_img_1_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2795 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_23 = load i5 %pad_img_1_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2795 'load' 'pad_img_1_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2796 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_23 = load i5 %pad_img_1_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2796 'load' 'pad_img_1_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2797 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_23 = load i5 %pad_img_1_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2797 'load' 'pad_img_1_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2798 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_23 = load i5 %pad_img_1_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2798 'load' 'pad_img_1_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2799 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_23 = load i5 %pad_img_2_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2799 'load' 'pad_img_2_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2800 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_23 = load i5 %pad_img_2_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2800 'load' 'pad_img_2_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2801 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_23 = load i5 %pad_img_2_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2801 'load' 'pad_img_2_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2802 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_23 = load i5 %pad_img_2_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2802 'load' 'pad_img_2_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2803 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_23 = load i5 %pad_img_2_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2803 'load' 'pad_img_2_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2804 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_23 = load i5 %pad_img_2_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2804 'load' 'pad_img_2_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2805 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_23 = load i5 %pad_img_2_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2805 'load' 'pad_img_2_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2806 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_23 = load i5 %pad_img_3_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2806 'load' 'pad_img_3_0_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2807 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_23 = load i5 %pad_img_3_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2807 'load' 'pad_img_3_1_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2808 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_23 = load i5 %pad_img_3_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2808 'load' 'pad_img_3_2_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2809 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_23 = load i5 %pad_img_3_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2809 'load' 'pad_img_3_3_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2810 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_23 = load i5 %pad_img_3_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2810 'load' 'pad_img_3_4_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2811 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_23 = load i5 %pad_img_3_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2811 'load' 'pad_img_3_5_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2812 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_23 = load i5 %pad_img_3_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2812 'load' 'pad_img_3_6_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2813 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_23 = load i5 %pad_img_4_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2813 'load' 'pad_img_4_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2814 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_23 = load i5 %pad_img_4_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2814 'load' 'pad_img_4_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2815 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_23 = load i5 %pad_img_4_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2815 'load' 'pad_img_4_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2816 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_23 = load i5 %pad_img_4_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2816 'load' 'pad_img_4_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2817 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_23 = load i5 %pad_img_4_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2817 'load' 'pad_img_4_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2818 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_23 = load i5 %pad_img_4_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2818 'load' 'pad_img_4_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2819 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_23 = load i5 %pad_img_4_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2819 'load' 'pad_img_4_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2820 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_23 = load i5 %pad_img_5_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2820 'load' 'pad_img_5_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2821 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_23 = load i5 %pad_img_5_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2821 'load' 'pad_img_5_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2822 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_23 = load i5 %pad_img_5_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2822 'load' 'pad_img_5_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2823 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_23 = load i5 %pad_img_5_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2823 'load' 'pad_img_5_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2824 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_23 = load i5 %pad_img_5_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2824 'load' 'pad_img_5_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2825 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_23 = load i5 %pad_img_5_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2825 'load' 'pad_img_5_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2826 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_23 = load i5 %pad_img_5_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2826 'load' 'pad_img_5_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2827 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_23 = load i5 %pad_img_6_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2827 'load' 'pad_img_6_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2828 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_23 = load i5 %pad_img_6_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2828 'load' 'pad_img_6_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2829 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_23 = load i5 %pad_img_6_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2829 'load' 'pad_img_6_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2830 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_23 = load i5 %pad_img_6_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2830 'load' 'pad_img_6_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2831 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_23 = load i5 %pad_img_6_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2831 'load' 'pad_img_6_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2832 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_23 = load i5 %pad_img_6_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2832 'load' 'pad_img_6_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2833 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_23 = load i5 %pad_img_6_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2833 'load' 'pad_img_6_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2834 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_24 = load i5 %pad_img_0_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2834 'load' 'pad_img_0_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2835 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_24 = load i5 %pad_img_0_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2835 'load' 'pad_img_0_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2836 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_24 = load i5 %pad_img_0_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2836 'load' 'pad_img_0_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2837 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_24 = load i5 %pad_img_0_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2837 'load' 'pad_img_0_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2838 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_24 = load i5 %pad_img_0_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2838 'load' 'pad_img_0_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2839 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_24 = load i5 %pad_img_0_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2839 'load' 'pad_img_0_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2840 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_24 = load i5 %pad_img_0_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2840 'load' 'pad_img_0_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2841 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_24 = load i5 %pad_img_1_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2841 'load' 'pad_img_1_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2842 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_24 = load i5 %pad_img_1_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2842 'load' 'pad_img_1_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2843 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_24 = load i5 %pad_img_1_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2843 'load' 'pad_img_1_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2844 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_24 = load i5 %pad_img_1_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2844 'load' 'pad_img_1_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2845 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_24 = load i5 %pad_img_1_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2845 'load' 'pad_img_1_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2846 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_24 = load i5 %pad_img_1_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2846 'load' 'pad_img_1_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2847 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_24 = load i5 %pad_img_1_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2847 'load' 'pad_img_1_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2848 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_24 = load i5 %pad_img_2_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2848 'load' 'pad_img_2_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2849 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_24 = load i5 %pad_img_2_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2849 'load' 'pad_img_2_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2850 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_24 = load i5 %pad_img_2_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2850 'load' 'pad_img_2_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2851 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_24 = load i5 %pad_img_2_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2851 'load' 'pad_img_2_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2852 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_24 = load i5 %pad_img_2_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2852 'load' 'pad_img_2_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2853 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_24 = load i5 %pad_img_2_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2853 'load' 'pad_img_2_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2854 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_24 = load i5 %pad_img_2_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2854 'load' 'pad_img_2_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2855 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_24 = load i5 %pad_img_3_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2855 'load' 'pad_img_3_0_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2856 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_24 = load i5 %pad_img_3_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2856 'load' 'pad_img_3_1_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2857 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_24 = load i5 %pad_img_3_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2857 'load' 'pad_img_3_2_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2858 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_24 = load i5 %pad_img_3_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2858 'load' 'pad_img_3_3_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2859 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_24 = load i5 %pad_img_3_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2859 'load' 'pad_img_3_4_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2860 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_24 = load i5 %pad_img_3_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2860 'load' 'pad_img_3_5_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2861 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_24 = load i5 %pad_img_3_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2861 'load' 'pad_img_3_6_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2862 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_24 = load i5 %pad_img_4_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2862 'load' 'pad_img_4_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2863 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_24 = load i5 %pad_img_4_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2863 'load' 'pad_img_4_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2864 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_24 = load i5 %pad_img_4_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2864 'load' 'pad_img_4_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2865 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_24 = load i5 %pad_img_4_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2865 'load' 'pad_img_4_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2866 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_24 = load i5 %pad_img_4_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2866 'load' 'pad_img_4_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2867 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_24 = load i5 %pad_img_4_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2867 'load' 'pad_img_4_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2868 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_24 = load i5 %pad_img_4_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2868 'load' 'pad_img_4_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2869 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_24 = load i5 %pad_img_5_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2869 'load' 'pad_img_5_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2870 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_24 = load i5 %pad_img_5_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2870 'load' 'pad_img_5_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2871 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_24 = load i5 %pad_img_5_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2871 'load' 'pad_img_5_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2872 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_24 = load i5 %pad_img_5_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2872 'load' 'pad_img_5_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2873 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_24 = load i5 %pad_img_5_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2873 'load' 'pad_img_5_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2874 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_24 = load i5 %pad_img_5_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2874 'load' 'pad_img_5_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2875 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_24 = load i5 %pad_img_5_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2875 'load' 'pad_img_5_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2876 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_24 = load i5 %pad_img_6_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2876 'load' 'pad_img_6_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2877 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_24 = load i5 %pad_img_6_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2877 'load' 'pad_img_6_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2878 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_24 = load i5 %pad_img_6_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2878 'load' 'pad_img_6_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2879 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_24 = load i5 %pad_img_6_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2879 'load' 'pad_img_6_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2880 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_24 = load i5 %pad_img_6_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2880 'load' 'pad_img_6_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2881 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_24 = load i5 %pad_img_6_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2881 'load' 'pad_img_6_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2882 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_24 = load i5 %pad_img_6_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2882 'load' 'pad_img_6_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2883 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_25 = load i5 %pad_img_0_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2883 'load' 'pad_img_0_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2884 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_25 = load i5 %pad_img_0_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2884 'load' 'pad_img_0_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2885 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_25 = load i5 %pad_img_0_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2885 'load' 'pad_img_0_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2886 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_25 = load i5 %pad_img_0_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2886 'load' 'pad_img_0_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2887 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_25 = load i5 %pad_img_0_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2887 'load' 'pad_img_0_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2888 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_25 = load i5 %pad_img_0_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2888 'load' 'pad_img_0_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2889 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_25 = load i5 %pad_img_0_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2889 'load' 'pad_img_0_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2890 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_25 = load i5 %pad_img_1_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2890 'load' 'pad_img_1_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2891 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_25 = load i5 %pad_img_1_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2891 'load' 'pad_img_1_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2892 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_25 = load i5 %pad_img_1_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2892 'load' 'pad_img_1_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2893 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_25 = load i5 %pad_img_1_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2893 'load' 'pad_img_1_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2894 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_25 = load i5 %pad_img_1_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2894 'load' 'pad_img_1_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2895 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_25 = load i5 %pad_img_1_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2895 'load' 'pad_img_1_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2896 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_25 = load i5 %pad_img_1_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2896 'load' 'pad_img_1_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2897 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_25 = load i5 %pad_img_2_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2897 'load' 'pad_img_2_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2898 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_25 = load i5 %pad_img_2_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2898 'load' 'pad_img_2_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2899 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_25 = load i5 %pad_img_2_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2899 'load' 'pad_img_2_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2900 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_25 = load i5 %pad_img_2_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2900 'load' 'pad_img_2_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2901 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_25 = load i5 %pad_img_2_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2901 'load' 'pad_img_2_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2902 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_25 = load i5 %pad_img_2_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2902 'load' 'pad_img_2_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2903 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_25 = load i5 %pad_img_2_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2903 'load' 'pad_img_2_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2904 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_25 = load i5 %pad_img_3_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2904 'load' 'pad_img_3_0_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2905 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_25 = load i5 %pad_img_3_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2905 'load' 'pad_img_3_1_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2906 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_25 = load i5 %pad_img_3_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2906 'load' 'pad_img_3_2_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2907 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_25 = load i5 %pad_img_3_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2907 'load' 'pad_img_3_3_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2908 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_25 = load i5 %pad_img_3_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2908 'load' 'pad_img_3_4_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2909 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_25 = load i5 %pad_img_3_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2909 'load' 'pad_img_3_5_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2910 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_25 = load i5 %pad_img_3_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2910 'load' 'pad_img_3_6_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2911 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_25 = load i5 %pad_img_4_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2911 'load' 'pad_img_4_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2912 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_25 = load i5 %pad_img_4_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2912 'load' 'pad_img_4_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2913 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_25 = load i5 %pad_img_4_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2913 'load' 'pad_img_4_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2914 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_25 = load i5 %pad_img_4_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2914 'load' 'pad_img_4_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2915 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_25 = load i5 %pad_img_4_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2915 'load' 'pad_img_4_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2916 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_25 = load i5 %pad_img_4_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2916 'load' 'pad_img_4_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2917 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_25 = load i5 %pad_img_4_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2917 'load' 'pad_img_4_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2918 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_25 = load i5 %pad_img_5_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2918 'load' 'pad_img_5_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2919 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_25 = load i5 %pad_img_5_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2919 'load' 'pad_img_5_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2920 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_25 = load i5 %pad_img_5_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2920 'load' 'pad_img_5_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2921 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_25 = load i5 %pad_img_5_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2921 'load' 'pad_img_5_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2922 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_25 = load i5 %pad_img_5_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2922 'load' 'pad_img_5_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2923 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_25 = load i5 %pad_img_5_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2923 'load' 'pad_img_5_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2924 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_25 = load i5 %pad_img_5_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2924 'load' 'pad_img_5_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2925 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_25 = load i5 %pad_img_6_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2925 'load' 'pad_img_6_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2926 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_25 = load i5 %pad_img_6_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2926 'load' 'pad_img_6_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2927 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_25 = load i5 %pad_img_6_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2927 'load' 'pad_img_6_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2928 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_25 = load i5 %pad_img_6_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2928 'load' 'pad_img_6_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2929 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_25 = load i5 %pad_img_6_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2929 'load' 'pad_img_6_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2930 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_25 = load i5 %pad_img_6_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2930 'load' 'pad_img_6_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2931 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_25 = load i5 %pad_img_6_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2931 'load' 'pad_img_6_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2932 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_26 = load i5 %pad_img_0_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2932 'load' 'pad_img_0_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2933 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_26 = load i5 %pad_img_0_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2933 'load' 'pad_img_0_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2934 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_26 = load i5 %pad_img_0_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2934 'load' 'pad_img_0_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2935 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_26 = load i5 %pad_img_0_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2935 'load' 'pad_img_0_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2936 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_26 = load i5 %pad_img_0_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2936 'load' 'pad_img_0_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2937 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_26 = load i5 %pad_img_0_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2937 'load' 'pad_img_0_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2938 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_26 = load i5 %pad_img_0_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2938 'load' 'pad_img_0_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2939 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_26 = load i5 %pad_img_1_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2939 'load' 'pad_img_1_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2940 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_26 = load i5 %pad_img_1_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2940 'load' 'pad_img_1_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2941 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_26 = load i5 %pad_img_1_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2941 'load' 'pad_img_1_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2942 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_26 = load i5 %pad_img_1_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2942 'load' 'pad_img_1_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2943 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_26 = load i5 %pad_img_1_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2943 'load' 'pad_img_1_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2944 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_26 = load i5 %pad_img_1_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2944 'load' 'pad_img_1_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2945 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_26 = load i5 %pad_img_1_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2945 'load' 'pad_img_1_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2946 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_26 = load i5 %pad_img_2_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2946 'load' 'pad_img_2_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2947 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_26 = load i5 %pad_img_2_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2947 'load' 'pad_img_2_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2948 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_26 = load i5 %pad_img_2_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2948 'load' 'pad_img_2_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2949 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_26 = load i5 %pad_img_2_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2949 'load' 'pad_img_2_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2950 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_26 = load i5 %pad_img_2_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2950 'load' 'pad_img_2_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2951 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_26 = load i5 %pad_img_2_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2951 'load' 'pad_img_2_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2952 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_26 = load i5 %pad_img_2_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2952 'load' 'pad_img_2_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2953 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_26 = load i5 %pad_img_3_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2953 'load' 'pad_img_3_0_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2954 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_26 = load i5 %pad_img_3_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2954 'load' 'pad_img_3_1_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2955 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_26 = load i5 %pad_img_3_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2955 'load' 'pad_img_3_2_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2956 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_26 = load i5 %pad_img_3_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2956 'load' 'pad_img_3_3_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2957 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_26 = load i5 %pad_img_3_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2957 'load' 'pad_img_3_4_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2958 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_26 = load i5 %pad_img_3_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2958 'load' 'pad_img_3_5_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2959 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_26 = load i5 %pad_img_3_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2959 'load' 'pad_img_3_6_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2960 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_26 = load i5 %pad_img_4_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2960 'load' 'pad_img_4_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2961 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_26 = load i5 %pad_img_4_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2961 'load' 'pad_img_4_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2962 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_26 = load i5 %pad_img_4_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2962 'load' 'pad_img_4_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2963 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_26 = load i5 %pad_img_4_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2963 'load' 'pad_img_4_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2964 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_26 = load i5 %pad_img_4_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2964 'load' 'pad_img_4_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2965 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_26 = load i5 %pad_img_4_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2965 'load' 'pad_img_4_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2966 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_26 = load i5 %pad_img_4_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2966 'load' 'pad_img_4_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2967 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_26 = load i5 %pad_img_5_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2967 'load' 'pad_img_5_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2968 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_26 = load i5 %pad_img_5_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2968 'load' 'pad_img_5_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2969 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_26 = load i5 %pad_img_5_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2969 'load' 'pad_img_5_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2970 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_26 = load i5 %pad_img_5_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2970 'load' 'pad_img_5_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2971 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_26 = load i5 %pad_img_5_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2971 'load' 'pad_img_5_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2972 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_26 = load i5 %pad_img_5_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2972 'load' 'pad_img_5_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2973 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_26 = load i5 %pad_img_5_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2973 'load' 'pad_img_5_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2974 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_26 = load i5 %pad_img_6_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2974 'load' 'pad_img_6_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2975 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_26 = load i5 %pad_img_6_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2975 'load' 'pad_img_6_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2976 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_26 = load i5 %pad_img_6_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2976 'load' 'pad_img_6_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2977 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_26 = load i5 %pad_img_6_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2977 'load' 'pad_img_6_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2978 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_26 = load i5 %pad_img_6_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2978 'load' 'pad_img_6_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2979 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_26 = load i5 %pad_img_6_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2979 'load' 'pad_img_6_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2980 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_26 = load i5 %pad_img_6_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2980 'load' 'pad_img_6_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2981 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_27 = load i5 %pad_img_0_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2981 'load' 'pad_img_0_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2982 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_27 = load i5 %pad_img_0_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2982 'load' 'pad_img_0_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2983 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_27 = load i5 %pad_img_0_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2983 'load' 'pad_img_0_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2984 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_27 = load i5 %pad_img_0_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2984 'load' 'pad_img_0_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2985 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_27 = load i5 %pad_img_0_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2985 'load' 'pad_img_0_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2986 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_27 = load i5 %pad_img_0_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2986 'load' 'pad_img_0_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2987 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_27 = load i5 %pad_img_0_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2987 'load' 'pad_img_0_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2988 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_27 = load i5 %pad_img_1_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2988 'load' 'pad_img_1_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2989 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_27 = load i5 %pad_img_1_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2989 'load' 'pad_img_1_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2990 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_27 = load i5 %pad_img_1_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2990 'load' 'pad_img_1_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2991 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_27 = load i5 %pad_img_1_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2991 'load' 'pad_img_1_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2992 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_27 = load i5 %pad_img_1_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2992 'load' 'pad_img_1_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2993 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_27 = load i5 %pad_img_1_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2993 'load' 'pad_img_1_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2994 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_27 = load i5 %pad_img_1_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2994 'load' 'pad_img_1_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2995 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_27 = load i5 %pad_img_2_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2995 'load' 'pad_img_2_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2996 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_27 = load i5 %pad_img_2_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2996 'load' 'pad_img_2_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2997 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_27 = load i5 %pad_img_2_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2997 'load' 'pad_img_2_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2998 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_27 = load i5 %pad_img_2_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2998 'load' 'pad_img_2_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 2999 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_27 = load i5 %pad_img_2_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2999 'load' 'pad_img_2_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3000 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_27 = load i5 %pad_img_2_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3000 'load' 'pad_img_2_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3001 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_27 = load i5 %pad_img_2_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3001 'load' 'pad_img_2_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3002 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_27 = load i5 %pad_img_3_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3002 'load' 'pad_img_3_0_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3003 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_27 = load i5 %pad_img_3_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3003 'load' 'pad_img_3_1_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3004 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_27 = load i5 %pad_img_3_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3004 'load' 'pad_img_3_2_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3005 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_27 = load i5 %pad_img_3_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3005 'load' 'pad_img_3_3_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3006 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_27 = load i5 %pad_img_3_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3006 'load' 'pad_img_3_4_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3007 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_27 = load i5 %pad_img_3_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3007 'load' 'pad_img_3_5_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3008 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_27 = load i5 %pad_img_3_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3008 'load' 'pad_img_3_6_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3009 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_27 = load i5 %pad_img_4_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3009 'load' 'pad_img_4_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3010 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_27 = load i5 %pad_img_4_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3010 'load' 'pad_img_4_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3011 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_27 = load i5 %pad_img_4_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3011 'load' 'pad_img_4_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3012 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_27 = load i5 %pad_img_4_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3012 'load' 'pad_img_4_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3013 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_27 = load i5 %pad_img_4_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3013 'load' 'pad_img_4_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3014 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_27 = load i5 %pad_img_4_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3014 'load' 'pad_img_4_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3015 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_27 = load i5 %pad_img_4_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3015 'load' 'pad_img_4_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3016 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_27 = load i5 %pad_img_5_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3016 'load' 'pad_img_5_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3017 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_27 = load i5 %pad_img_5_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3017 'load' 'pad_img_5_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3018 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_27 = load i5 %pad_img_5_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3018 'load' 'pad_img_5_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3019 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_27 = load i5 %pad_img_5_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3019 'load' 'pad_img_5_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3020 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_27 = load i5 %pad_img_5_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3020 'load' 'pad_img_5_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3021 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_27 = load i5 %pad_img_5_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3021 'load' 'pad_img_5_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3022 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_27 = load i5 %pad_img_5_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3022 'load' 'pad_img_5_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3023 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_27 = load i5 %pad_img_6_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3023 'load' 'pad_img_6_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3024 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_27 = load i5 %pad_img_6_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3024 'load' 'pad_img_6_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3025 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_27 = load i5 %pad_img_6_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3025 'load' 'pad_img_6_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3026 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_27 = load i5 %pad_img_6_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3026 'load' 'pad_img_6_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3027 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_27 = load i5 %pad_img_6_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3027 'load' 'pad_img_6_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3028 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_27 = load i5 %pad_img_6_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3028 'load' 'pad_img_6_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3029 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_27 = load i5 %pad_img_6_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3029 'load' 'pad_img_6_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3030 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln38_4 = mul i13 %zext_ln38_9, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 3030 'mul' 'mul_ln38_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3031 [1/1] (0.00ns)   --->   "%udiv_ln38_4_cast = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul_ln38_4, i32 9, i32 11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3031 'partselect' 'udiv_ln38_4_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3032 [1/1] (0.00ns)   --->   "%zext_ln39_107 = zext i3 %udiv_ln38_4_cast" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3032 'zext' 'zext_ln39_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3033 [1/1] (0.00ns)   --->   "%tmp_2179 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %udiv_ln38_4_cast, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3033 'bitconcatenate' 'tmp_2179' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3034 [1/1] (1.78ns)   --->   "%add_ln39_32 = add i5 %tmp_2179, i5 %zext_ln39_107" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3034 'add' 'add_ln39_32' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3035 [1/1] (1.78ns)   --->   "%add_ln39_33 = add i5 %add_ln39_32, i5 %zext_ln38_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3035 'add' 'add_ln39_33' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3036 [1/1] (0.00ns)   --->   "%zext_ln39_108 = zext i5 %add_ln39_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3036 'zext' 'zext_ln39_108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3037 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_28 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3037 'getelementptr' 'pad_img_0_0_addr_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3038 [1/1] (1.78ns)   --->   "%add_ln39_34 = add i5 %add_ln39_32, i5 %zext_ln39_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3038 'add' 'add_ln39_34' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln39_109 = zext i5 %add_ln39_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3039 'zext' 'zext_ln39_109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3040 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_29 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3040 'getelementptr' 'pad_img_0_0_addr_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3041 [1/1] (1.78ns)   --->   "%add_ln39_35 = add i5 %add_ln39_32, i5 %zext_ln39_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3041 'add' 'add_ln39_35' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln39_110 = zext i5 %add_ln39_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3042 'zext' 'zext_ln39_110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3043 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_30 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3043 'getelementptr' 'pad_img_0_0_addr_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3044 [1/1] (1.78ns)   --->   "%add_ln39_36 = add i5 %add_ln39_32, i5 %zext_ln39_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3044 'add' 'add_ln39_36' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln39_111 = zext i5 %add_ln39_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3045 'zext' 'zext_ln39_111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3046 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_31 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3046 'getelementptr' 'pad_img_0_0_addr_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3047 [1/1] (1.78ns)   --->   "%add_ln39_37 = add i5 %add_ln39_32, i5 %zext_ln39_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3047 'add' 'add_ln39_37' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3048 [1/1] (0.00ns)   --->   "%zext_ln39_112 = zext i5 %add_ln39_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3048 'zext' 'zext_ln39_112' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3049 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_32 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3049 'getelementptr' 'pad_img_0_0_addr_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3050 [1/1] (1.78ns)   --->   "%add_ln39_38 = add i5 %add_ln39_32, i5 %zext_ln39_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3050 'add' 'add_ln39_38' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3051 [1/1] (0.00ns)   --->   "%zext_ln39_113 = zext i5 %add_ln39_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3051 'zext' 'zext_ln39_113' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3052 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_33 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3052 'getelementptr' 'pad_img_0_0_addr_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3053 [1/1] (1.78ns)   --->   "%add_ln39_39 = add i5 %add_ln39_32, i5 %zext_ln39_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3053 'add' 'add_ln39_39' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3054 [1/1] (0.00ns)   --->   "%zext_ln39_114 = zext i5 %add_ln39_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3054 'zext' 'zext_ln39_114' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3055 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_34 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3055 'getelementptr' 'pad_img_0_0_addr_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3056 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_28 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3056 'getelementptr' 'pad_img_0_1_addr_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3057 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_29 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3057 'getelementptr' 'pad_img_0_1_addr_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3058 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_30 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3058 'getelementptr' 'pad_img_0_1_addr_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3059 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_31 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3059 'getelementptr' 'pad_img_0_1_addr_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3060 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_32 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3060 'getelementptr' 'pad_img_0_1_addr_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3061 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_33 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3061 'getelementptr' 'pad_img_0_1_addr_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3062 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_34 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3062 'getelementptr' 'pad_img_0_1_addr_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3063 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_28 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3063 'getelementptr' 'pad_img_0_2_addr_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3064 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_29 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3064 'getelementptr' 'pad_img_0_2_addr_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3065 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_30 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3065 'getelementptr' 'pad_img_0_2_addr_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3066 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_31 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3066 'getelementptr' 'pad_img_0_2_addr_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3067 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_32 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3067 'getelementptr' 'pad_img_0_2_addr_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3068 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_33 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3068 'getelementptr' 'pad_img_0_2_addr_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3069 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_34 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3069 'getelementptr' 'pad_img_0_2_addr_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3070 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_28 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3070 'getelementptr' 'pad_img_0_3_addr_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3071 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_29 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3071 'getelementptr' 'pad_img_0_3_addr_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3072 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_30 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3072 'getelementptr' 'pad_img_0_3_addr_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3073 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_31 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3073 'getelementptr' 'pad_img_0_3_addr_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3074 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_32 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3074 'getelementptr' 'pad_img_0_3_addr_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3075 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_33 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3075 'getelementptr' 'pad_img_0_3_addr_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3076 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_34 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3076 'getelementptr' 'pad_img_0_3_addr_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3077 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_28 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3077 'getelementptr' 'pad_img_0_4_addr_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3078 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_29 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3078 'getelementptr' 'pad_img_0_4_addr_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3079 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_30 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3079 'getelementptr' 'pad_img_0_4_addr_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3080 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_31 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3080 'getelementptr' 'pad_img_0_4_addr_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3081 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_32 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3081 'getelementptr' 'pad_img_0_4_addr_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3082 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_33 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3082 'getelementptr' 'pad_img_0_4_addr_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3083 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_34 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3083 'getelementptr' 'pad_img_0_4_addr_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3084 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_28 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3084 'getelementptr' 'pad_img_0_5_addr_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3085 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_29 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3085 'getelementptr' 'pad_img_0_5_addr_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3086 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_30 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3086 'getelementptr' 'pad_img_0_5_addr_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3087 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_31 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3087 'getelementptr' 'pad_img_0_5_addr_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3088 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_32 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3088 'getelementptr' 'pad_img_0_5_addr_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3089 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_33 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3089 'getelementptr' 'pad_img_0_5_addr_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3090 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_34 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3090 'getelementptr' 'pad_img_0_5_addr_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3091 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_28 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3091 'getelementptr' 'pad_img_0_6_addr_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3092 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_29 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3092 'getelementptr' 'pad_img_0_6_addr_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3093 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_30 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3093 'getelementptr' 'pad_img_0_6_addr_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3094 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_31 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3094 'getelementptr' 'pad_img_0_6_addr_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3095 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_32 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3095 'getelementptr' 'pad_img_0_6_addr_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3096 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_33 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3096 'getelementptr' 'pad_img_0_6_addr_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3097 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_34 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3097 'getelementptr' 'pad_img_0_6_addr_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3098 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_28 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3098 'getelementptr' 'pad_img_1_0_addr_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3099 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_29 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3099 'getelementptr' 'pad_img_1_0_addr_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3100 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_30 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3100 'getelementptr' 'pad_img_1_0_addr_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3101 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_31 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3101 'getelementptr' 'pad_img_1_0_addr_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3102 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_32 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3102 'getelementptr' 'pad_img_1_0_addr_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3103 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_33 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3103 'getelementptr' 'pad_img_1_0_addr_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3104 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_34 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3104 'getelementptr' 'pad_img_1_0_addr_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3105 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_28 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3105 'getelementptr' 'pad_img_1_1_addr_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3106 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_29 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3106 'getelementptr' 'pad_img_1_1_addr_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3107 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_30 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3107 'getelementptr' 'pad_img_1_1_addr_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3108 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_31 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3108 'getelementptr' 'pad_img_1_1_addr_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3109 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_32 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3109 'getelementptr' 'pad_img_1_1_addr_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3110 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_33 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3110 'getelementptr' 'pad_img_1_1_addr_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3111 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_34 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3111 'getelementptr' 'pad_img_1_1_addr_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3112 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_28 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3112 'getelementptr' 'pad_img_1_2_addr_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3113 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_29 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3113 'getelementptr' 'pad_img_1_2_addr_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3114 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_30 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3114 'getelementptr' 'pad_img_1_2_addr_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3115 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_31 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3115 'getelementptr' 'pad_img_1_2_addr_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3116 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_32 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3116 'getelementptr' 'pad_img_1_2_addr_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3117 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_33 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3117 'getelementptr' 'pad_img_1_2_addr_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3118 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_34 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3118 'getelementptr' 'pad_img_1_2_addr_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3119 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_28 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3119 'getelementptr' 'pad_img_1_3_addr_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3120 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_29 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3120 'getelementptr' 'pad_img_1_3_addr_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3121 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_30 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3121 'getelementptr' 'pad_img_1_3_addr_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3122 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_31 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3122 'getelementptr' 'pad_img_1_3_addr_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3123 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_32 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3123 'getelementptr' 'pad_img_1_3_addr_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3124 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_33 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3124 'getelementptr' 'pad_img_1_3_addr_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3125 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_34 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3125 'getelementptr' 'pad_img_1_3_addr_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3126 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_28 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3126 'getelementptr' 'pad_img_1_4_addr_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3127 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_29 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3127 'getelementptr' 'pad_img_1_4_addr_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3128 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_30 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3128 'getelementptr' 'pad_img_1_4_addr_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3129 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_31 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3129 'getelementptr' 'pad_img_1_4_addr_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3130 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_32 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3130 'getelementptr' 'pad_img_1_4_addr_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3131 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_33 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3131 'getelementptr' 'pad_img_1_4_addr_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3132 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_34 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3132 'getelementptr' 'pad_img_1_4_addr_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3133 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_28 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3133 'getelementptr' 'pad_img_1_5_addr_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3134 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_29 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3134 'getelementptr' 'pad_img_1_5_addr_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3135 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_30 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3135 'getelementptr' 'pad_img_1_5_addr_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3136 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_31 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3136 'getelementptr' 'pad_img_1_5_addr_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3137 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_32 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3137 'getelementptr' 'pad_img_1_5_addr_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3138 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_33 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3138 'getelementptr' 'pad_img_1_5_addr_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3139 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_34 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3139 'getelementptr' 'pad_img_1_5_addr_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3140 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_28 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3140 'getelementptr' 'pad_img_1_6_addr_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3141 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_29 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3141 'getelementptr' 'pad_img_1_6_addr_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3142 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_30 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3142 'getelementptr' 'pad_img_1_6_addr_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3143 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_31 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3143 'getelementptr' 'pad_img_1_6_addr_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3144 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_32 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3144 'getelementptr' 'pad_img_1_6_addr_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3145 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_33 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3145 'getelementptr' 'pad_img_1_6_addr_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3146 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_34 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3146 'getelementptr' 'pad_img_1_6_addr_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3147 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_28 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3147 'getelementptr' 'pad_img_2_0_addr_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3148 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_29 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3148 'getelementptr' 'pad_img_2_0_addr_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3149 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_30 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3149 'getelementptr' 'pad_img_2_0_addr_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3150 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_31 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3150 'getelementptr' 'pad_img_2_0_addr_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3151 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_32 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3151 'getelementptr' 'pad_img_2_0_addr_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3152 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_33 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3152 'getelementptr' 'pad_img_2_0_addr_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3153 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_34 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3153 'getelementptr' 'pad_img_2_0_addr_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3154 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_28 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3154 'getelementptr' 'pad_img_2_1_addr_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3155 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_29 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3155 'getelementptr' 'pad_img_2_1_addr_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3156 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_30 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3156 'getelementptr' 'pad_img_2_1_addr_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3157 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_31 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3157 'getelementptr' 'pad_img_2_1_addr_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3158 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_32 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3158 'getelementptr' 'pad_img_2_1_addr_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3159 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_33 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3159 'getelementptr' 'pad_img_2_1_addr_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3160 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_34 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3160 'getelementptr' 'pad_img_2_1_addr_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3161 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_28 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3161 'getelementptr' 'pad_img_2_2_addr_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3162 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_29 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3162 'getelementptr' 'pad_img_2_2_addr_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3163 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_30 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3163 'getelementptr' 'pad_img_2_2_addr_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3164 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_31 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3164 'getelementptr' 'pad_img_2_2_addr_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3165 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_32 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3165 'getelementptr' 'pad_img_2_2_addr_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3166 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_33 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3166 'getelementptr' 'pad_img_2_2_addr_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3167 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_34 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3167 'getelementptr' 'pad_img_2_2_addr_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3168 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_28 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3168 'getelementptr' 'pad_img_2_3_addr_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3169 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_29 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3169 'getelementptr' 'pad_img_2_3_addr_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3170 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_30 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3170 'getelementptr' 'pad_img_2_3_addr_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3171 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_31 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3171 'getelementptr' 'pad_img_2_3_addr_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3172 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_32 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3172 'getelementptr' 'pad_img_2_3_addr_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3173 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_33 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3173 'getelementptr' 'pad_img_2_3_addr_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3174 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_34 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3174 'getelementptr' 'pad_img_2_3_addr_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3175 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_28 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3175 'getelementptr' 'pad_img_2_4_addr_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3176 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_29 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3176 'getelementptr' 'pad_img_2_4_addr_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3177 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_30 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3177 'getelementptr' 'pad_img_2_4_addr_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3178 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_31 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3178 'getelementptr' 'pad_img_2_4_addr_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3179 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_32 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3179 'getelementptr' 'pad_img_2_4_addr_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3180 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_33 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3180 'getelementptr' 'pad_img_2_4_addr_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3181 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_34 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3181 'getelementptr' 'pad_img_2_4_addr_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3182 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_28 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3182 'getelementptr' 'pad_img_2_5_addr_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3183 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_29 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3183 'getelementptr' 'pad_img_2_5_addr_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3184 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_30 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3184 'getelementptr' 'pad_img_2_5_addr_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3185 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_31 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3185 'getelementptr' 'pad_img_2_5_addr_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3186 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_32 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3186 'getelementptr' 'pad_img_2_5_addr_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3187 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_33 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3187 'getelementptr' 'pad_img_2_5_addr_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3188 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_34 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3188 'getelementptr' 'pad_img_2_5_addr_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3189 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_28 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3189 'getelementptr' 'pad_img_2_6_addr_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3190 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_29 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3190 'getelementptr' 'pad_img_2_6_addr_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3191 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_30 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3191 'getelementptr' 'pad_img_2_6_addr_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3192 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_31 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3192 'getelementptr' 'pad_img_2_6_addr_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3193 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_32 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3193 'getelementptr' 'pad_img_2_6_addr_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3194 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_33 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3194 'getelementptr' 'pad_img_2_6_addr_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3195 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_34 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3195 'getelementptr' 'pad_img_2_6_addr_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3196 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_28 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3196 'getelementptr' 'pad_img_3_0_addr_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3197 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_29 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3197 'getelementptr' 'pad_img_3_0_addr_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3198 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_30 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3198 'getelementptr' 'pad_img_3_0_addr_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3199 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_31 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3199 'getelementptr' 'pad_img_3_0_addr_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3200 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_32 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3200 'getelementptr' 'pad_img_3_0_addr_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3201 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_33 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3201 'getelementptr' 'pad_img_3_0_addr_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3202 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_34 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3202 'getelementptr' 'pad_img_3_0_addr_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3203 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_28 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3203 'getelementptr' 'pad_img_3_1_addr_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3204 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_29 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3204 'getelementptr' 'pad_img_3_1_addr_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3205 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_30 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3205 'getelementptr' 'pad_img_3_1_addr_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3206 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_31 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3206 'getelementptr' 'pad_img_3_1_addr_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3207 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_32 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3207 'getelementptr' 'pad_img_3_1_addr_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3208 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_33 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3208 'getelementptr' 'pad_img_3_1_addr_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3209 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_34 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3209 'getelementptr' 'pad_img_3_1_addr_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3210 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_28 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3210 'getelementptr' 'pad_img_3_2_addr_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3211 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_29 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3211 'getelementptr' 'pad_img_3_2_addr_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3212 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_30 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3212 'getelementptr' 'pad_img_3_2_addr_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3213 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_31 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3213 'getelementptr' 'pad_img_3_2_addr_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3214 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_32 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3214 'getelementptr' 'pad_img_3_2_addr_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3215 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_33 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3215 'getelementptr' 'pad_img_3_2_addr_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3216 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_34 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3216 'getelementptr' 'pad_img_3_2_addr_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3217 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_28 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3217 'getelementptr' 'pad_img_3_3_addr_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3218 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_29 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3218 'getelementptr' 'pad_img_3_3_addr_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3219 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_30 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3219 'getelementptr' 'pad_img_3_3_addr_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3220 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_31 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3220 'getelementptr' 'pad_img_3_3_addr_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3221 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_32 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3221 'getelementptr' 'pad_img_3_3_addr_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3222 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_33 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3222 'getelementptr' 'pad_img_3_3_addr_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3223 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_34 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3223 'getelementptr' 'pad_img_3_3_addr_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3224 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_28 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3224 'getelementptr' 'pad_img_3_4_addr_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3225 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_29 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3225 'getelementptr' 'pad_img_3_4_addr_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3226 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_30 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3226 'getelementptr' 'pad_img_3_4_addr_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3227 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_31 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3227 'getelementptr' 'pad_img_3_4_addr_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3228 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_32 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3228 'getelementptr' 'pad_img_3_4_addr_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3229 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_33 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3229 'getelementptr' 'pad_img_3_4_addr_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3230 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_34 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3230 'getelementptr' 'pad_img_3_4_addr_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3231 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_28 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3231 'getelementptr' 'pad_img_3_5_addr_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3232 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_29 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3232 'getelementptr' 'pad_img_3_5_addr_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3233 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_30 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3233 'getelementptr' 'pad_img_3_5_addr_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3234 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_31 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3234 'getelementptr' 'pad_img_3_5_addr_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3235 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_32 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3235 'getelementptr' 'pad_img_3_5_addr_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3236 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_33 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3236 'getelementptr' 'pad_img_3_5_addr_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3237 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_34 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3237 'getelementptr' 'pad_img_3_5_addr_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3238 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_28 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3238 'getelementptr' 'pad_img_3_6_addr_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3239 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_29 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3239 'getelementptr' 'pad_img_3_6_addr_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3240 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_30 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3240 'getelementptr' 'pad_img_3_6_addr_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3241 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_31 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3241 'getelementptr' 'pad_img_3_6_addr_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3242 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_32 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3242 'getelementptr' 'pad_img_3_6_addr_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3243 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_33 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3243 'getelementptr' 'pad_img_3_6_addr_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3244 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_34 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3244 'getelementptr' 'pad_img_3_6_addr_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3245 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_28 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3245 'getelementptr' 'pad_img_4_0_addr_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 3246 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_29 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3246 'getelementptr' 'pad_img_4_0_addr_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 3247 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_30 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3247 'getelementptr' 'pad_img_4_0_addr_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 3248 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_31 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3248 'getelementptr' 'pad_img_4_0_addr_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 3249 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_32 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3249 'getelementptr' 'pad_img_4_0_addr_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 3250 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_33 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3250 'getelementptr' 'pad_img_4_0_addr_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 3251 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_34 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3251 'getelementptr' 'pad_img_4_0_addr_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 3252 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_28 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3252 'getelementptr' 'pad_img_4_1_addr_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 3253 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_29 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3253 'getelementptr' 'pad_img_4_1_addr_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 3254 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_30 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3254 'getelementptr' 'pad_img_4_1_addr_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 3255 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_31 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3255 'getelementptr' 'pad_img_4_1_addr_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 3256 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_32 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3256 'getelementptr' 'pad_img_4_1_addr_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 3257 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_33 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3257 'getelementptr' 'pad_img_4_1_addr_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 3258 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_34 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3258 'getelementptr' 'pad_img_4_1_addr_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 3259 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_28 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3259 'getelementptr' 'pad_img_4_2_addr_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 3260 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_29 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3260 'getelementptr' 'pad_img_4_2_addr_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 3261 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_30 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3261 'getelementptr' 'pad_img_4_2_addr_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 3262 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_31 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3262 'getelementptr' 'pad_img_4_2_addr_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 3263 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_32 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3263 'getelementptr' 'pad_img_4_2_addr_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 3264 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_33 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3264 'getelementptr' 'pad_img_4_2_addr_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 3265 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_34 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3265 'getelementptr' 'pad_img_4_2_addr_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 3266 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_28 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3266 'getelementptr' 'pad_img_4_3_addr_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 3267 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_29 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3267 'getelementptr' 'pad_img_4_3_addr_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 3268 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_30 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3268 'getelementptr' 'pad_img_4_3_addr_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 3269 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_31 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3269 'getelementptr' 'pad_img_4_3_addr_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 3270 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_32 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3270 'getelementptr' 'pad_img_4_3_addr_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 3271 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_33 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3271 'getelementptr' 'pad_img_4_3_addr_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 3272 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_34 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3272 'getelementptr' 'pad_img_4_3_addr_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 3273 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_28 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3273 'getelementptr' 'pad_img_4_4_addr_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 3274 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_29 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3274 'getelementptr' 'pad_img_4_4_addr_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 3275 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_30 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3275 'getelementptr' 'pad_img_4_4_addr_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 3276 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_31 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3276 'getelementptr' 'pad_img_4_4_addr_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 3277 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_32 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3277 'getelementptr' 'pad_img_4_4_addr_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 3278 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_33 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3278 'getelementptr' 'pad_img_4_4_addr_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 3279 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_34 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3279 'getelementptr' 'pad_img_4_4_addr_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 3280 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_28 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3280 'getelementptr' 'pad_img_4_5_addr_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 3281 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_29 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3281 'getelementptr' 'pad_img_4_5_addr_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 3282 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_30 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3282 'getelementptr' 'pad_img_4_5_addr_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 3283 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_31 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3283 'getelementptr' 'pad_img_4_5_addr_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 3284 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_32 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3284 'getelementptr' 'pad_img_4_5_addr_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 3285 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_33 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3285 'getelementptr' 'pad_img_4_5_addr_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 3286 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_34 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3286 'getelementptr' 'pad_img_4_5_addr_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 3287 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_28 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3287 'getelementptr' 'pad_img_4_6_addr_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 3288 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_29 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3288 'getelementptr' 'pad_img_4_6_addr_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 3289 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_30 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3289 'getelementptr' 'pad_img_4_6_addr_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 3290 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_31 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3290 'getelementptr' 'pad_img_4_6_addr_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 3291 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_32 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3291 'getelementptr' 'pad_img_4_6_addr_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 3292 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_33 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3292 'getelementptr' 'pad_img_4_6_addr_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 3293 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_34 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3293 'getelementptr' 'pad_img_4_6_addr_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 3294 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_28 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3294 'getelementptr' 'pad_img_5_0_addr_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3295 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_29 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3295 'getelementptr' 'pad_img_5_0_addr_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3296 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_30 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3296 'getelementptr' 'pad_img_5_0_addr_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3297 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_31 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3297 'getelementptr' 'pad_img_5_0_addr_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3298 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_32 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3298 'getelementptr' 'pad_img_5_0_addr_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3299 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_33 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3299 'getelementptr' 'pad_img_5_0_addr_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3300 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_34 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3300 'getelementptr' 'pad_img_5_0_addr_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3301 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_28 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3301 'getelementptr' 'pad_img_5_1_addr_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3302 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_29 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3302 'getelementptr' 'pad_img_5_1_addr_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3303 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_30 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3303 'getelementptr' 'pad_img_5_1_addr_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3304 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_31 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3304 'getelementptr' 'pad_img_5_1_addr_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3305 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_32 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3305 'getelementptr' 'pad_img_5_1_addr_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3306 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_33 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3306 'getelementptr' 'pad_img_5_1_addr_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3307 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_34 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3307 'getelementptr' 'pad_img_5_1_addr_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3308 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_28 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3308 'getelementptr' 'pad_img_5_2_addr_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3309 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_29 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3309 'getelementptr' 'pad_img_5_2_addr_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3310 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_30 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3310 'getelementptr' 'pad_img_5_2_addr_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3311 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_31 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3311 'getelementptr' 'pad_img_5_2_addr_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3312 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_32 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3312 'getelementptr' 'pad_img_5_2_addr_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3313 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_33 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3313 'getelementptr' 'pad_img_5_2_addr_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3314 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_34 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3314 'getelementptr' 'pad_img_5_2_addr_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3315 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_28 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3315 'getelementptr' 'pad_img_5_3_addr_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3316 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_29 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3316 'getelementptr' 'pad_img_5_3_addr_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3317 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_30 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3317 'getelementptr' 'pad_img_5_3_addr_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3318 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_31 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3318 'getelementptr' 'pad_img_5_3_addr_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3319 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_32 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3319 'getelementptr' 'pad_img_5_3_addr_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3320 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_33 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3320 'getelementptr' 'pad_img_5_3_addr_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3321 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_34 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3321 'getelementptr' 'pad_img_5_3_addr_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3322 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_28 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3322 'getelementptr' 'pad_img_5_4_addr_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3323 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_29 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3323 'getelementptr' 'pad_img_5_4_addr_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3324 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_30 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3324 'getelementptr' 'pad_img_5_4_addr_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3325 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_31 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3325 'getelementptr' 'pad_img_5_4_addr_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3326 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_32 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3326 'getelementptr' 'pad_img_5_4_addr_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3327 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_33 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3327 'getelementptr' 'pad_img_5_4_addr_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3328 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_34 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3328 'getelementptr' 'pad_img_5_4_addr_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3329 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_28 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3329 'getelementptr' 'pad_img_5_5_addr_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3330 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_29 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3330 'getelementptr' 'pad_img_5_5_addr_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3331 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_30 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3331 'getelementptr' 'pad_img_5_5_addr_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3332 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_31 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3332 'getelementptr' 'pad_img_5_5_addr_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3333 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_32 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3333 'getelementptr' 'pad_img_5_5_addr_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3334 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_33 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3334 'getelementptr' 'pad_img_5_5_addr_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3335 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_34 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3335 'getelementptr' 'pad_img_5_5_addr_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3336 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_28 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3336 'getelementptr' 'pad_img_5_6_addr_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3337 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_29 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3337 'getelementptr' 'pad_img_5_6_addr_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3338 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_30 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3338 'getelementptr' 'pad_img_5_6_addr_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3339 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_31 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3339 'getelementptr' 'pad_img_5_6_addr_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3340 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_32 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3340 'getelementptr' 'pad_img_5_6_addr_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3341 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_33 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3341 'getelementptr' 'pad_img_5_6_addr_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3342 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_34 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3342 'getelementptr' 'pad_img_5_6_addr_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 3343 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_28 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3343 'getelementptr' 'pad_img_6_0_addr_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3344 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_29 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3344 'getelementptr' 'pad_img_6_0_addr_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3345 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_30 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3345 'getelementptr' 'pad_img_6_0_addr_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3346 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_31 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3346 'getelementptr' 'pad_img_6_0_addr_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3347 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_32 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3347 'getelementptr' 'pad_img_6_0_addr_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3348 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_33 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3348 'getelementptr' 'pad_img_6_0_addr_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3349 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_34 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3349 'getelementptr' 'pad_img_6_0_addr_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3350 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_28 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3350 'getelementptr' 'pad_img_6_1_addr_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3351 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_29 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3351 'getelementptr' 'pad_img_6_1_addr_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3352 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_30 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3352 'getelementptr' 'pad_img_6_1_addr_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3353 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_31 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3353 'getelementptr' 'pad_img_6_1_addr_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3354 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_32 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3354 'getelementptr' 'pad_img_6_1_addr_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3355 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_33 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3355 'getelementptr' 'pad_img_6_1_addr_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3356 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_34 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3356 'getelementptr' 'pad_img_6_1_addr_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3357 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_28 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3357 'getelementptr' 'pad_img_6_2_addr_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3358 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_29 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3358 'getelementptr' 'pad_img_6_2_addr_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3359 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_30 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3359 'getelementptr' 'pad_img_6_2_addr_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3360 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_31 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3360 'getelementptr' 'pad_img_6_2_addr_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3361 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_32 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3361 'getelementptr' 'pad_img_6_2_addr_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3362 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_33 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3362 'getelementptr' 'pad_img_6_2_addr_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3363 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_34 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3363 'getelementptr' 'pad_img_6_2_addr_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3364 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_28 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3364 'getelementptr' 'pad_img_6_3_addr_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3365 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_29 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3365 'getelementptr' 'pad_img_6_3_addr_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3366 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_30 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3366 'getelementptr' 'pad_img_6_3_addr_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3367 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_31 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3367 'getelementptr' 'pad_img_6_3_addr_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3368 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_32 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3368 'getelementptr' 'pad_img_6_3_addr_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3369 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_33 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3369 'getelementptr' 'pad_img_6_3_addr_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3370 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_34 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3370 'getelementptr' 'pad_img_6_3_addr_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3371 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_28 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3371 'getelementptr' 'pad_img_6_4_addr_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3372 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_29 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3372 'getelementptr' 'pad_img_6_4_addr_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3373 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_30 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3373 'getelementptr' 'pad_img_6_4_addr_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3374 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_31 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3374 'getelementptr' 'pad_img_6_4_addr_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3375 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_32 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3375 'getelementptr' 'pad_img_6_4_addr_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3376 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_33 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3376 'getelementptr' 'pad_img_6_4_addr_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3377 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_34 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3377 'getelementptr' 'pad_img_6_4_addr_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3378 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_28 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3378 'getelementptr' 'pad_img_6_5_addr_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3379 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_29 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3379 'getelementptr' 'pad_img_6_5_addr_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3380 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_30 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3380 'getelementptr' 'pad_img_6_5_addr_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3381 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_31 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3381 'getelementptr' 'pad_img_6_5_addr_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3382 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_32 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3382 'getelementptr' 'pad_img_6_5_addr_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3383 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_33 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3383 'getelementptr' 'pad_img_6_5_addr_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3384 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_34 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3384 'getelementptr' 'pad_img_6_5_addr_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3385 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_28 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3385 'getelementptr' 'pad_img_6_6_addr_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3386 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_29 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3386 'getelementptr' 'pad_img_6_6_addr_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3387 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_30 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3387 'getelementptr' 'pad_img_6_6_addr_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3388 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_31 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_111" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3388 'getelementptr' 'pad_img_6_6_addr_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3389 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_32 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3389 'getelementptr' 'pad_img_6_6_addr_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3390 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_33 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_113" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3390 'getelementptr' 'pad_img_6_6_addr_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3391 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_34 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3391 'getelementptr' 'pad_img_6_6_addr_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3392 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_28 = load i5 %pad_img_0_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3392 'load' 'pad_img_0_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3393 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_28 = load i5 %pad_img_0_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3393 'load' 'pad_img_0_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3394 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_28 = load i5 %pad_img_0_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3394 'load' 'pad_img_0_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3395 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_28 = load i5 %pad_img_0_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3395 'load' 'pad_img_0_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3396 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_28 = load i5 %pad_img_0_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3396 'load' 'pad_img_0_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3397 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_28 = load i5 %pad_img_0_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3397 'load' 'pad_img_0_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3398 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_28 = load i5 %pad_img_0_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3398 'load' 'pad_img_0_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3399 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_28 = load i5 %pad_img_1_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3399 'load' 'pad_img_1_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3400 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_28 = load i5 %pad_img_1_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3400 'load' 'pad_img_1_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3401 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_28 = load i5 %pad_img_1_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3401 'load' 'pad_img_1_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3402 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_28 = load i5 %pad_img_1_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3402 'load' 'pad_img_1_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3403 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_28 = load i5 %pad_img_1_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3403 'load' 'pad_img_1_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3404 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_28 = load i5 %pad_img_1_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3404 'load' 'pad_img_1_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3405 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_28 = load i5 %pad_img_1_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3405 'load' 'pad_img_1_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3406 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_28 = load i5 %pad_img_2_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3406 'load' 'pad_img_2_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3407 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_28 = load i5 %pad_img_2_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3407 'load' 'pad_img_2_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3408 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_28 = load i5 %pad_img_2_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3408 'load' 'pad_img_2_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3409 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_28 = load i5 %pad_img_2_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3409 'load' 'pad_img_2_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3410 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_28 = load i5 %pad_img_2_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3410 'load' 'pad_img_2_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3411 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_28 = load i5 %pad_img_2_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3411 'load' 'pad_img_2_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3412 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_28 = load i5 %pad_img_2_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3412 'load' 'pad_img_2_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3413 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_28 = load i5 %pad_img_3_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3413 'load' 'pad_img_3_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3414 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_28 = load i5 %pad_img_3_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3414 'load' 'pad_img_3_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3415 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_28 = load i5 %pad_img_3_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3415 'load' 'pad_img_3_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3416 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_28 = load i5 %pad_img_3_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3416 'load' 'pad_img_3_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3417 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_28 = load i5 %pad_img_3_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3417 'load' 'pad_img_3_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3418 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_28 = load i5 %pad_img_3_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3418 'load' 'pad_img_3_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3419 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_28 = load i5 %pad_img_3_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3419 'load' 'pad_img_3_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3420 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_28 = load i5 %pad_img_4_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3420 'load' 'pad_img_4_0_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3421 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_28 = load i5 %pad_img_4_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3421 'load' 'pad_img_4_1_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3422 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_28 = load i5 %pad_img_4_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3422 'load' 'pad_img_4_2_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3423 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_28 = load i5 %pad_img_4_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3423 'load' 'pad_img_4_3_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3424 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_28 = load i5 %pad_img_4_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3424 'load' 'pad_img_4_4_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3425 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_28 = load i5 %pad_img_4_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3425 'load' 'pad_img_4_5_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3426 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_28 = load i5 %pad_img_4_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3426 'load' 'pad_img_4_6_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3427 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_28 = load i5 %pad_img_5_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3427 'load' 'pad_img_5_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3428 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_28 = load i5 %pad_img_5_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3428 'load' 'pad_img_5_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3429 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_28 = load i5 %pad_img_5_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3429 'load' 'pad_img_5_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3430 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_28 = load i5 %pad_img_5_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3430 'load' 'pad_img_5_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3431 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_28 = load i5 %pad_img_5_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3431 'load' 'pad_img_5_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3432 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_28 = load i5 %pad_img_5_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3432 'load' 'pad_img_5_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3433 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_28 = load i5 %pad_img_5_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3433 'load' 'pad_img_5_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3434 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_28 = load i5 %pad_img_6_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3434 'load' 'pad_img_6_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3435 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_28 = load i5 %pad_img_6_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3435 'load' 'pad_img_6_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3436 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_28 = load i5 %pad_img_6_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3436 'load' 'pad_img_6_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3437 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_28 = load i5 %pad_img_6_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3437 'load' 'pad_img_6_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3438 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_28 = load i5 %pad_img_6_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3438 'load' 'pad_img_6_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3439 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_28 = load i5 %pad_img_6_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3439 'load' 'pad_img_6_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3440 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_28 = load i5 %pad_img_6_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3440 'load' 'pad_img_6_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3441 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_29 = load i5 %pad_img_0_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3441 'load' 'pad_img_0_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3442 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_29 = load i5 %pad_img_0_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3442 'load' 'pad_img_0_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3443 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_29 = load i5 %pad_img_0_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3443 'load' 'pad_img_0_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3444 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_29 = load i5 %pad_img_0_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3444 'load' 'pad_img_0_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3445 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_29 = load i5 %pad_img_0_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3445 'load' 'pad_img_0_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3446 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_29 = load i5 %pad_img_0_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3446 'load' 'pad_img_0_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3447 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_29 = load i5 %pad_img_0_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3447 'load' 'pad_img_0_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3448 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_29 = load i5 %pad_img_1_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3448 'load' 'pad_img_1_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3449 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_29 = load i5 %pad_img_1_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3449 'load' 'pad_img_1_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3450 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_29 = load i5 %pad_img_1_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3450 'load' 'pad_img_1_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3451 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_29 = load i5 %pad_img_1_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3451 'load' 'pad_img_1_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3452 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_29 = load i5 %pad_img_1_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3452 'load' 'pad_img_1_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3453 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_29 = load i5 %pad_img_1_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3453 'load' 'pad_img_1_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3454 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_29 = load i5 %pad_img_1_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3454 'load' 'pad_img_1_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3455 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_29 = load i5 %pad_img_2_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3455 'load' 'pad_img_2_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3456 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_29 = load i5 %pad_img_2_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3456 'load' 'pad_img_2_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3457 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_29 = load i5 %pad_img_2_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3457 'load' 'pad_img_2_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3458 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_29 = load i5 %pad_img_2_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3458 'load' 'pad_img_2_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3459 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_29 = load i5 %pad_img_2_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3459 'load' 'pad_img_2_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3460 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_29 = load i5 %pad_img_2_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3460 'load' 'pad_img_2_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3461 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_29 = load i5 %pad_img_2_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3461 'load' 'pad_img_2_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3462 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_29 = load i5 %pad_img_3_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3462 'load' 'pad_img_3_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3463 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_29 = load i5 %pad_img_3_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3463 'load' 'pad_img_3_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3464 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_29 = load i5 %pad_img_3_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3464 'load' 'pad_img_3_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3465 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_29 = load i5 %pad_img_3_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3465 'load' 'pad_img_3_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3466 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_29 = load i5 %pad_img_3_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3466 'load' 'pad_img_3_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3467 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_29 = load i5 %pad_img_3_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3467 'load' 'pad_img_3_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3468 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_29 = load i5 %pad_img_3_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3468 'load' 'pad_img_3_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3469 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_29 = load i5 %pad_img_4_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3469 'load' 'pad_img_4_0_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3470 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_29 = load i5 %pad_img_4_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3470 'load' 'pad_img_4_1_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3471 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_29 = load i5 %pad_img_4_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3471 'load' 'pad_img_4_2_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3472 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_29 = load i5 %pad_img_4_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3472 'load' 'pad_img_4_3_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3473 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_29 = load i5 %pad_img_4_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3473 'load' 'pad_img_4_4_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3474 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_29 = load i5 %pad_img_4_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3474 'load' 'pad_img_4_5_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3475 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_29 = load i5 %pad_img_4_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3475 'load' 'pad_img_4_6_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3476 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_29 = load i5 %pad_img_5_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3476 'load' 'pad_img_5_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3477 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_29 = load i5 %pad_img_5_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3477 'load' 'pad_img_5_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3478 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_29 = load i5 %pad_img_5_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3478 'load' 'pad_img_5_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3479 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_29 = load i5 %pad_img_5_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3479 'load' 'pad_img_5_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3480 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_29 = load i5 %pad_img_5_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3480 'load' 'pad_img_5_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3481 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_29 = load i5 %pad_img_5_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3481 'load' 'pad_img_5_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3482 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_29 = load i5 %pad_img_5_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3482 'load' 'pad_img_5_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3483 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_29 = load i5 %pad_img_6_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3483 'load' 'pad_img_6_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3484 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_29 = load i5 %pad_img_6_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3484 'load' 'pad_img_6_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3485 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_29 = load i5 %pad_img_6_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3485 'load' 'pad_img_6_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3486 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_29 = load i5 %pad_img_6_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3486 'load' 'pad_img_6_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3487 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_29 = load i5 %pad_img_6_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3487 'load' 'pad_img_6_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3488 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_29 = load i5 %pad_img_6_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3488 'load' 'pad_img_6_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3489 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_29 = load i5 %pad_img_6_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3489 'load' 'pad_img_6_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3490 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_30 = load i5 %pad_img_0_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3490 'load' 'pad_img_0_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3491 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_30 = load i5 %pad_img_0_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3491 'load' 'pad_img_0_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3492 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_30 = load i5 %pad_img_0_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3492 'load' 'pad_img_0_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3493 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_30 = load i5 %pad_img_0_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3493 'load' 'pad_img_0_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3494 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_30 = load i5 %pad_img_0_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3494 'load' 'pad_img_0_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3495 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_30 = load i5 %pad_img_0_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3495 'load' 'pad_img_0_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3496 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_30 = load i5 %pad_img_0_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3496 'load' 'pad_img_0_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3497 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_30 = load i5 %pad_img_1_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3497 'load' 'pad_img_1_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3498 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_30 = load i5 %pad_img_1_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3498 'load' 'pad_img_1_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3499 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_30 = load i5 %pad_img_1_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3499 'load' 'pad_img_1_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3500 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_30 = load i5 %pad_img_1_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3500 'load' 'pad_img_1_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3501 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_30 = load i5 %pad_img_1_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3501 'load' 'pad_img_1_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3502 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_30 = load i5 %pad_img_1_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3502 'load' 'pad_img_1_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3503 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_30 = load i5 %pad_img_1_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3503 'load' 'pad_img_1_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3504 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_30 = load i5 %pad_img_2_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3504 'load' 'pad_img_2_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3505 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_30 = load i5 %pad_img_2_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3505 'load' 'pad_img_2_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3506 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_30 = load i5 %pad_img_2_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3506 'load' 'pad_img_2_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3507 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_30 = load i5 %pad_img_2_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3507 'load' 'pad_img_2_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3508 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_30 = load i5 %pad_img_2_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3508 'load' 'pad_img_2_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3509 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_30 = load i5 %pad_img_2_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3509 'load' 'pad_img_2_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3510 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_30 = load i5 %pad_img_2_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3510 'load' 'pad_img_2_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3511 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_30 = load i5 %pad_img_3_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3511 'load' 'pad_img_3_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3512 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_30 = load i5 %pad_img_3_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3512 'load' 'pad_img_3_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3513 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_30 = load i5 %pad_img_3_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3513 'load' 'pad_img_3_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3514 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_30 = load i5 %pad_img_3_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3514 'load' 'pad_img_3_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3515 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_30 = load i5 %pad_img_3_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3515 'load' 'pad_img_3_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3516 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_30 = load i5 %pad_img_3_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3516 'load' 'pad_img_3_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3517 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_30 = load i5 %pad_img_3_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3517 'load' 'pad_img_3_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3518 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_30 = load i5 %pad_img_4_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3518 'load' 'pad_img_4_0_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3519 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_30 = load i5 %pad_img_4_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3519 'load' 'pad_img_4_1_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3520 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_30 = load i5 %pad_img_4_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3520 'load' 'pad_img_4_2_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3521 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_30 = load i5 %pad_img_4_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3521 'load' 'pad_img_4_3_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3522 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_30 = load i5 %pad_img_4_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3522 'load' 'pad_img_4_4_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3523 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_30 = load i5 %pad_img_4_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3523 'load' 'pad_img_4_5_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3524 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_30 = load i5 %pad_img_4_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3524 'load' 'pad_img_4_6_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3525 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_30 = load i5 %pad_img_5_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3525 'load' 'pad_img_5_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3526 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_30 = load i5 %pad_img_5_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3526 'load' 'pad_img_5_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3527 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_30 = load i5 %pad_img_5_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3527 'load' 'pad_img_5_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3528 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_30 = load i5 %pad_img_5_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3528 'load' 'pad_img_5_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3529 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_30 = load i5 %pad_img_5_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3529 'load' 'pad_img_5_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3530 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_30 = load i5 %pad_img_5_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3530 'load' 'pad_img_5_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3531 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_30 = load i5 %pad_img_5_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3531 'load' 'pad_img_5_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3532 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_30 = load i5 %pad_img_6_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3532 'load' 'pad_img_6_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3533 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_30 = load i5 %pad_img_6_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3533 'load' 'pad_img_6_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3534 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_30 = load i5 %pad_img_6_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3534 'load' 'pad_img_6_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3535 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_30 = load i5 %pad_img_6_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3535 'load' 'pad_img_6_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3536 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_30 = load i5 %pad_img_6_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3536 'load' 'pad_img_6_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3537 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_30 = load i5 %pad_img_6_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3537 'load' 'pad_img_6_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3538 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_30 = load i5 %pad_img_6_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3538 'load' 'pad_img_6_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3539 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_31 = load i5 %pad_img_0_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3539 'load' 'pad_img_0_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3540 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_31 = load i5 %pad_img_0_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3540 'load' 'pad_img_0_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3541 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_31 = load i5 %pad_img_0_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3541 'load' 'pad_img_0_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3542 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_31 = load i5 %pad_img_0_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3542 'load' 'pad_img_0_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3543 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_31 = load i5 %pad_img_0_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3543 'load' 'pad_img_0_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3544 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_31 = load i5 %pad_img_0_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3544 'load' 'pad_img_0_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3545 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_31 = load i5 %pad_img_0_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3545 'load' 'pad_img_0_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3546 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_31 = load i5 %pad_img_1_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3546 'load' 'pad_img_1_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3547 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_31 = load i5 %pad_img_1_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3547 'load' 'pad_img_1_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3548 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_31 = load i5 %pad_img_1_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3548 'load' 'pad_img_1_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3549 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_31 = load i5 %pad_img_1_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3549 'load' 'pad_img_1_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3550 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_31 = load i5 %pad_img_1_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3550 'load' 'pad_img_1_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3551 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_31 = load i5 %pad_img_1_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3551 'load' 'pad_img_1_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3552 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_31 = load i5 %pad_img_1_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3552 'load' 'pad_img_1_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3553 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_31 = load i5 %pad_img_2_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3553 'load' 'pad_img_2_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3554 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_31 = load i5 %pad_img_2_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3554 'load' 'pad_img_2_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3555 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_31 = load i5 %pad_img_2_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3555 'load' 'pad_img_2_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3556 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_31 = load i5 %pad_img_2_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3556 'load' 'pad_img_2_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3557 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_31 = load i5 %pad_img_2_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3557 'load' 'pad_img_2_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3558 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_31 = load i5 %pad_img_2_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3558 'load' 'pad_img_2_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3559 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_31 = load i5 %pad_img_2_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3559 'load' 'pad_img_2_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3560 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_31 = load i5 %pad_img_3_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3560 'load' 'pad_img_3_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3561 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_31 = load i5 %pad_img_3_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3561 'load' 'pad_img_3_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3562 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_31 = load i5 %pad_img_3_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3562 'load' 'pad_img_3_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3563 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_31 = load i5 %pad_img_3_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3563 'load' 'pad_img_3_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3564 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_31 = load i5 %pad_img_3_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3564 'load' 'pad_img_3_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3565 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_31 = load i5 %pad_img_3_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3565 'load' 'pad_img_3_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3566 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_31 = load i5 %pad_img_3_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3566 'load' 'pad_img_3_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3567 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_31 = load i5 %pad_img_4_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3567 'load' 'pad_img_4_0_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3568 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_31 = load i5 %pad_img_4_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3568 'load' 'pad_img_4_1_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3569 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_31 = load i5 %pad_img_4_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3569 'load' 'pad_img_4_2_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3570 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_31 = load i5 %pad_img_4_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3570 'load' 'pad_img_4_3_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3571 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_31 = load i5 %pad_img_4_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3571 'load' 'pad_img_4_4_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3572 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_31 = load i5 %pad_img_4_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3572 'load' 'pad_img_4_5_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3573 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_31 = load i5 %pad_img_4_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3573 'load' 'pad_img_4_6_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3574 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_31 = load i5 %pad_img_5_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3574 'load' 'pad_img_5_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3575 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_31 = load i5 %pad_img_5_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3575 'load' 'pad_img_5_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3576 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_31 = load i5 %pad_img_5_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3576 'load' 'pad_img_5_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3577 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_31 = load i5 %pad_img_5_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3577 'load' 'pad_img_5_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3578 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_31 = load i5 %pad_img_5_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3578 'load' 'pad_img_5_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3579 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_31 = load i5 %pad_img_5_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3579 'load' 'pad_img_5_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3580 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_31 = load i5 %pad_img_5_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3580 'load' 'pad_img_5_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3581 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_31 = load i5 %pad_img_6_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3581 'load' 'pad_img_6_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3582 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_31 = load i5 %pad_img_6_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3582 'load' 'pad_img_6_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3583 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_31 = load i5 %pad_img_6_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3583 'load' 'pad_img_6_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3584 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_31 = load i5 %pad_img_6_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3584 'load' 'pad_img_6_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3585 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_31 = load i5 %pad_img_6_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3585 'load' 'pad_img_6_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3586 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_31 = load i5 %pad_img_6_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3586 'load' 'pad_img_6_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3587 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_31 = load i5 %pad_img_6_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3587 'load' 'pad_img_6_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3588 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_32 = load i5 %pad_img_0_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3588 'load' 'pad_img_0_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3589 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_32 = load i5 %pad_img_0_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3589 'load' 'pad_img_0_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3590 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_32 = load i5 %pad_img_0_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3590 'load' 'pad_img_0_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3591 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_32 = load i5 %pad_img_0_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3591 'load' 'pad_img_0_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3592 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_32 = load i5 %pad_img_0_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3592 'load' 'pad_img_0_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3593 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_32 = load i5 %pad_img_0_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3593 'load' 'pad_img_0_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3594 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_32 = load i5 %pad_img_0_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3594 'load' 'pad_img_0_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3595 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_32 = load i5 %pad_img_1_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3595 'load' 'pad_img_1_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3596 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_32 = load i5 %pad_img_1_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3596 'load' 'pad_img_1_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3597 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_32 = load i5 %pad_img_1_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3597 'load' 'pad_img_1_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3598 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_32 = load i5 %pad_img_1_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3598 'load' 'pad_img_1_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3599 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_32 = load i5 %pad_img_1_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3599 'load' 'pad_img_1_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3600 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_32 = load i5 %pad_img_1_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3600 'load' 'pad_img_1_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3601 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_32 = load i5 %pad_img_1_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3601 'load' 'pad_img_1_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3602 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_32 = load i5 %pad_img_2_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3602 'load' 'pad_img_2_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3603 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_32 = load i5 %pad_img_2_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3603 'load' 'pad_img_2_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3604 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_32 = load i5 %pad_img_2_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3604 'load' 'pad_img_2_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3605 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_32 = load i5 %pad_img_2_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3605 'load' 'pad_img_2_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3606 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_32 = load i5 %pad_img_2_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3606 'load' 'pad_img_2_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3607 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_32 = load i5 %pad_img_2_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3607 'load' 'pad_img_2_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3608 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_32 = load i5 %pad_img_2_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3608 'load' 'pad_img_2_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3609 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_32 = load i5 %pad_img_3_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3609 'load' 'pad_img_3_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3610 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_32 = load i5 %pad_img_3_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3610 'load' 'pad_img_3_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3611 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_32 = load i5 %pad_img_3_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3611 'load' 'pad_img_3_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3612 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_32 = load i5 %pad_img_3_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3612 'load' 'pad_img_3_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3613 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_32 = load i5 %pad_img_3_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3613 'load' 'pad_img_3_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3614 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_32 = load i5 %pad_img_3_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3614 'load' 'pad_img_3_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3615 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_32 = load i5 %pad_img_3_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3615 'load' 'pad_img_3_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3616 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_32 = load i5 %pad_img_4_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3616 'load' 'pad_img_4_0_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3617 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_32 = load i5 %pad_img_4_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3617 'load' 'pad_img_4_1_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3618 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_32 = load i5 %pad_img_4_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3618 'load' 'pad_img_4_2_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3619 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_32 = load i5 %pad_img_4_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3619 'load' 'pad_img_4_3_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3620 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_32 = load i5 %pad_img_4_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3620 'load' 'pad_img_4_4_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3621 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_32 = load i5 %pad_img_4_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3621 'load' 'pad_img_4_5_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3622 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_32 = load i5 %pad_img_4_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3622 'load' 'pad_img_4_6_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3623 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_32 = load i5 %pad_img_5_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3623 'load' 'pad_img_5_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3624 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_32 = load i5 %pad_img_5_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3624 'load' 'pad_img_5_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3625 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_32 = load i5 %pad_img_5_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3625 'load' 'pad_img_5_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3626 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_32 = load i5 %pad_img_5_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3626 'load' 'pad_img_5_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3627 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_32 = load i5 %pad_img_5_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3627 'load' 'pad_img_5_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3628 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_32 = load i5 %pad_img_5_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3628 'load' 'pad_img_5_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3629 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_32 = load i5 %pad_img_5_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3629 'load' 'pad_img_5_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3630 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_32 = load i5 %pad_img_6_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3630 'load' 'pad_img_6_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3631 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_32 = load i5 %pad_img_6_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3631 'load' 'pad_img_6_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3632 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_32 = load i5 %pad_img_6_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3632 'load' 'pad_img_6_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3633 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_32 = load i5 %pad_img_6_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3633 'load' 'pad_img_6_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3634 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_32 = load i5 %pad_img_6_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3634 'load' 'pad_img_6_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3635 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_32 = load i5 %pad_img_6_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3635 'load' 'pad_img_6_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3636 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_32 = load i5 %pad_img_6_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3636 'load' 'pad_img_6_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3637 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_33 = load i5 %pad_img_0_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3637 'load' 'pad_img_0_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3638 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_33 = load i5 %pad_img_0_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3638 'load' 'pad_img_0_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3639 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_33 = load i5 %pad_img_0_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3639 'load' 'pad_img_0_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3640 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_33 = load i5 %pad_img_0_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3640 'load' 'pad_img_0_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3641 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_33 = load i5 %pad_img_0_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3641 'load' 'pad_img_0_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3642 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_33 = load i5 %pad_img_0_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3642 'load' 'pad_img_0_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3643 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_33 = load i5 %pad_img_0_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3643 'load' 'pad_img_0_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3644 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_33 = load i5 %pad_img_1_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3644 'load' 'pad_img_1_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3645 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_33 = load i5 %pad_img_1_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3645 'load' 'pad_img_1_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3646 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_33 = load i5 %pad_img_1_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3646 'load' 'pad_img_1_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3647 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_33 = load i5 %pad_img_1_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3647 'load' 'pad_img_1_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3648 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_33 = load i5 %pad_img_1_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3648 'load' 'pad_img_1_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3649 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_33 = load i5 %pad_img_1_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3649 'load' 'pad_img_1_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3650 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_33 = load i5 %pad_img_1_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3650 'load' 'pad_img_1_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3651 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_33 = load i5 %pad_img_2_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3651 'load' 'pad_img_2_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3652 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_33 = load i5 %pad_img_2_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3652 'load' 'pad_img_2_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3653 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_33 = load i5 %pad_img_2_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3653 'load' 'pad_img_2_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3654 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_33 = load i5 %pad_img_2_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3654 'load' 'pad_img_2_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3655 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_33 = load i5 %pad_img_2_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3655 'load' 'pad_img_2_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3656 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_33 = load i5 %pad_img_2_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3656 'load' 'pad_img_2_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3657 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_33 = load i5 %pad_img_2_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3657 'load' 'pad_img_2_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3658 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_33 = load i5 %pad_img_3_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3658 'load' 'pad_img_3_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3659 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_33 = load i5 %pad_img_3_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3659 'load' 'pad_img_3_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3660 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_33 = load i5 %pad_img_3_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3660 'load' 'pad_img_3_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3661 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_33 = load i5 %pad_img_3_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3661 'load' 'pad_img_3_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3662 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_33 = load i5 %pad_img_3_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3662 'load' 'pad_img_3_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3663 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_33 = load i5 %pad_img_3_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3663 'load' 'pad_img_3_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3664 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_33 = load i5 %pad_img_3_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3664 'load' 'pad_img_3_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3665 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_33 = load i5 %pad_img_4_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3665 'load' 'pad_img_4_0_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3666 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_33 = load i5 %pad_img_4_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3666 'load' 'pad_img_4_1_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3667 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_33 = load i5 %pad_img_4_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3667 'load' 'pad_img_4_2_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3668 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_33 = load i5 %pad_img_4_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3668 'load' 'pad_img_4_3_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3669 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_33 = load i5 %pad_img_4_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3669 'load' 'pad_img_4_4_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3670 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_33 = load i5 %pad_img_4_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3670 'load' 'pad_img_4_5_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3671 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_33 = load i5 %pad_img_4_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3671 'load' 'pad_img_4_6_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3672 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_33 = load i5 %pad_img_5_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3672 'load' 'pad_img_5_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3673 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_33 = load i5 %pad_img_5_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3673 'load' 'pad_img_5_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3674 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_33 = load i5 %pad_img_5_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3674 'load' 'pad_img_5_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3675 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_33 = load i5 %pad_img_5_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3675 'load' 'pad_img_5_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3676 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_33 = load i5 %pad_img_5_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3676 'load' 'pad_img_5_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3677 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_33 = load i5 %pad_img_5_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3677 'load' 'pad_img_5_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3678 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_33 = load i5 %pad_img_5_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3678 'load' 'pad_img_5_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3679 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_33 = load i5 %pad_img_6_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3679 'load' 'pad_img_6_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3680 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_33 = load i5 %pad_img_6_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3680 'load' 'pad_img_6_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3681 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_33 = load i5 %pad_img_6_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3681 'load' 'pad_img_6_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3682 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_33 = load i5 %pad_img_6_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3682 'load' 'pad_img_6_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3683 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_33 = load i5 %pad_img_6_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3683 'load' 'pad_img_6_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3684 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_33 = load i5 %pad_img_6_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3684 'load' 'pad_img_6_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3685 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_33 = load i5 %pad_img_6_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3685 'load' 'pad_img_6_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3686 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_34 = load i5 %pad_img_0_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3686 'load' 'pad_img_0_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3687 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_34 = load i5 %pad_img_0_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3687 'load' 'pad_img_0_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3688 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_34 = load i5 %pad_img_0_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3688 'load' 'pad_img_0_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3689 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_34 = load i5 %pad_img_0_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3689 'load' 'pad_img_0_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3690 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_34 = load i5 %pad_img_0_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3690 'load' 'pad_img_0_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3691 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_34 = load i5 %pad_img_0_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3691 'load' 'pad_img_0_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3692 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_34 = load i5 %pad_img_0_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3692 'load' 'pad_img_0_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3693 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_34 = load i5 %pad_img_1_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3693 'load' 'pad_img_1_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3694 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_34 = load i5 %pad_img_1_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3694 'load' 'pad_img_1_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3695 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_34 = load i5 %pad_img_1_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3695 'load' 'pad_img_1_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3696 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_34 = load i5 %pad_img_1_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3696 'load' 'pad_img_1_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3697 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_34 = load i5 %pad_img_1_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3697 'load' 'pad_img_1_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3698 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_34 = load i5 %pad_img_1_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3698 'load' 'pad_img_1_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3699 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_34 = load i5 %pad_img_1_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3699 'load' 'pad_img_1_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3700 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_34 = load i5 %pad_img_2_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3700 'load' 'pad_img_2_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3701 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_34 = load i5 %pad_img_2_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3701 'load' 'pad_img_2_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3702 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_34 = load i5 %pad_img_2_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3702 'load' 'pad_img_2_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3703 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_34 = load i5 %pad_img_2_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3703 'load' 'pad_img_2_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3704 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_34 = load i5 %pad_img_2_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3704 'load' 'pad_img_2_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3705 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_34 = load i5 %pad_img_2_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3705 'load' 'pad_img_2_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3706 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_34 = load i5 %pad_img_2_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3706 'load' 'pad_img_2_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3707 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_34 = load i5 %pad_img_3_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3707 'load' 'pad_img_3_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3708 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_34 = load i5 %pad_img_3_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3708 'load' 'pad_img_3_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3709 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_34 = load i5 %pad_img_3_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3709 'load' 'pad_img_3_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3710 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_34 = load i5 %pad_img_3_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3710 'load' 'pad_img_3_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3711 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_34 = load i5 %pad_img_3_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3711 'load' 'pad_img_3_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3712 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_34 = load i5 %pad_img_3_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3712 'load' 'pad_img_3_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3713 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_34 = load i5 %pad_img_3_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3713 'load' 'pad_img_3_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3714 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_34 = load i5 %pad_img_4_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3714 'load' 'pad_img_4_0_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3715 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_34 = load i5 %pad_img_4_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3715 'load' 'pad_img_4_1_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3716 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_34 = load i5 %pad_img_4_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3716 'load' 'pad_img_4_2_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3717 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_34 = load i5 %pad_img_4_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3717 'load' 'pad_img_4_3_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3718 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_34 = load i5 %pad_img_4_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3718 'load' 'pad_img_4_4_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3719 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_34 = load i5 %pad_img_4_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3719 'load' 'pad_img_4_5_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3720 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_34 = load i5 %pad_img_4_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3720 'load' 'pad_img_4_6_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3721 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_34 = load i5 %pad_img_5_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3721 'load' 'pad_img_5_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3722 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_34 = load i5 %pad_img_5_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3722 'load' 'pad_img_5_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3723 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_34 = load i5 %pad_img_5_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3723 'load' 'pad_img_5_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3724 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_34 = load i5 %pad_img_5_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3724 'load' 'pad_img_5_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3725 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_34 = load i5 %pad_img_5_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3725 'load' 'pad_img_5_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3726 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_34 = load i5 %pad_img_5_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3726 'load' 'pad_img_5_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3727 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_34 = load i5 %pad_img_5_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3727 'load' 'pad_img_5_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3728 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_34 = load i5 %pad_img_6_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3728 'load' 'pad_img_6_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3729 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_34 = load i5 %pad_img_6_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3729 'load' 'pad_img_6_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3730 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_34 = load i5 %pad_img_6_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3730 'load' 'pad_img_6_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3731 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_34 = load i5 %pad_img_6_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3731 'load' 'pad_img_6_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3732 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_34 = load i5 %pad_img_6_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3732 'load' 'pad_img_6_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3733 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_34 = load i5 %pad_img_6_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3733 'load' 'pad_img_6_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3734 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_34 = load i5 %pad_img_6_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3734 'load' 'pad_img_6_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 3735 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln38_5 = mul i13 %zext_ln38_10, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 3735 'mul' 'mul_ln38_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3736 [1/1] (0.00ns)   --->   "%udiv_ln38_5_cast = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul_ln38_5, i32 9, i32 11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3736 'partselect' 'udiv_ln38_5_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3737 [1/1] (0.00ns)   --->   "%zext_ln39_115 = zext i3 %udiv_ln38_5_cast" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3737 'zext' 'zext_ln39_115' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3738 [1/1] (0.00ns)   --->   "%tmp_2188 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %udiv_ln38_5_cast, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3738 'bitconcatenate' 'tmp_2188' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3739 [1/1] (1.78ns)   --->   "%add_ln39_40 = add i5 %tmp_2188, i5 %zext_ln39_115" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3739 'add' 'add_ln39_40' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3740 [1/1] (1.78ns)   --->   "%add_ln39_41 = add i5 %add_ln39_40, i5 %zext_ln38_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3740 'add' 'add_ln39_41' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3741 [1/1] (0.00ns)   --->   "%zext_ln39_116 = zext i5 %add_ln39_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3741 'zext' 'zext_ln39_116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3742 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_35 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3742 'getelementptr' 'pad_img_0_0_addr_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3743 [1/1] (1.78ns)   --->   "%add_ln39_42 = add i5 %add_ln39_40, i5 %zext_ln39_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3743 'add' 'add_ln39_42' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3744 [1/1] (0.00ns)   --->   "%zext_ln39_117 = zext i5 %add_ln39_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3744 'zext' 'zext_ln39_117' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3745 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_36 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3745 'getelementptr' 'pad_img_0_0_addr_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3746 [1/1] (1.78ns)   --->   "%add_ln39_43 = add i5 %add_ln39_40, i5 %zext_ln39_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3746 'add' 'add_ln39_43' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3747 [1/1] (0.00ns)   --->   "%zext_ln39_118 = zext i5 %add_ln39_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3747 'zext' 'zext_ln39_118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3748 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_37 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3748 'getelementptr' 'pad_img_0_0_addr_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3749 [1/1] (1.78ns)   --->   "%add_ln39_44 = add i5 %add_ln39_40, i5 %zext_ln39_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3749 'add' 'add_ln39_44' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3750 [1/1] (0.00ns)   --->   "%zext_ln39_119 = zext i5 %add_ln39_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3750 'zext' 'zext_ln39_119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3751 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_38 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3751 'getelementptr' 'pad_img_0_0_addr_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3752 [1/1] (1.78ns)   --->   "%add_ln39_45 = add i5 %add_ln39_40, i5 %zext_ln39_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3752 'add' 'add_ln39_45' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3753 [1/1] (0.00ns)   --->   "%zext_ln39_120 = zext i5 %add_ln39_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3753 'zext' 'zext_ln39_120' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3754 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_39 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3754 'getelementptr' 'pad_img_0_0_addr_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3755 [1/1] (1.78ns)   --->   "%add_ln39_46 = add i5 %add_ln39_40, i5 %zext_ln39_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3755 'add' 'add_ln39_46' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3756 [1/1] (0.00ns)   --->   "%zext_ln39_121 = zext i5 %add_ln39_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3756 'zext' 'zext_ln39_121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3757 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_40 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3757 'getelementptr' 'pad_img_0_0_addr_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3758 [1/1] (1.78ns)   --->   "%add_ln39_47 = add i5 %add_ln39_40, i5 %zext_ln39_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3758 'add' 'add_ln39_47' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3759 [1/1] (0.00ns)   --->   "%zext_ln39_122 = zext i5 %add_ln39_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3759 'zext' 'zext_ln39_122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3760 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_41 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3760 'getelementptr' 'pad_img_0_0_addr_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3761 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_35 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3761 'getelementptr' 'pad_img_0_1_addr_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3762 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_36 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3762 'getelementptr' 'pad_img_0_1_addr_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3763 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_37 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3763 'getelementptr' 'pad_img_0_1_addr_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3764 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_38 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3764 'getelementptr' 'pad_img_0_1_addr_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3765 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_39 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3765 'getelementptr' 'pad_img_0_1_addr_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3766 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_40 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3766 'getelementptr' 'pad_img_0_1_addr_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3767 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_41 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3767 'getelementptr' 'pad_img_0_1_addr_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3768 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_35 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3768 'getelementptr' 'pad_img_0_2_addr_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3769 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_36 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3769 'getelementptr' 'pad_img_0_2_addr_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3770 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_37 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3770 'getelementptr' 'pad_img_0_2_addr_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3771 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_38 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3771 'getelementptr' 'pad_img_0_2_addr_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3772 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_39 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3772 'getelementptr' 'pad_img_0_2_addr_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3773 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_40 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3773 'getelementptr' 'pad_img_0_2_addr_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3774 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_41 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3774 'getelementptr' 'pad_img_0_2_addr_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3775 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_35 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3775 'getelementptr' 'pad_img_0_3_addr_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3776 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_36 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3776 'getelementptr' 'pad_img_0_3_addr_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3777 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_37 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3777 'getelementptr' 'pad_img_0_3_addr_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3778 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_38 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3778 'getelementptr' 'pad_img_0_3_addr_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3779 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_39 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3779 'getelementptr' 'pad_img_0_3_addr_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3780 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_40 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3780 'getelementptr' 'pad_img_0_3_addr_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3781 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_41 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3781 'getelementptr' 'pad_img_0_3_addr_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3782 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_35 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3782 'getelementptr' 'pad_img_0_4_addr_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3783 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_36 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3783 'getelementptr' 'pad_img_0_4_addr_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3784 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_37 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3784 'getelementptr' 'pad_img_0_4_addr_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3785 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_38 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3785 'getelementptr' 'pad_img_0_4_addr_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3786 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_39 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3786 'getelementptr' 'pad_img_0_4_addr_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3787 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_40 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3787 'getelementptr' 'pad_img_0_4_addr_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3788 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_41 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3788 'getelementptr' 'pad_img_0_4_addr_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3789 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_35 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3789 'getelementptr' 'pad_img_0_5_addr_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3790 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_36 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3790 'getelementptr' 'pad_img_0_5_addr_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3791 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_37 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3791 'getelementptr' 'pad_img_0_5_addr_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3792 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_38 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3792 'getelementptr' 'pad_img_0_5_addr_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3793 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_39 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3793 'getelementptr' 'pad_img_0_5_addr_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3794 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_40 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3794 'getelementptr' 'pad_img_0_5_addr_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3795 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_41 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3795 'getelementptr' 'pad_img_0_5_addr_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3796 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_35 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3796 'getelementptr' 'pad_img_0_6_addr_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3797 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_36 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3797 'getelementptr' 'pad_img_0_6_addr_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3798 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_37 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3798 'getelementptr' 'pad_img_0_6_addr_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3799 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_38 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3799 'getelementptr' 'pad_img_0_6_addr_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3800 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_39 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3800 'getelementptr' 'pad_img_0_6_addr_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3801 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_40 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3801 'getelementptr' 'pad_img_0_6_addr_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3802 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_41 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3802 'getelementptr' 'pad_img_0_6_addr_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 3803 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_35 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3803 'getelementptr' 'pad_img_1_0_addr_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3804 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_36 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3804 'getelementptr' 'pad_img_1_0_addr_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3805 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_37 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3805 'getelementptr' 'pad_img_1_0_addr_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3806 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_38 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3806 'getelementptr' 'pad_img_1_0_addr_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3807 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_39 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3807 'getelementptr' 'pad_img_1_0_addr_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3808 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_40 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3808 'getelementptr' 'pad_img_1_0_addr_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3809 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_41 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3809 'getelementptr' 'pad_img_1_0_addr_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3810 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_35 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3810 'getelementptr' 'pad_img_1_1_addr_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3811 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_36 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3811 'getelementptr' 'pad_img_1_1_addr_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3812 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_37 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3812 'getelementptr' 'pad_img_1_1_addr_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3813 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_38 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3813 'getelementptr' 'pad_img_1_1_addr_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3814 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_39 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3814 'getelementptr' 'pad_img_1_1_addr_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3815 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_40 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3815 'getelementptr' 'pad_img_1_1_addr_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3816 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_41 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3816 'getelementptr' 'pad_img_1_1_addr_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3817 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_35 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3817 'getelementptr' 'pad_img_1_2_addr_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3818 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_36 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3818 'getelementptr' 'pad_img_1_2_addr_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3819 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_37 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3819 'getelementptr' 'pad_img_1_2_addr_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3820 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_38 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3820 'getelementptr' 'pad_img_1_2_addr_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3821 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_39 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3821 'getelementptr' 'pad_img_1_2_addr_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3822 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_40 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3822 'getelementptr' 'pad_img_1_2_addr_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3823 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_41 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3823 'getelementptr' 'pad_img_1_2_addr_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3824 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_35 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3824 'getelementptr' 'pad_img_1_3_addr_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3825 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_36 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3825 'getelementptr' 'pad_img_1_3_addr_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3826 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_37 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3826 'getelementptr' 'pad_img_1_3_addr_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3827 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_38 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3827 'getelementptr' 'pad_img_1_3_addr_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3828 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_39 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3828 'getelementptr' 'pad_img_1_3_addr_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3829 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_40 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3829 'getelementptr' 'pad_img_1_3_addr_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3830 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_41 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3830 'getelementptr' 'pad_img_1_3_addr_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3831 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_35 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3831 'getelementptr' 'pad_img_1_4_addr_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3832 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_36 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3832 'getelementptr' 'pad_img_1_4_addr_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3833 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_37 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3833 'getelementptr' 'pad_img_1_4_addr_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3834 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_38 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3834 'getelementptr' 'pad_img_1_4_addr_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3835 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_39 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3835 'getelementptr' 'pad_img_1_4_addr_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3836 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_40 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3836 'getelementptr' 'pad_img_1_4_addr_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3837 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_41 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3837 'getelementptr' 'pad_img_1_4_addr_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3838 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_35 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3838 'getelementptr' 'pad_img_1_5_addr_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3839 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_36 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3839 'getelementptr' 'pad_img_1_5_addr_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3840 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_37 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3840 'getelementptr' 'pad_img_1_5_addr_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3841 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_38 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3841 'getelementptr' 'pad_img_1_5_addr_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3842 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_39 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3842 'getelementptr' 'pad_img_1_5_addr_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3843 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_40 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3843 'getelementptr' 'pad_img_1_5_addr_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3844 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_41 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3844 'getelementptr' 'pad_img_1_5_addr_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3845 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_35 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3845 'getelementptr' 'pad_img_1_6_addr_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3846 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_36 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3846 'getelementptr' 'pad_img_1_6_addr_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3847 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_37 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3847 'getelementptr' 'pad_img_1_6_addr_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3848 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_38 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3848 'getelementptr' 'pad_img_1_6_addr_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3849 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_39 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3849 'getelementptr' 'pad_img_1_6_addr_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3850 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_40 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3850 'getelementptr' 'pad_img_1_6_addr_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3851 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_41 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3851 'getelementptr' 'pad_img_1_6_addr_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 3852 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_35 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3852 'getelementptr' 'pad_img_2_0_addr_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3853 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_36 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3853 'getelementptr' 'pad_img_2_0_addr_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3854 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_37 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3854 'getelementptr' 'pad_img_2_0_addr_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3855 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_38 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3855 'getelementptr' 'pad_img_2_0_addr_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3856 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_39 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3856 'getelementptr' 'pad_img_2_0_addr_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3857 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_40 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3857 'getelementptr' 'pad_img_2_0_addr_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3858 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_41 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3858 'getelementptr' 'pad_img_2_0_addr_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3859 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_35 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3859 'getelementptr' 'pad_img_2_1_addr_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3860 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_36 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3860 'getelementptr' 'pad_img_2_1_addr_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3861 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_37 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3861 'getelementptr' 'pad_img_2_1_addr_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3862 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_38 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3862 'getelementptr' 'pad_img_2_1_addr_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3863 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_39 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3863 'getelementptr' 'pad_img_2_1_addr_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3864 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_40 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3864 'getelementptr' 'pad_img_2_1_addr_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3865 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_41 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3865 'getelementptr' 'pad_img_2_1_addr_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3866 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_35 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3866 'getelementptr' 'pad_img_2_2_addr_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3867 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_36 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3867 'getelementptr' 'pad_img_2_2_addr_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3868 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_37 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3868 'getelementptr' 'pad_img_2_2_addr_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3869 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_38 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3869 'getelementptr' 'pad_img_2_2_addr_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3870 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_39 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3870 'getelementptr' 'pad_img_2_2_addr_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3871 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_40 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3871 'getelementptr' 'pad_img_2_2_addr_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3872 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_41 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3872 'getelementptr' 'pad_img_2_2_addr_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3873 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_35 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3873 'getelementptr' 'pad_img_2_3_addr_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3874 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_36 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3874 'getelementptr' 'pad_img_2_3_addr_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3875 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_37 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3875 'getelementptr' 'pad_img_2_3_addr_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3876 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_38 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3876 'getelementptr' 'pad_img_2_3_addr_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3877 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_39 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3877 'getelementptr' 'pad_img_2_3_addr_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3878 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_40 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3878 'getelementptr' 'pad_img_2_3_addr_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3879 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_41 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3879 'getelementptr' 'pad_img_2_3_addr_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3880 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_35 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3880 'getelementptr' 'pad_img_2_4_addr_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3881 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_36 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3881 'getelementptr' 'pad_img_2_4_addr_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3882 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_37 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3882 'getelementptr' 'pad_img_2_4_addr_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3883 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_38 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3883 'getelementptr' 'pad_img_2_4_addr_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3884 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_39 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3884 'getelementptr' 'pad_img_2_4_addr_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3885 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_40 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3885 'getelementptr' 'pad_img_2_4_addr_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3886 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_41 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3886 'getelementptr' 'pad_img_2_4_addr_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3887 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_35 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3887 'getelementptr' 'pad_img_2_5_addr_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3888 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_36 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3888 'getelementptr' 'pad_img_2_5_addr_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3889 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_37 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3889 'getelementptr' 'pad_img_2_5_addr_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3890 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_38 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3890 'getelementptr' 'pad_img_2_5_addr_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3891 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_39 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3891 'getelementptr' 'pad_img_2_5_addr_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3892 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_40 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3892 'getelementptr' 'pad_img_2_5_addr_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3893 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_41 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3893 'getelementptr' 'pad_img_2_5_addr_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3894 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_35 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3894 'getelementptr' 'pad_img_2_6_addr_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3895 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_36 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3895 'getelementptr' 'pad_img_2_6_addr_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3896 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_37 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3896 'getelementptr' 'pad_img_2_6_addr_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3897 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_38 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3897 'getelementptr' 'pad_img_2_6_addr_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3898 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_39 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3898 'getelementptr' 'pad_img_2_6_addr_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3899 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_40 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3899 'getelementptr' 'pad_img_2_6_addr_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3900 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_41 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3900 'getelementptr' 'pad_img_2_6_addr_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 3901 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_35 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3901 'getelementptr' 'pad_img_3_0_addr_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3902 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_36 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3902 'getelementptr' 'pad_img_3_0_addr_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3903 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_37 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3903 'getelementptr' 'pad_img_3_0_addr_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3904 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_38 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3904 'getelementptr' 'pad_img_3_0_addr_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3905 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_39 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3905 'getelementptr' 'pad_img_3_0_addr_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3906 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_40 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3906 'getelementptr' 'pad_img_3_0_addr_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3907 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_41 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3907 'getelementptr' 'pad_img_3_0_addr_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3908 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_35 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3908 'getelementptr' 'pad_img_3_1_addr_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3909 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_36 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3909 'getelementptr' 'pad_img_3_1_addr_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3910 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_37 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3910 'getelementptr' 'pad_img_3_1_addr_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3911 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_38 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3911 'getelementptr' 'pad_img_3_1_addr_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3912 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_39 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3912 'getelementptr' 'pad_img_3_1_addr_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3913 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_40 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3913 'getelementptr' 'pad_img_3_1_addr_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3914 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_41 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3914 'getelementptr' 'pad_img_3_1_addr_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3915 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_35 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3915 'getelementptr' 'pad_img_3_2_addr_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3916 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_36 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3916 'getelementptr' 'pad_img_3_2_addr_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3917 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_37 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3917 'getelementptr' 'pad_img_3_2_addr_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3918 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_38 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3918 'getelementptr' 'pad_img_3_2_addr_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3919 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_39 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3919 'getelementptr' 'pad_img_3_2_addr_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3920 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_40 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3920 'getelementptr' 'pad_img_3_2_addr_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3921 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_41 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3921 'getelementptr' 'pad_img_3_2_addr_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3922 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_35 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3922 'getelementptr' 'pad_img_3_3_addr_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3923 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_36 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3923 'getelementptr' 'pad_img_3_3_addr_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3924 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_37 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3924 'getelementptr' 'pad_img_3_3_addr_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3925 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_38 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3925 'getelementptr' 'pad_img_3_3_addr_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3926 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_39 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3926 'getelementptr' 'pad_img_3_3_addr_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3927 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_40 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3927 'getelementptr' 'pad_img_3_3_addr_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3928 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_41 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3928 'getelementptr' 'pad_img_3_3_addr_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3929 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_35 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3929 'getelementptr' 'pad_img_3_4_addr_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3930 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_36 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3930 'getelementptr' 'pad_img_3_4_addr_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3931 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_37 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3931 'getelementptr' 'pad_img_3_4_addr_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3932 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_38 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3932 'getelementptr' 'pad_img_3_4_addr_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3933 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_39 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3933 'getelementptr' 'pad_img_3_4_addr_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3934 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_40 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3934 'getelementptr' 'pad_img_3_4_addr_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3935 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_41 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3935 'getelementptr' 'pad_img_3_4_addr_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3936 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_35 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3936 'getelementptr' 'pad_img_3_5_addr_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3937 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_36 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3937 'getelementptr' 'pad_img_3_5_addr_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3938 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_37 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3938 'getelementptr' 'pad_img_3_5_addr_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3939 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_38 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3939 'getelementptr' 'pad_img_3_5_addr_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3940 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_39 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3940 'getelementptr' 'pad_img_3_5_addr_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3941 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_40 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3941 'getelementptr' 'pad_img_3_5_addr_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3942 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_41 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3942 'getelementptr' 'pad_img_3_5_addr_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3943 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_35 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3943 'getelementptr' 'pad_img_3_6_addr_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3944 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_36 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3944 'getelementptr' 'pad_img_3_6_addr_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3945 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_37 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3945 'getelementptr' 'pad_img_3_6_addr_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3946 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_38 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3946 'getelementptr' 'pad_img_3_6_addr_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3947 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_39 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3947 'getelementptr' 'pad_img_3_6_addr_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3948 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_40 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3948 'getelementptr' 'pad_img_3_6_addr_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3949 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_41 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3949 'getelementptr' 'pad_img_3_6_addr_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 3950 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_35 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3950 'getelementptr' 'pad_img_4_0_addr_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3951 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_36 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3951 'getelementptr' 'pad_img_4_0_addr_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3952 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_37 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3952 'getelementptr' 'pad_img_4_0_addr_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3953 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_38 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3953 'getelementptr' 'pad_img_4_0_addr_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3954 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_39 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3954 'getelementptr' 'pad_img_4_0_addr_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3955 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_40 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3955 'getelementptr' 'pad_img_4_0_addr_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3956 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_41 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3956 'getelementptr' 'pad_img_4_0_addr_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3957 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_35 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3957 'getelementptr' 'pad_img_4_1_addr_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3958 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_36 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3958 'getelementptr' 'pad_img_4_1_addr_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3959 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_37 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3959 'getelementptr' 'pad_img_4_1_addr_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3960 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_38 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3960 'getelementptr' 'pad_img_4_1_addr_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3961 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_39 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3961 'getelementptr' 'pad_img_4_1_addr_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3962 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_40 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3962 'getelementptr' 'pad_img_4_1_addr_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3963 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_41 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3963 'getelementptr' 'pad_img_4_1_addr_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3964 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_35 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3964 'getelementptr' 'pad_img_4_2_addr_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3965 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_36 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3965 'getelementptr' 'pad_img_4_2_addr_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3966 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_37 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3966 'getelementptr' 'pad_img_4_2_addr_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3967 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_38 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3967 'getelementptr' 'pad_img_4_2_addr_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3968 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_39 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3968 'getelementptr' 'pad_img_4_2_addr_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3969 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_40 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3969 'getelementptr' 'pad_img_4_2_addr_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3970 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_41 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3970 'getelementptr' 'pad_img_4_2_addr_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3971 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_35 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3971 'getelementptr' 'pad_img_4_3_addr_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3972 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_36 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3972 'getelementptr' 'pad_img_4_3_addr_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3973 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_37 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3973 'getelementptr' 'pad_img_4_3_addr_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3974 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_38 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3974 'getelementptr' 'pad_img_4_3_addr_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3975 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_39 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3975 'getelementptr' 'pad_img_4_3_addr_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3976 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_40 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3976 'getelementptr' 'pad_img_4_3_addr_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3977 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_41 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3977 'getelementptr' 'pad_img_4_3_addr_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3978 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_35 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3978 'getelementptr' 'pad_img_4_4_addr_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3979 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_36 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3979 'getelementptr' 'pad_img_4_4_addr_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3980 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_37 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3980 'getelementptr' 'pad_img_4_4_addr_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3981 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_38 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3981 'getelementptr' 'pad_img_4_4_addr_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3982 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_39 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3982 'getelementptr' 'pad_img_4_4_addr_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3983 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_40 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3983 'getelementptr' 'pad_img_4_4_addr_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3984 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_41 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3984 'getelementptr' 'pad_img_4_4_addr_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3985 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_35 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3985 'getelementptr' 'pad_img_4_5_addr_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3986 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_36 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3986 'getelementptr' 'pad_img_4_5_addr_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3987 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_37 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3987 'getelementptr' 'pad_img_4_5_addr_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3988 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_38 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3988 'getelementptr' 'pad_img_4_5_addr_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3989 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_39 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3989 'getelementptr' 'pad_img_4_5_addr_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3990 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_40 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3990 'getelementptr' 'pad_img_4_5_addr_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3991 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_41 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3991 'getelementptr' 'pad_img_4_5_addr_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3992 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_35 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3992 'getelementptr' 'pad_img_4_6_addr_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3993 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_36 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3993 'getelementptr' 'pad_img_4_6_addr_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3994 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_37 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3994 'getelementptr' 'pad_img_4_6_addr_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3995 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_38 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3995 'getelementptr' 'pad_img_4_6_addr_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3996 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_39 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3996 'getelementptr' 'pad_img_4_6_addr_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3997 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_40 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3997 'getelementptr' 'pad_img_4_6_addr_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3998 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_41 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3998 'getelementptr' 'pad_img_4_6_addr_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 3999 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_35 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3999 'getelementptr' 'pad_img_5_0_addr_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4000 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_36 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4000 'getelementptr' 'pad_img_5_0_addr_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4001 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_37 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4001 'getelementptr' 'pad_img_5_0_addr_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4002 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_38 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4002 'getelementptr' 'pad_img_5_0_addr_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4003 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_39 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4003 'getelementptr' 'pad_img_5_0_addr_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4004 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_40 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4004 'getelementptr' 'pad_img_5_0_addr_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4005 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_41 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4005 'getelementptr' 'pad_img_5_0_addr_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4006 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_35 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4006 'getelementptr' 'pad_img_5_1_addr_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4007 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_36 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4007 'getelementptr' 'pad_img_5_1_addr_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4008 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_37 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4008 'getelementptr' 'pad_img_5_1_addr_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4009 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_38 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4009 'getelementptr' 'pad_img_5_1_addr_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4010 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_39 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4010 'getelementptr' 'pad_img_5_1_addr_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4011 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_40 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4011 'getelementptr' 'pad_img_5_1_addr_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4012 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_41 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4012 'getelementptr' 'pad_img_5_1_addr_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4013 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_35 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4013 'getelementptr' 'pad_img_5_2_addr_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4014 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_36 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4014 'getelementptr' 'pad_img_5_2_addr_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4015 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_37 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4015 'getelementptr' 'pad_img_5_2_addr_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4016 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_38 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4016 'getelementptr' 'pad_img_5_2_addr_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4017 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_39 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4017 'getelementptr' 'pad_img_5_2_addr_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4018 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_40 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4018 'getelementptr' 'pad_img_5_2_addr_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4019 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_41 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4019 'getelementptr' 'pad_img_5_2_addr_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4020 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_35 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4020 'getelementptr' 'pad_img_5_3_addr_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4021 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_36 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4021 'getelementptr' 'pad_img_5_3_addr_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4022 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_37 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4022 'getelementptr' 'pad_img_5_3_addr_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4023 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_38 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4023 'getelementptr' 'pad_img_5_3_addr_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4024 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_39 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4024 'getelementptr' 'pad_img_5_3_addr_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4025 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_40 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4025 'getelementptr' 'pad_img_5_3_addr_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4026 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_41 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4026 'getelementptr' 'pad_img_5_3_addr_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4027 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_35 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4027 'getelementptr' 'pad_img_5_4_addr_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4028 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_36 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4028 'getelementptr' 'pad_img_5_4_addr_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4029 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_37 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4029 'getelementptr' 'pad_img_5_4_addr_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4030 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_38 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4030 'getelementptr' 'pad_img_5_4_addr_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4031 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_39 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4031 'getelementptr' 'pad_img_5_4_addr_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4032 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_40 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4032 'getelementptr' 'pad_img_5_4_addr_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4033 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_41 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4033 'getelementptr' 'pad_img_5_4_addr_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4034 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_35 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4034 'getelementptr' 'pad_img_5_5_addr_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4035 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_36 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4035 'getelementptr' 'pad_img_5_5_addr_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4036 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_37 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4036 'getelementptr' 'pad_img_5_5_addr_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4037 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_38 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4037 'getelementptr' 'pad_img_5_5_addr_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4038 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_39 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4038 'getelementptr' 'pad_img_5_5_addr_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4039 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_40 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4039 'getelementptr' 'pad_img_5_5_addr_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4040 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_41 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4040 'getelementptr' 'pad_img_5_5_addr_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4041 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_35 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4041 'getelementptr' 'pad_img_5_6_addr_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4042 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_36 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4042 'getelementptr' 'pad_img_5_6_addr_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4043 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_37 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4043 'getelementptr' 'pad_img_5_6_addr_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4044 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_38 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4044 'getelementptr' 'pad_img_5_6_addr_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4045 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_39 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4045 'getelementptr' 'pad_img_5_6_addr_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4046 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_40 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4046 'getelementptr' 'pad_img_5_6_addr_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4047 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_41 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4047 'getelementptr' 'pad_img_5_6_addr_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4048 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_35 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4048 'getelementptr' 'pad_img_6_0_addr_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4049 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_36 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4049 'getelementptr' 'pad_img_6_0_addr_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4050 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_37 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4050 'getelementptr' 'pad_img_6_0_addr_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4051 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_38 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4051 'getelementptr' 'pad_img_6_0_addr_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4052 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_39 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4052 'getelementptr' 'pad_img_6_0_addr_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4053 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_40 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4053 'getelementptr' 'pad_img_6_0_addr_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4054 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_41 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4054 'getelementptr' 'pad_img_6_0_addr_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4055 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_35 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4055 'getelementptr' 'pad_img_6_1_addr_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4056 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_36 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4056 'getelementptr' 'pad_img_6_1_addr_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4057 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_37 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4057 'getelementptr' 'pad_img_6_1_addr_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4058 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_38 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4058 'getelementptr' 'pad_img_6_1_addr_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4059 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_39 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4059 'getelementptr' 'pad_img_6_1_addr_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4060 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_40 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4060 'getelementptr' 'pad_img_6_1_addr_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4061 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_41 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4061 'getelementptr' 'pad_img_6_1_addr_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4062 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_35 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4062 'getelementptr' 'pad_img_6_2_addr_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4063 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_36 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4063 'getelementptr' 'pad_img_6_2_addr_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4064 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_37 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4064 'getelementptr' 'pad_img_6_2_addr_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4065 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_38 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4065 'getelementptr' 'pad_img_6_2_addr_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4066 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_39 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4066 'getelementptr' 'pad_img_6_2_addr_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4067 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_40 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4067 'getelementptr' 'pad_img_6_2_addr_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4068 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_41 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4068 'getelementptr' 'pad_img_6_2_addr_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4069 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_35 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4069 'getelementptr' 'pad_img_6_3_addr_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4070 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_36 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4070 'getelementptr' 'pad_img_6_3_addr_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4071 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_37 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4071 'getelementptr' 'pad_img_6_3_addr_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4072 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_38 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4072 'getelementptr' 'pad_img_6_3_addr_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4073 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_39 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4073 'getelementptr' 'pad_img_6_3_addr_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4074 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_40 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4074 'getelementptr' 'pad_img_6_3_addr_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4075 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_41 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4075 'getelementptr' 'pad_img_6_3_addr_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4076 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_35 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4076 'getelementptr' 'pad_img_6_4_addr_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4077 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_36 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4077 'getelementptr' 'pad_img_6_4_addr_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4078 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_37 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4078 'getelementptr' 'pad_img_6_4_addr_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4079 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_38 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4079 'getelementptr' 'pad_img_6_4_addr_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4080 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_39 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4080 'getelementptr' 'pad_img_6_4_addr_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4081 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_40 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4081 'getelementptr' 'pad_img_6_4_addr_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4082 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_41 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4082 'getelementptr' 'pad_img_6_4_addr_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4083 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_35 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4083 'getelementptr' 'pad_img_6_5_addr_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4084 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_36 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4084 'getelementptr' 'pad_img_6_5_addr_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4085 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_37 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4085 'getelementptr' 'pad_img_6_5_addr_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4086 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_38 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4086 'getelementptr' 'pad_img_6_5_addr_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4087 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_39 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4087 'getelementptr' 'pad_img_6_5_addr_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4088 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_40 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4088 'getelementptr' 'pad_img_6_5_addr_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4089 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_41 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4089 'getelementptr' 'pad_img_6_5_addr_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4090 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_35 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4090 'getelementptr' 'pad_img_6_6_addr_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4091 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_36 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4091 'getelementptr' 'pad_img_6_6_addr_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4092 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_37 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4092 'getelementptr' 'pad_img_6_6_addr_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4093 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_38 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4093 'getelementptr' 'pad_img_6_6_addr_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4094 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_39 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4094 'getelementptr' 'pad_img_6_6_addr_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4095 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_40 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4095 'getelementptr' 'pad_img_6_6_addr_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4096 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_41 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4096 'getelementptr' 'pad_img_6_6_addr_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4097 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_35 = load i5 %pad_img_0_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4097 'load' 'pad_img_0_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4098 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_35 = load i5 %pad_img_0_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4098 'load' 'pad_img_0_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4099 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_35 = load i5 %pad_img_0_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4099 'load' 'pad_img_0_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4100 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_35 = load i5 %pad_img_0_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4100 'load' 'pad_img_0_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4101 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_35 = load i5 %pad_img_0_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4101 'load' 'pad_img_0_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4102 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_35 = load i5 %pad_img_0_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4102 'load' 'pad_img_0_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4103 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_35 = load i5 %pad_img_0_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4103 'load' 'pad_img_0_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4104 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_35 = load i5 %pad_img_1_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4104 'load' 'pad_img_1_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4105 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_35 = load i5 %pad_img_1_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4105 'load' 'pad_img_1_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4106 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_35 = load i5 %pad_img_1_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4106 'load' 'pad_img_1_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4107 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_35 = load i5 %pad_img_1_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4107 'load' 'pad_img_1_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4108 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_35 = load i5 %pad_img_1_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4108 'load' 'pad_img_1_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4109 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_35 = load i5 %pad_img_1_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4109 'load' 'pad_img_1_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4110 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_35 = load i5 %pad_img_1_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4110 'load' 'pad_img_1_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4111 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_35 = load i5 %pad_img_2_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4111 'load' 'pad_img_2_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4112 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_35 = load i5 %pad_img_2_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4112 'load' 'pad_img_2_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4113 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_35 = load i5 %pad_img_2_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4113 'load' 'pad_img_2_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4114 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_35 = load i5 %pad_img_2_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4114 'load' 'pad_img_2_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4115 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_35 = load i5 %pad_img_2_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4115 'load' 'pad_img_2_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4116 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_35 = load i5 %pad_img_2_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4116 'load' 'pad_img_2_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4117 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_35 = load i5 %pad_img_2_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4117 'load' 'pad_img_2_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4118 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_35 = load i5 %pad_img_3_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4118 'load' 'pad_img_3_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4119 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_35 = load i5 %pad_img_3_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4119 'load' 'pad_img_3_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4120 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_35 = load i5 %pad_img_3_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4120 'load' 'pad_img_3_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4121 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_35 = load i5 %pad_img_3_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4121 'load' 'pad_img_3_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4122 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_35 = load i5 %pad_img_3_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4122 'load' 'pad_img_3_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4123 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_35 = load i5 %pad_img_3_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4123 'load' 'pad_img_3_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4124 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_35 = load i5 %pad_img_3_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4124 'load' 'pad_img_3_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4125 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_35 = load i5 %pad_img_4_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4125 'load' 'pad_img_4_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4126 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_35 = load i5 %pad_img_4_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4126 'load' 'pad_img_4_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4127 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_35 = load i5 %pad_img_4_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4127 'load' 'pad_img_4_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4128 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_35 = load i5 %pad_img_4_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4128 'load' 'pad_img_4_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4129 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_35 = load i5 %pad_img_4_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4129 'load' 'pad_img_4_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4130 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_35 = load i5 %pad_img_4_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4130 'load' 'pad_img_4_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4131 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_35 = load i5 %pad_img_4_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4131 'load' 'pad_img_4_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4132 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_35 = load i5 %pad_img_5_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4132 'load' 'pad_img_5_0_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4133 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_35 = load i5 %pad_img_5_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4133 'load' 'pad_img_5_1_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4134 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_35 = load i5 %pad_img_5_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4134 'load' 'pad_img_5_2_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4135 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_35 = load i5 %pad_img_5_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4135 'load' 'pad_img_5_3_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4136 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_35 = load i5 %pad_img_5_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4136 'load' 'pad_img_5_4_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4137 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_35 = load i5 %pad_img_5_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4137 'load' 'pad_img_5_5_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4138 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_35 = load i5 %pad_img_5_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4138 'load' 'pad_img_5_6_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4139 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_35 = load i5 %pad_img_6_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4139 'load' 'pad_img_6_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4140 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_35 = load i5 %pad_img_6_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4140 'load' 'pad_img_6_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4141 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_35 = load i5 %pad_img_6_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4141 'load' 'pad_img_6_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4142 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_35 = load i5 %pad_img_6_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4142 'load' 'pad_img_6_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4143 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_35 = load i5 %pad_img_6_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4143 'load' 'pad_img_6_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4144 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_35 = load i5 %pad_img_6_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4144 'load' 'pad_img_6_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4145 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_35 = load i5 %pad_img_6_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4145 'load' 'pad_img_6_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4146 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_36 = load i5 %pad_img_0_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4146 'load' 'pad_img_0_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4147 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_36 = load i5 %pad_img_0_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4147 'load' 'pad_img_0_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4148 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_36 = load i5 %pad_img_0_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4148 'load' 'pad_img_0_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4149 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_36 = load i5 %pad_img_0_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4149 'load' 'pad_img_0_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4150 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_36 = load i5 %pad_img_0_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4150 'load' 'pad_img_0_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4151 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_36 = load i5 %pad_img_0_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4151 'load' 'pad_img_0_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4152 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_36 = load i5 %pad_img_0_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4152 'load' 'pad_img_0_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4153 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_36 = load i5 %pad_img_1_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4153 'load' 'pad_img_1_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4154 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_36 = load i5 %pad_img_1_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4154 'load' 'pad_img_1_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4155 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_36 = load i5 %pad_img_1_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4155 'load' 'pad_img_1_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4156 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_36 = load i5 %pad_img_1_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4156 'load' 'pad_img_1_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4157 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_36 = load i5 %pad_img_1_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4157 'load' 'pad_img_1_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4158 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_36 = load i5 %pad_img_1_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4158 'load' 'pad_img_1_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4159 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_36 = load i5 %pad_img_1_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4159 'load' 'pad_img_1_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4160 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_36 = load i5 %pad_img_2_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4160 'load' 'pad_img_2_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4161 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_36 = load i5 %pad_img_2_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4161 'load' 'pad_img_2_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4162 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_36 = load i5 %pad_img_2_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4162 'load' 'pad_img_2_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4163 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_36 = load i5 %pad_img_2_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4163 'load' 'pad_img_2_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4164 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_36 = load i5 %pad_img_2_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4164 'load' 'pad_img_2_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4165 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_36 = load i5 %pad_img_2_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4165 'load' 'pad_img_2_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4166 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_36 = load i5 %pad_img_2_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4166 'load' 'pad_img_2_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4167 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_36 = load i5 %pad_img_3_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4167 'load' 'pad_img_3_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4168 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_36 = load i5 %pad_img_3_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4168 'load' 'pad_img_3_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4169 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_36 = load i5 %pad_img_3_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4169 'load' 'pad_img_3_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4170 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_36 = load i5 %pad_img_3_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4170 'load' 'pad_img_3_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4171 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_36 = load i5 %pad_img_3_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4171 'load' 'pad_img_3_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4172 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_36 = load i5 %pad_img_3_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4172 'load' 'pad_img_3_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4173 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_36 = load i5 %pad_img_3_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4173 'load' 'pad_img_3_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4174 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_36 = load i5 %pad_img_4_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4174 'load' 'pad_img_4_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4175 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_36 = load i5 %pad_img_4_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4175 'load' 'pad_img_4_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4176 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_36 = load i5 %pad_img_4_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4176 'load' 'pad_img_4_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4177 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_36 = load i5 %pad_img_4_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4177 'load' 'pad_img_4_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4178 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_36 = load i5 %pad_img_4_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4178 'load' 'pad_img_4_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4179 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_36 = load i5 %pad_img_4_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4179 'load' 'pad_img_4_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4180 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_36 = load i5 %pad_img_4_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4180 'load' 'pad_img_4_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4181 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_36 = load i5 %pad_img_5_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4181 'load' 'pad_img_5_0_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4182 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_36 = load i5 %pad_img_5_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4182 'load' 'pad_img_5_1_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4183 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_36 = load i5 %pad_img_5_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4183 'load' 'pad_img_5_2_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4184 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_36 = load i5 %pad_img_5_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4184 'load' 'pad_img_5_3_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4185 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_36 = load i5 %pad_img_5_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4185 'load' 'pad_img_5_4_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4186 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_36 = load i5 %pad_img_5_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4186 'load' 'pad_img_5_5_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4187 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_36 = load i5 %pad_img_5_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4187 'load' 'pad_img_5_6_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4188 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_36 = load i5 %pad_img_6_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4188 'load' 'pad_img_6_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4189 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_36 = load i5 %pad_img_6_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4189 'load' 'pad_img_6_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4190 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_36 = load i5 %pad_img_6_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4190 'load' 'pad_img_6_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4191 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_36 = load i5 %pad_img_6_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4191 'load' 'pad_img_6_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4192 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_36 = load i5 %pad_img_6_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4192 'load' 'pad_img_6_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4193 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_36 = load i5 %pad_img_6_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4193 'load' 'pad_img_6_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4194 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_36 = load i5 %pad_img_6_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4194 'load' 'pad_img_6_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4195 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_37 = load i5 %pad_img_0_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4195 'load' 'pad_img_0_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4196 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_37 = load i5 %pad_img_0_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4196 'load' 'pad_img_0_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4197 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_37 = load i5 %pad_img_0_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4197 'load' 'pad_img_0_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4198 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_37 = load i5 %pad_img_0_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4198 'load' 'pad_img_0_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4199 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_37 = load i5 %pad_img_0_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4199 'load' 'pad_img_0_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4200 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_37 = load i5 %pad_img_0_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4200 'load' 'pad_img_0_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4201 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_37 = load i5 %pad_img_0_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4201 'load' 'pad_img_0_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4202 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_37 = load i5 %pad_img_1_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4202 'load' 'pad_img_1_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4203 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_37 = load i5 %pad_img_1_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4203 'load' 'pad_img_1_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4204 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_37 = load i5 %pad_img_1_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4204 'load' 'pad_img_1_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4205 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_37 = load i5 %pad_img_1_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4205 'load' 'pad_img_1_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4206 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_37 = load i5 %pad_img_1_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4206 'load' 'pad_img_1_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4207 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_37 = load i5 %pad_img_1_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4207 'load' 'pad_img_1_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4208 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_37 = load i5 %pad_img_1_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4208 'load' 'pad_img_1_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4209 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_37 = load i5 %pad_img_2_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4209 'load' 'pad_img_2_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4210 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_37 = load i5 %pad_img_2_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4210 'load' 'pad_img_2_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4211 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_37 = load i5 %pad_img_2_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4211 'load' 'pad_img_2_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4212 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_37 = load i5 %pad_img_2_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4212 'load' 'pad_img_2_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4213 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_37 = load i5 %pad_img_2_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4213 'load' 'pad_img_2_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4214 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_37 = load i5 %pad_img_2_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4214 'load' 'pad_img_2_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4215 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_37 = load i5 %pad_img_2_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4215 'load' 'pad_img_2_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4216 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_37 = load i5 %pad_img_3_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4216 'load' 'pad_img_3_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4217 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_37 = load i5 %pad_img_3_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4217 'load' 'pad_img_3_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4218 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_37 = load i5 %pad_img_3_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4218 'load' 'pad_img_3_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4219 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_37 = load i5 %pad_img_3_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4219 'load' 'pad_img_3_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4220 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_37 = load i5 %pad_img_3_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4220 'load' 'pad_img_3_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4221 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_37 = load i5 %pad_img_3_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4221 'load' 'pad_img_3_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4222 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_37 = load i5 %pad_img_3_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4222 'load' 'pad_img_3_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4223 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_37 = load i5 %pad_img_4_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4223 'load' 'pad_img_4_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4224 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_37 = load i5 %pad_img_4_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4224 'load' 'pad_img_4_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4225 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_37 = load i5 %pad_img_4_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4225 'load' 'pad_img_4_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4226 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_37 = load i5 %pad_img_4_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4226 'load' 'pad_img_4_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4227 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_37 = load i5 %pad_img_4_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4227 'load' 'pad_img_4_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4228 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_37 = load i5 %pad_img_4_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4228 'load' 'pad_img_4_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4229 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_37 = load i5 %pad_img_4_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4229 'load' 'pad_img_4_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4230 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_37 = load i5 %pad_img_5_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4230 'load' 'pad_img_5_0_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4231 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_37 = load i5 %pad_img_5_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4231 'load' 'pad_img_5_1_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4232 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_37 = load i5 %pad_img_5_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4232 'load' 'pad_img_5_2_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4233 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_37 = load i5 %pad_img_5_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4233 'load' 'pad_img_5_3_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4234 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_37 = load i5 %pad_img_5_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4234 'load' 'pad_img_5_4_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4235 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_37 = load i5 %pad_img_5_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4235 'load' 'pad_img_5_5_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4236 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_37 = load i5 %pad_img_5_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4236 'load' 'pad_img_5_6_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4237 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_37 = load i5 %pad_img_6_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4237 'load' 'pad_img_6_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4238 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_37 = load i5 %pad_img_6_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4238 'load' 'pad_img_6_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4239 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_37 = load i5 %pad_img_6_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4239 'load' 'pad_img_6_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4240 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_37 = load i5 %pad_img_6_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4240 'load' 'pad_img_6_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4241 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_37 = load i5 %pad_img_6_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4241 'load' 'pad_img_6_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4242 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_37 = load i5 %pad_img_6_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4242 'load' 'pad_img_6_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4243 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_37 = load i5 %pad_img_6_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4243 'load' 'pad_img_6_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4244 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_38 = load i5 %pad_img_0_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4244 'load' 'pad_img_0_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4245 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_38 = load i5 %pad_img_0_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4245 'load' 'pad_img_0_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4246 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_38 = load i5 %pad_img_0_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4246 'load' 'pad_img_0_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4247 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_38 = load i5 %pad_img_0_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4247 'load' 'pad_img_0_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4248 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_38 = load i5 %pad_img_0_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4248 'load' 'pad_img_0_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4249 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_38 = load i5 %pad_img_0_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4249 'load' 'pad_img_0_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4250 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_38 = load i5 %pad_img_0_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4250 'load' 'pad_img_0_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4251 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_38 = load i5 %pad_img_1_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4251 'load' 'pad_img_1_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4252 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_38 = load i5 %pad_img_1_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4252 'load' 'pad_img_1_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4253 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_38 = load i5 %pad_img_1_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4253 'load' 'pad_img_1_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4254 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_38 = load i5 %pad_img_1_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4254 'load' 'pad_img_1_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4255 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_38 = load i5 %pad_img_1_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4255 'load' 'pad_img_1_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4256 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_38 = load i5 %pad_img_1_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4256 'load' 'pad_img_1_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4257 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_38 = load i5 %pad_img_1_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4257 'load' 'pad_img_1_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4258 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_38 = load i5 %pad_img_2_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4258 'load' 'pad_img_2_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4259 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_38 = load i5 %pad_img_2_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4259 'load' 'pad_img_2_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4260 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_38 = load i5 %pad_img_2_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4260 'load' 'pad_img_2_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4261 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_38 = load i5 %pad_img_2_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4261 'load' 'pad_img_2_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4262 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_38 = load i5 %pad_img_2_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4262 'load' 'pad_img_2_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4263 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_38 = load i5 %pad_img_2_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4263 'load' 'pad_img_2_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4264 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_38 = load i5 %pad_img_2_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4264 'load' 'pad_img_2_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4265 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_38 = load i5 %pad_img_3_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4265 'load' 'pad_img_3_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4266 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_38 = load i5 %pad_img_3_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4266 'load' 'pad_img_3_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4267 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_38 = load i5 %pad_img_3_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4267 'load' 'pad_img_3_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4268 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_38 = load i5 %pad_img_3_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4268 'load' 'pad_img_3_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4269 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_38 = load i5 %pad_img_3_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4269 'load' 'pad_img_3_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4270 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_38 = load i5 %pad_img_3_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4270 'load' 'pad_img_3_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4271 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_38 = load i5 %pad_img_3_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4271 'load' 'pad_img_3_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4272 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_38 = load i5 %pad_img_4_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4272 'load' 'pad_img_4_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4273 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_38 = load i5 %pad_img_4_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4273 'load' 'pad_img_4_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4274 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_38 = load i5 %pad_img_4_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4274 'load' 'pad_img_4_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4275 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_38 = load i5 %pad_img_4_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4275 'load' 'pad_img_4_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4276 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_38 = load i5 %pad_img_4_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4276 'load' 'pad_img_4_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4277 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_38 = load i5 %pad_img_4_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4277 'load' 'pad_img_4_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4278 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_38 = load i5 %pad_img_4_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4278 'load' 'pad_img_4_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4279 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_38 = load i5 %pad_img_5_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4279 'load' 'pad_img_5_0_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4280 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_38 = load i5 %pad_img_5_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4280 'load' 'pad_img_5_1_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4281 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_38 = load i5 %pad_img_5_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4281 'load' 'pad_img_5_2_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4282 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_38 = load i5 %pad_img_5_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4282 'load' 'pad_img_5_3_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4283 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_38 = load i5 %pad_img_5_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4283 'load' 'pad_img_5_4_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4284 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_38 = load i5 %pad_img_5_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4284 'load' 'pad_img_5_5_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4285 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_38 = load i5 %pad_img_5_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4285 'load' 'pad_img_5_6_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4286 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_38 = load i5 %pad_img_6_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4286 'load' 'pad_img_6_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4287 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_38 = load i5 %pad_img_6_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4287 'load' 'pad_img_6_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4288 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_38 = load i5 %pad_img_6_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4288 'load' 'pad_img_6_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4289 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_38 = load i5 %pad_img_6_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4289 'load' 'pad_img_6_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4290 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_38 = load i5 %pad_img_6_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4290 'load' 'pad_img_6_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4291 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_38 = load i5 %pad_img_6_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4291 'load' 'pad_img_6_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4292 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_38 = load i5 %pad_img_6_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4292 'load' 'pad_img_6_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4293 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_39 = load i5 %pad_img_0_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4293 'load' 'pad_img_0_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4294 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_39 = load i5 %pad_img_0_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4294 'load' 'pad_img_0_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4295 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_39 = load i5 %pad_img_0_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4295 'load' 'pad_img_0_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4296 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_39 = load i5 %pad_img_0_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4296 'load' 'pad_img_0_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4297 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_39 = load i5 %pad_img_0_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4297 'load' 'pad_img_0_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4298 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_39 = load i5 %pad_img_0_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4298 'load' 'pad_img_0_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4299 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_39 = load i5 %pad_img_0_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4299 'load' 'pad_img_0_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4300 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_39 = load i5 %pad_img_1_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4300 'load' 'pad_img_1_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4301 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_39 = load i5 %pad_img_1_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4301 'load' 'pad_img_1_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4302 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_39 = load i5 %pad_img_1_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4302 'load' 'pad_img_1_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4303 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_39 = load i5 %pad_img_1_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4303 'load' 'pad_img_1_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4304 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_39 = load i5 %pad_img_1_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4304 'load' 'pad_img_1_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4305 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_39 = load i5 %pad_img_1_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4305 'load' 'pad_img_1_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4306 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_39 = load i5 %pad_img_1_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4306 'load' 'pad_img_1_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4307 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_39 = load i5 %pad_img_2_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4307 'load' 'pad_img_2_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4308 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_39 = load i5 %pad_img_2_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4308 'load' 'pad_img_2_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4309 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_39 = load i5 %pad_img_2_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4309 'load' 'pad_img_2_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4310 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_39 = load i5 %pad_img_2_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4310 'load' 'pad_img_2_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4311 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_39 = load i5 %pad_img_2_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4311 'load' 'pad_img_2_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4312 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_39 = load i5 %pad_img_2_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4312 'load' 'pad_img_2_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4313 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_39 = load i5 %pad_img_2_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4313 'load' 'pad_img_2_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4314 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_39 = load i5 %pad_img_3_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4314 'load' 'pad_img_3_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4315 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_39 = load i5 %pad_img_3_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4315 'load' 'pad_img_3_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4316 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_39 = load i5 %pad_img_3_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4316 'load' 'pad_img_3_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4317 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_39 = load i5 %pad_img_3_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4317 'load' 'pad_img_3_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4318 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_39 = load i5 %pad_img_3_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4318 'load' 'pad_img_3_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4319 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_39 = load i5 %pad_img_3_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4319 'load' 'pad_img_3_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4320 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_39 = load i5 %pad_img_3_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4320 'load' 'pad_img_3_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4321 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_39 = load i5 %pad_img_4_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4321 'load' 'pad_img_4_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4322 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_39 = load i5 %pad_img_4_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4322 'load' 'pad_img_4_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4323 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_39 = load i5 %pad_img_4_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4323 'load' 'pad_img_4_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4324 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_39 = load i5 %pad_img_4_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4324 'load' 'pad_img_4_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4325 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_39 = load i5 %pad_img_4_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4325 'load' 'pad_img_4_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4326 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_39 = load i5 %pad_img_4_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4326 'load' 'pad_img_4_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4327 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_39 = load i5 %pad_img_4_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4327 'load' 'pad_img_4_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4328 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_39 = load i5 %pad_img_5_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4328 'load' 'pad_img_5_0_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4329 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_39 = load i5 %pad_img_5_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4329 'load' 'pad_img_5_1_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4330 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_39 = load i5 %pad_img_5_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4330 'load' 'pad_img_5_2_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4331 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_39 = load i5 %pad_img_5_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4331 'load' 'pad_img_5_3_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4332 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_39 = load i5 %pad_img_5_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4332 'load' 'pad_img_5_4_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4333 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_39 = load i5 %pad_img_5_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4333 'load' 'pad_img_5_5_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4334 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_39 = load i5 %pad_img_5_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4334 'load' 'pad_img_5_6_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4335 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_39 = load i5 %pad_img_6_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4335 'load' 'pad_img_6_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4336 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_39 = load i5 %pad_img_6_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4336 'load' 'pad_img_6_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4337 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_39 = load i5 %pad_img_6_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4337 'load' 'pad_img_6_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4338 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_39 = load i5 %pad_img_6_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4338 'load' 'pad_img_6_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4339 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_39 = load i5 %pad_img_6_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4339 'load' 'pad_img_6_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4340 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_39 = load i5 %pad_img_6_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4340 'load' 'pad_img_6_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4341 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_39 = load i5 %pad_img_6_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4341 'load' 'pad_img_6_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4342 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_40 = load i5 %pad_img_0_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4342 'load' 'pad_img_0_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4343 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_40 = load i5 %pad_img_0_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4343 'load' 'pad_img_0_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4344 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_40 = load i5 %pad_img_0_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4344 'load' 'pad_img_0_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4345 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_40 = load i5 %pad_img_0_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4345 'load' 'pad_img_0_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4346 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_40 = load i5 %pad_img_0_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4346 'load' 'pad_img_0_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4347 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_40 = load i5 %pad_img_0_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4347 'load' 'pad_img_0_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4348 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_40 = load i5 %pad_img_0_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4348 'load' 'pad_img_0_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4349 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_40 = load i5 %pad_img_1_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4349 'load' 'pad_img_1_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4350 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_40 = load i5 %pad_img_1_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4350 'load' 'pad_img_1_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4351 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_40 = load i5 %pad_img_1_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4351 'load' 'pad_img_1_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4352 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_40 = load i5 %pad_img_1_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4352 'load' 'pad_img_1_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4353 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_40 = load i5 %pad_img_1_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4353 'load' 'pad_img_1_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4354 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_40 = load i5 %pad_img_1_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4354 'load' 'pad_img_1_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4355 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_40 = load i5 %pad_img_1_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4355 'load' 'pad_img_1_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4356 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_40 = load i5 %pad_img_2_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4356 'load' 'pad_img_2_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4357 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_40 = load i5 %pad_img_2_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4357 'load' 'pad_img_2_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4358 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_40 = load i5 %pad_img_2_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4358 'load' 'pad_img_2_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4359 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_40 = load i5 %pad_img_2_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4359 'load' 'pad_img_2_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4360 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_40 = load i5 %pad_img_2_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4360 'load' 'pad_img_2_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4361 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_40 = load i5 %pad_img_2_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4361 'load' 'pad_img_2_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4362 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_40 = load i5 %pad_img_2_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4362 'load' 'pad_img_2_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4363 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_40 = load i5 %pad_img_3_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4363 'load' 'pad_img_3_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4364 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_40 = load i5 %pad_img_3_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4364 'load' 'pad_img_3_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4365 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_40 = load i5 %pad_img_3_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4365 'load' 'pad_img_3_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4366 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_40 = load i5 %pad_img_3_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4366 'load' 'pad_img_3_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4367 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_40 = load i5 %pad_img_3_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4367 'load' 'pad_img_3_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4368 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_40 = load i5 %pad_img_3_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4368 'load' 'pad_img_3_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4369 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_40 = load i5 %pad_img_3_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4369 'load' 'pad_img_3_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4370 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_40 = load i5 %pad_img_4_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4370 'load' 'pad_img_4_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4371 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_40 = load i5 %pad_img_4_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4371 'load' 'pad_img_4_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4372 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_40 = load i5 %pad_img_4_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4372 'load' 'pad_img_4_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4373 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_40 = load i5 %pad_img_4_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4373 'load' 'pad_img_4_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4374 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_40 = load i5 %pad_img_4_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4374 'load' 'pad_img_4_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4375 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_40 = load i5 %pad_img_4_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4375 'load' 'pad_img_4_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4376 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_40 = load i5 %pad_img_4_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4376 'load' 'pad_img_4_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4377 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_40 = load i5 %pad_img_5_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4377 'load' 'pad_img_5_0_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4378 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_40 = load i5 %pad_img_5_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4378 'load' 'pad_img_5_1_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4379 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_40 = load i5 %pad_img_5_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4379 'load' 'pad_img_5_2_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4380 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_40 = load i5 %pad_img_5_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4380 'load' 'pad_img_5_3_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4381 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_40 = load i5 %pad_img_5_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4381 'load' 'pad_img_5_4_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4382 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_40 = load i5 %pad_img_5_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4382 'load' 'pad_img_5_5_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4383 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_40 = load i5 %pad_img_5_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4383 'load' 'pad_img_5_6_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4384 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_40 = load i5 %pad_img_6_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4384 'load' 'pad_img_6_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4385 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_40 = load i5 %pad_img_6_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4385 'load' 'pad_img_6_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4386 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_40 = load i5 %pad_img_6_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4386 'load' 'pad_img_6_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4387 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_40 = load i5 %pad_img_6_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4387 'load' 'pad_img_6_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4388 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_40 = load i5 %pad_img_6_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4388 'load' 'pad_img_6_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4389 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_40 = load i5 %pad_img_6_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4389 'load' 'pad_img_6_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4390 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_40 = load i5 %pad_img_6_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4390 'load' 'pad_img_6_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4391 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_41 = load i5 %pad_img_0_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4391 'load' 'pad_img_0_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4392 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_41 = load i5 %pad_img_0_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4392 'load' 'pad_img_0_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4393 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_41 = load i5 %pad_img_0_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4393 'load' 'pad_img_0_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4394 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_41 = load i5 %pad_img_0_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4394 'load' 'pad_img_0_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4395 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_41 = load i5 %pad_img_0_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4395 'load' 'pad_img_0_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4396 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_41 = load i5 %pad_img_0_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4396 'load' 'pad_img_0_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4397 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_41 = load i5 %pad_img_0_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4397 'load' 'pad_img_0_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4398 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_41 = load i5 %pad_img_1_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4398 'load' 'pad_img_1_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4399 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_41 = load i5 %pad_img_1_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4399 'load' 'pad_img_1_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4400 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_41 = load i5 %pad_img_1_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4400 'load' 'pad_img_1_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4401 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_41 = load i5 %pad_img_1_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4401 'load' 'pad_img_1_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4402 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_41 = load i5 %pad_img_1_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4402 'load' 'pad_img_1_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4403 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_41 = load i5 %pad_img_1_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4403 'load' 'pad_img_1_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4404 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_41 = load i5 %pad_img_1_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4404 'load' 'pad_img_1_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4405 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_41 = load i5 %pad_img_2_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4405 'load' 'pad_img_2_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4406 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_41 = load i5 %pad_img_2_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4406 'load' 'pad_img_2_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4407 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_41 = load i5 %pad_img_2_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4407 'load' 'pad_img_2_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4408 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_41 = load i5 %pad_img_2_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4408 'load' 'pad_img_2_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4409 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_41 = load i5 %pad_img_2_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4409 'load' 'pad_img_2_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4410 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_41 = load i5 %pad_img_2_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4410 'load' 'pad_img_2_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4411 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_41 = load i5 %pad_img_2_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4411 'load' 'pad_img_2_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4412 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_41 = load i5 %pad_img_3_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4412 'load' 'pad_img_3_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4413 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_41 = load i5 %pad_img_3_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4413 'load' 'pad_img_3_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4414 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_41 = load i5 %pad_img_3_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4414 'load' 'pad_img_3_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4415 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_41 = load i5 %pad_img_3_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4415 'load' 'pad_img_3_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4416 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_41 = load i5 %pad_img_3_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4416 'load' 'pad_img_3_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4417 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_41 = load i5 %pad_img_3_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4417 'load' 'pad_img_3_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4418 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_41 = load i5 %pad_img_3_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4418 'load' 'pad_img_3_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4419 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_41 = load i5 %pad_img_4_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4419 'load' 'pad_img_4_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4420 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_41 = load i5 %pad_img_4_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4420 'load' 'pad_img_4_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4421 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_41 = load i5 %pad_img_4_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4421 'load' 'pad_img_4_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4422 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_41 = load i5 %pad_img_4_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4422 'load' 'pad_img_4_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4423 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_41 = load i5 %pad_img_4_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4423 'load' 'pad_img_4_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4424 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_41 = load i5 %pad_img_4_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4424 'load' 'pad_img_4_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4425 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_41 = load i5 %pad_img_4_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4425 'load' 'pad_img_4_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4426 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_41 = load i5 %pad_img_5_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4426 'load' 'pad_img_5_0_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4427 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_41 = load i5 %pad_img_5_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4427 'load' 'pad_img_5_1_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4428 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_41 = load i5 %pad_img_5_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4428 'load' 'pad_img_5_2_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4429 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_41 = load i5 %pad_img_5_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4429 'load' 'pad_img_5_3_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4430 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_41 = load i5 %pad_img_5_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4430 'load' 'pad_img_5_4_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4431 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_41 = load i5 %pad_img_5_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4431 'load' 'pad_img_5_5_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4432 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_41 = load i5 %pad_img_5_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4432 'load' 'pad_img_5_6_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4433 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_41 = load i5 %pad_img_6_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4433 'load' 'pad_img_6_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4434 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_41 = load i5 %pad_img_6_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4434 'load' 'pad_img_6_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4435 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_41 = load i5 %pad_img_6_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4435 'load' 'pad_img_6_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4436 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_41 = load i5 %pad_img_6_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4436 'load' 'pad_img_6_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4437 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_41 = load i5 %pad_img_6_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4437 'load' 'pad_img_6_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4438 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_41 = load i5 %pad_img_6_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4438 'load' 'pad_img_6_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4439 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_41 = load i5 %pad_img_6_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4439 'load' 'pad_img_6_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4440 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln38_6 = mul i13 %zext_ln38_11, i13 74" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 4440 'mul' 'mul_ln38_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 4441 [1/1] (0.00ns)   --->   "%udiv_ln38_6_cast = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul_ln38_6, i32 9, i32 11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4441 'partselect' 'udiv_ln38_6_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4442 [1/1] (0.00ns)   --->   "%zext_ln39_123 = zext i3 %udiv_ln38_6_cast" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4442 'zext' 'zext_ln39_123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4443 [1/1] (0.00ns)   --->   "%tmp_2197 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %udiv_ln38_6_cast, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4443 'bitconcatenate' 'tmp_2197' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4444 [1/1] (1.78ns)   --->   "%add_ln39_48 = add i5 %tmp_2197, i5 %zext_ln39_123" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4444 'add' 'add_ln39_48' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4445 [1/1] (1.78ns)   --->   "%add_ln39_49 = add i5 %add_ln39_48, i5 %zext_ln38_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4445 'add' 'add_ln39_49' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4446 [1/1] (0.00ns)   --->   "%zext_ln39_124 = zext i5 %add_ln39_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4446 'zext' 'zext_ln39_124' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4447 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_42 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4447 'getelementptr' 'pad_img_0_0_addr_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4448 [1/1] (1.78ns)   --->   "%add_ln39_50 = add i5 %add_ln39_48, i5 %zext_ln39_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4448 'add' 'add_ln39_50' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4449 [1/1] (0.00ns)   --->   "%zext_ln39_125 = zext i5 %add_ln39_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4449 'zext' 'zext_ln39_125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4450 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_43 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4450 'getelementptr' 'pad_img_0_0_addr_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4451 [1/1] (1.78ns)   --->   "%add_ln39_51 = add i5 %add_ln39_48, i5 %zext_ln39_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4451 'add' 'add_ln39_51' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4452 [1/1] (0.00ns)   --->   "%zext_ln39_126 = zext i5 %add_ln39_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4452 'zext' 'zext_ln39_126' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4453 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_44 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4453 'getelementptr' 'pad_img_0_0_addr_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4454 [1/1] (1.78ns)   --->   "%add_ln39_52 = add i5 %add_ln39_48, i5 %zext_ln39_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4454 'add' 'add_ln39_52' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4455 [1/1] (0.00ns)   --->   "%zext_ln39_127 = zext i5 %add_ln39_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4455 'zext' 'zext_ln39_127' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4456 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_45 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4456 'getelementptr' 'pad_img_0_0_addr_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4457 [1/1] (1.78ns)   --->   "%add_ln39_53 = add i5 %add_ln39_48, i5 %zext_ln39_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4457 'add' 'add_ln39_53' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4458 [1/1] (0.00ns)   --->   "%zext_ln39_128 = zext i5 %add_ln39_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4458 'zext' 'zext_ln39_128' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4459 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_46 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4459 'getelementptr' 'pad_img_0_0_addr_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4460 [1/1] (1.78ns)   --->   "%add_ln39_54 = add i5 %add_ln39_48, i5 %zext_ln39_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4460 'add' 'add_ln39_54' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4461 [1/1] (0.00ns)   --->   "%zext_ln39_129 = zext i5 %add_ln39_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4461 'zext' 'zext_ln39_129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4462 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_47 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4462 'getelementptr' 'pad_img_0_0_addr_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4463 [1/1] (1.78ns)   --->   "%add_ln39_55 = add i5 %add_ln39_48, i5 %zext_ln39_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4463 'add' 'add_ln39_55' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 4464 [1/1] (0.00ns)   --->   "%zext_ln39_130 = zext i5 %add_ln39_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4464 'zext' 'zext_ln39_130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 4465 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_48 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4465 'getelementptr' 'pad_img_0_0_addr_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4466 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_42 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4466 'getelementptr' 'pad_img_0_1_addr_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4467 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_43 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4467 'getelementptr' 'pad_img_0_1_addr_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4468 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_44 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4468 'getelementptr' 'pad_img_0_1_addr_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4469 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_45 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4469 'getelementptr' 'pad_img_0_1_addr_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4470 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_46 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4470 'getelementptr' 'pad_img_0_1_addr_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4471 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_47 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4471 'getelementptr' 'pad_img_0_1_addr_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4472 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_48 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4472 'getelementptr' 'pad_img_0_1_addr_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4473 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_42 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4473 'getelementptr' 'pad_img_0_2_addr_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4474 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_43 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4474 'getelementptr' 'pad_img_0_2_addr_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4475 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_44 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4475 'getelementptr' 'pad_img_0_2_addr_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4476 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_45 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4476 'getelementptr' 'pad_img_0_2_addr_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4477 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_46 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4477 'getelementptr' 'pad_img_0_2_addr_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4478 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_47 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4478 'getelementptr' 'pad_img_0_2_addr_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4479 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_48 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4479 'getelementptr' 'pad_img_0_2_addr_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4480 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_42 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4480 'getelementptr' 'pad_img_0_3_addr_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4481 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_43 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4481 'getelementptr' 'pad_img_0_3_addr_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4482 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_44 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4482 'getelementptr' 'pad_img_0_3_addr_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4483 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_45 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4483 'getelementptr' 'pad_img_0_3_addr_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4484 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_46 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4484 'getelementptr' 'pad_img_0_3_addr_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4485 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_47 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4485 'getelementptr' 'pad_img_0_3_addr_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4486 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_48 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4486 'getelementptr' 'pad_img_0_3_addr_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4487 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_42 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4487 'getelementptr' 'pad_img_0_4_addr_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4488 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_43 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4488 'getelementptr' 'pad_img_0_4_addr_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4489 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_44 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4489 'getelementptr' 'pad_img_0_4_addr_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4490 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_45 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4490 'getelementptr' 'pad_img_0_4_addr_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4491 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_46 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4491 'getelementptr' 'pad_img_0_4_addr_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4492 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_47 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4492 'getelementptr' 'pad_img_0_4_addr_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4493 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_48 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4493 'getelementptr' 'pad_img_0_4_addr_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4494 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_42 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4494 'getelementptr' 'pad_img_0_5_addr_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4495 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_43 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4495 'getelementptr' 'pad_img_0_5_addr_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4496 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_44 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4496 'getelementptr' 'pad_img_0_5_addr_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4497 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_45 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4497 'getelementptr' 'pad_img_0_5_addr_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4498 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_46 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4498 'getelementptr' 'pad_img_0_5_addr_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4499 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_47 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4499 'getelementptr' 'pad_img_0_5_addr_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4500 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_48 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4500 'getelementptr' 'pad_img_0_5_addr_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4501 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_42 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4501 'getelementptr' 'pad_img_0_6_addr_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4502 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_43 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4502 'getelementptr' 'pad_img_0_6_addr_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4503 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_44 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4503 'getelementptr' 'pad_img_0_6_addr_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4504 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_45 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4504 'getelementptr' 'pad_img_0_6_addr_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4505 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_46 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4505 'getelementptr' 'pad_img_0_6_addr_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4506 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_47 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4506 'getelementptr' 'pad_img_0_6_addr_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4507 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_48 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4507 'getelementptr' 'pad_img_0_6_addr_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_13 : Operation 4508 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_42 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4508 'getelementptr' 'pad_img_1_0_addr_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4509 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_43 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4509 'getelementptr' 'pad_img_1_0_addr_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4510 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_44 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4510 'getelementptr' 'pad_img_1_0_addr_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4511 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_45 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4511 'getelementptr' 'pad_img_1_0_addr_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4512 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_46 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4512 'getelementptr' 'pad_img_1_0_addr_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4513 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_47 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4513 'getelementptr' 'pad_img_1_0_addr_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4514 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_48 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4514 'getelementptr' 'pad_img_1_0_addr_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4515 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_42 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4515 'getelementptr' 'pad_img_1_1_addr_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4516 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_43 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4516 'getelementptr' 'pad_img_1_1_addr_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4517 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_44 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4517 'getelementptr' 'pad_img_1_1_addr_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4518 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_45 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4518 'getelementptr' 'pad_img_1_1_addr_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4519 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_46 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4519 'getelementptr' 'pad_img_1_1_addr_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4520 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_47 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4520 'getelementptr' 'pad_img_1_1_addr_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4521 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_48 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4521 'getelementptr' 'pad_img_1_1_addr_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4522 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_42 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4522 'getelementptr' 'pad_img_1_2_addr_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4523 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_43 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4523 'getelementptr' 'pad_img_1_2_addr_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4524 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_44 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4524 'getelementptr' 'pad_img_1_2_addr_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4525 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_45 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4525 'getelementptr' 'pad_img_1_2_addr_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4526 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_46 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4526 'getelementptr' 'pad_img_1_2_addr_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4527 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_47 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4527 'getelementptr' 'pad_img_1_2_addr_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4528 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_48 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4528 'getelementptr' 'pad_img_1_2_addr_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4529 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_42 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4529 'getelementptr' 'pad_img_1_3_addr_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4530 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_43 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4530 'getelementptr' 'pad_img_1_3_addr_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4531 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_44 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4531 'getelementptr' 'pad_img_1_3_addr_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4532 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_45 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4532 'getelementptr' 'pad_img_1_3_addr_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4533 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_46 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4533 'getelementptr' 'pad_img_1_3_addr_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4534 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_47 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4534 'getelementptr' 'pad_img_1_3_addr_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4535 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_48 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4535 'getelementptr' 'pad_img_1_3_addr_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4536 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_42 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4536 'getelementptr' 'pad_img_1_4_addr_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4537 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_43 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4537 'getelementptr' 'pad_img_1_4_addr_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4538 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_44 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4538 'getelementptr' 'pad_img_1_4_addr_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4539 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_45 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4539 'getelementptr' 'pad_img_1_4_addr_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4540 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_46 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4540 'getelementptr' 'pad_img_1_4_addr_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4541 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_47 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4541 'getelementptr' 'pad_img_1_4_addr_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4542 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_48 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4542 'getelementptr' 'pad_img_1_4_addr_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4543 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_42 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4543 'getelementptr' 'pad_img_1_5_addr_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4544 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_43 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4544 'getelementptr' 'pad_img_1_5_addr_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4545 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_44 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4545 'getelementptr' 'pad_img_1_5_addr_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4546 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_45 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4546 'getelementptr' 'pad_img_1_5_addr_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4547 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_46 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4547 'getelementptr' 'pad_img_1_5_addr_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4548 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_47 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4548 'getelementptr' 'pad_img_1_5_addr_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4549 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_48 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4549 'getelementptr' 'pad_img_1_5_addr_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4550 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_42 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4550 'getelementptr' 'pad_img_1_6_addr_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4551 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_43 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4551 'getelementptr' 'pad_img_1_6_addr_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4552 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_44 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4552 'getelementptr' 'pad_img_1_6_addr_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4553 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_45 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4553 'getelementptr' 'pad_img_1_6_addr_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4554 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_46 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4554 'getelementptr' 'pad_img_1_6_addr_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4555 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_47 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4555 'getelementptr' 'pad_img_1_6_addr_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4556 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_48 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4556 'getelementptr' 'pad_img_1_6_addr_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 0.00>
ST_13 : Operation 4557 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_42 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4557 'getelementptr' 'pad_img_2_0_addr_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4558 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_43 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4558 'getelementptr' 'pad_img_2_0_addr_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4559 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_44 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4559 'getelementptr' 'pad_img_2_0_addr_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4560 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_45 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4560 'getelementptr' 'pad_img_2_0_addr_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4561 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_46 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4561 'getelementptr' 'pad_img_2_0_addr_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4562 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_47 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4562 'getelementptr' 'pad_img_2_0_addr_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4563 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_48 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4563 'getelementptr' 'pad_img_2_0_addr_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4564 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_42 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4564 'getelementptr' 'pad_img_2_1_addr_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4565 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_43 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4565 'getelementptr' 'pad_img_2_1_addr_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4566 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_44 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4566 'getelementptr' 'pad_img_2_1_addr_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4567 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_45 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4567 'getelementptr' 'pad_img_2_1_addr_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4568 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_46 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4568 'getelementptr' 'pad_img_2_1_addr_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4569 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_47 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4569 'getelementptr' 'pad_img_2_1_addr_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4570 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_48 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4570 'getelementptr' 'pad_img_2_1_addr_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4571 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_42 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4571 'getelementptr' 'pad_img_2_2_addr_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4572 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_43 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4572 'getelementptr' 'pad_img_2_2_addr_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4573 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_44 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4573 'getelementptr' 'pad_img_2_2_addr_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4574 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_45 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4574 'getelementptr' 'pad_img_2_2_addr_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4575 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_46 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4575 'getelementptr' 'pad_img_2_2_addr_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4576 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_47 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4576 'getelementptr' 'pad_img_2_2_addr_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4577 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_48 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4577 'getelementptr' 'pad_img_2_2_addr_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4578 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_42 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4578 'getelementptr' 'pad_img_2_3_addr_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4579 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_43 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4579 'getelementptr' 'pad_img_2_3_addr_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4580 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_44 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4580 'getelementptr' 'pad_img_2_3_addr_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4581 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_45 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4581 'getelementptr' 'pad_img_2_3_addr_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4582 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_46 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4582 'getelementptr' 'pad_img_2_3_addr_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4583 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_47 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4583 'getelementptr' 'pad_img_2_3_addr_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4584 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_48 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4584 'getelementptr' 'pad_img_2_3_addr_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4585 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_42 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4585 'getelementptr' 'pad_img_2_4_addr_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4586 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_43 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4586 'getelementptr' 'pad_img_2_4_addr_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4587 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_44 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4587 'getelementptr' 'pad_img_2_4_addr_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4588 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_45 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4588 'getelementptr' 'pad_img_2_4_addr_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4589 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_46 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4589 'getelementptr' 'pad_img_2_4_addr_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4590 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_47 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4590 'getelementptr' 'pad_img_2_4_addr_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4591 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_48 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4591 'getelementptr' 'pad_img_2_4_addr_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4592 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_42 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4592 'getelementptr' 'pad_img_2_5_addr_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4593 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_43 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4593 'getelementptr' 'pad_img_2_5_addr_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4594 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_44 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4594 'getelementptr' 'pad_img_2_5_addr_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4595 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_45 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4595 'getelementptr' 'pad_img_2_5_addr_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4596 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_46 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4596 'getelementptr' 'pad_img_2_5_addr_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4597 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_47 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4597 'getelementptr' 'pad_img_2_5_addr_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4598 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_48 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4598 'getelementptr' 'pad_img_2_5_addr_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4599 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_42 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4599 'getelementptr' 'pad_img_2_6_addr_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4600 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_43 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4600 'getelementptr' 'pad_img_2_6_addr_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4601 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_44 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4601 'getelementptr' 'pad_img_2_6_addr_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4602 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_45 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4602 'getelementptr' 'pad_img_2_6_addr_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4603 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_46 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4603 'getelementptr' 'pad_img_2_6_addr_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4604 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_47 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4604 'getelementptr' 'pad_img_2_6_addr_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4605 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_48 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4605 'getelementptr' 'pad_img_2_6_addr_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 0.00>
ST_13 : Operation 4606 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_42 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4606 'getelementptr' 'pad_img_3_0_addr_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4607 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_43 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4607 'getelementptr' 'pad_img_3_0_addr_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4608 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_44 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4608 'getelementptr' 'pad_img_3_0_addr_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4609 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_45 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4609 'getelementptr' 'pad_img_3_0_addr_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4610 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_46 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4610 'getelementptr' 'pad_img_3_0_addr_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4611 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_47 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4611 'getelementptr' 'pad_img_3_0_addr_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4612 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_48 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4612 'getelementptr' 'pad_img_3_0_addr_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4613 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_42 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4613 'getelementptr' 'pad_img_3_1_addr_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4614 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_43 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4614 'getelementptr' 'pad_img_3_1_addr_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4615 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_44 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4615 'getelementptr' 'pad_img_3_1_addr_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4616 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_45 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4616 'getelementptr' 'pad_img_3_1_addr_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4617 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_46 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4617 'getelementptr' 'pad_img_3_1_addr_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4618 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_47 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4618 'getelementptr' 'pad_img_3_1_addr_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4619 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_48 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4619 'getelementptr' 'pad_img_3_1_addr_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4620 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_42 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4620 'getelementptr' 'pad_img_3_2_addr_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4621 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_43 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4621 'getelementptr' 'pad_img_3_2_addr_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4622 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_44 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4622 'getelementptr' 'pad_img_3_2_addr_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4623 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_45 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4623 'getelementptr' 'pad_img_3_2_addr_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4624 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_46 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4624 'getelementptr' 'pad_img_3_2_addr_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4625 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_47 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4625 'getelementptr' 'pad_img_3_2_addr_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4626 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_48 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4626 'getelementptr' 'pad_img_3_2_addr_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4627 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_42 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4627 'getelementptr' 'pad_img_3_3_addr_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4628 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_43 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4628 'getelementptr' 'pad_img_3_3_addr_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4629 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_44 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4629 'getelementptr' 'pad_img_3_3_addr_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4630 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_45 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4630 'getelementptr' 'pad_img_3_3_addr_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4631 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_46 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4631 'getelementptr' 'pad_img_3_3_addr_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4632 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_47 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4632 'getelementptr' 'pad_img_3_3_addr_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4633 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_48 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4633 'getelementptr' 'pad_img_3_3_addr_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4634 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_42 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4634 'getelementptr' 'pad_img_3_4_addr_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4635 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_43 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4635 'getelementptr' 'pad_img_3_4_addr_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4636 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_44 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4636 'getelementptr' 'pad_img_3_4_addr_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4637 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_45 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4637 'getelementptr' 'pad_img_3_4_addr_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4638 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_46 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4638 'getelementptr' 'pad_img_3_4_addr_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4639 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_47 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4639 'getelementptr' 'pad_img_3_4_addr_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4640 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_48 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4640 'getelementptr' 'pad_img_3_4_addr_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4641 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_42 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4641 'getelementptr' 'pad_img_3_5_addr_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4642 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_43 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4642 'getelementptr' 'pad_img_3_5_addr_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4643 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_44 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4643 'getelementptr' 'pad_img_3_5_addr_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4644 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_45 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4644 'getelementptr' 'pad_img_3_5_addr_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4645 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_46 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4645 'getelementptr' 'pad_img_3_5_addr_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4646 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_47 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4646 'getelementptr' 'pad_img_3_5_addr_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4647 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_48 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4647 'getelementptr' 'pad_img_3_5_addr_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4648 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_42 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4648 'getelementptr' 'pad_img_3_6_addr_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4649 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_43 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4649 'getelementptr' 'pad_img_3_6_addr_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4650 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_44 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4650 'getelementptr' 'pad_img_3_6_addr_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4651 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_45 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4651 'getelementptr' 'pad_img_3_6_addr_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4652 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_46 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4652 'getelementptr' 'pad_img_3_6_addr_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4653 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_47 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4653 'getelementptr' 'pad_img_3_6_addr_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4654 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_48 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4654 'getelementptr' 'pad_img_3_6_addr_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 0.00>
ST_13 : Operation 4655 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_42 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4655 'getelementptr' 'pad_img_4_0_addr_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4656 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_43 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4656 'getelementptr' 'pad_img_4_0_addr_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4657 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_44 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4657 'getelementptr' 'pad_img_4_0_addr_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4658 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_45 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4658 'getelementptr' 'pad_img_4_0_addr_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4659 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_46 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4659 'getelementptr' 'pad_img_4_0_addr_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4660 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_47 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4660 'getelementptr' 'pad_img_4_0_addr_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4661 [1/1] (0.00ns)   --->   "%pad_img_4_0_addr_48 = getelementptr i24 %pad_img_4_0, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4661 'getelementptr' 'pad_img_4_0_addr_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4662 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_42 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4662 'getelementptr' 'pad_img_4_1_addr_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4663 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_43 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4663 'getelementptr' 'pad_img_4_1_addr_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4664 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_44 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4664 'getelementptr' 'pad_img_4_1_addr_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4665 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_45 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4665 'getelementptr' 'pad_img_4_1_addr_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4666 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_46 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4666 'getelementptr' 'pad_img_4_1_addr_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4667 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_47 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4667 'getelementptr' 'pad_img_4_1_addr_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4668 [1/1] (0.00ns)   --->   "%pad_img_4_1_addr_48 = getelementptr i24 %pad_img_4_1, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4668 'getelementptr' 'pad_img_4_1_addr_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4669 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_42 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4669 'getelementptr' 'pad_img_4_2_addr_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4670 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_43 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4670 'getelementptr' 'pad_img_4_2_addr_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4671 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_44 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4671 'getelementptr' 'pad_img_4_2_addr_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4672 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_45 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4672 'getelementptr' 'pad_img_4_2_addr_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4673 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_46 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4673 'getelementptr' 'pad_img_4_2_addr_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4674 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_47 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4674 'getelementptr' 'pad_img_4_2_addr_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4675 [1/1] (0.00ns)   --->   "%pad_img_4_2_addr_48 = getelementptr i24 %pad_img_4_2, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4675 'getelementptr' 'pad_img_4_2_addr_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4676 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_42 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4676 'getelementptr' 'pad_img_4_3_addr_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4677 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_43 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4677 'getelementptr' 'pad_img_4_3_addr_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4678 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_44 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4678 'getelementptr' 'pad_img_4_3_addr_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4679 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_45 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4679 'getelementptr' 'pad_img_4_3_addr_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4680 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_46 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4680 'getelementptr' 'pad_img_4_3_addr_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4681 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_47 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4681 'getelementptr' 'pad_img_4_3_addr_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4682 [1/1] (0.00ns)   --->   "%pad_img_4_3_addr_48 = getelementptr i24 %pad_img_4_3, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4682 'getelementptr' 'pad_img_4_3_addr_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4683 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_42 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4683 'getelementptr' 'pad_img_4_4_addr_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4684 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_43 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4684 'getelementptr' 'pad_img_4_4_addr_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4685 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_44 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4685 'getelementptr' 'pad_img_4_4_addr_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4686 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_45 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4686 'getelementptr' 'pad_img_4_4_addr_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4687 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_46 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4687 'getelementptr' 'pad_img_4_4_addr_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4688 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_47 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4688 'getelementptr' 'pad_img_4_4_addr_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4689 [1/1] (0.00ns)   --->   "%pad_img_4_4_addr_48 = getelementptr i24 %pad_img_4_4, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4689 'getelementptr' 'pad_img_4_4_addr_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4690 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_42 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4690 'getelementptr' 'pad_img_4_5_addr_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4691 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_43 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4691 'getelementptr' 'pad_img_4_5_addr_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4692 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_44 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4692 'getelementptr' 'pad_img_4_5_addr_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4693 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_45 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4693 'getelementptr' 'pad_img_4_5_addr_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4694 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_46 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4694 'getelementptr' 'pad_img_4_5_addr_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4695 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_47 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4695 'getelementptr' 'pad_img_4_5_addr_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4696 [1/1] (0.00ns)   --->   "%pad_img_4_5_addr_48 = getelementptr i24 %pad_img_4_5, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4696 'getelementptr' 'pad_img_4_5_addr_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4697 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_42 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4697 'getelementptr' 'pad_img_4_6_addr_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4698 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_43 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4698 'getelementptr' 'pad_img_4_6_addr_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4699 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_44 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4699 'getelementptr' 'pad_img_4_6_addr_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4700 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_45 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4700 'getelementptr' 'pad_img_4_6_addr_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4701 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_46 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4701 'getelementptr' 'pad_img_4_6_addr_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4702 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_47 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4702 'getelementptr' 'pad_img_4_6_addr_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4703 [1/1] (0.00ns)   --->   "%pad_img_4_6_addr_48 = getelementptr i24 %pad_img_4_6, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4703 'getelementptr' 'pad_img_4_6_addr_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 0.00>
ST_13 : Operation 4704 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_42 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4704 'getelementptr' 'pad_img_5_0_addr_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4705 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_43 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4705 'getelementptr' 'pad_img_5_0_addr_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4706 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_44 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4706 'getelementptr' 'pad_img_5_0_addr_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4707 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_45 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4707 'getelementptr' 'pad_img_5_0_addr_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4708 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_46 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4708 'getelementptr' 'pad_img_5_0_addr_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4709 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_47 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4709 'getelementptr' 'pad_img_5_0_addr_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4710 [1/1] (0.00ns)   --->   "%pad_img_5_0_addr_48 = getelementptr i24 %pad_img_5_0, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4710 'getelementptr' 'pad_img_5_0_addr_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4711 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_42 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4711 'getelementptr' 'pad_img_5_1_addr_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4712 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_43 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4712 'getelementptr' 'pad_img_5_1_addr_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4713 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_44 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4713 'getelementptr' 'pad_img_5_1_addr_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4714 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_45 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4714 'getelementptr' 'pad_img_5_1_addr_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4715 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_46 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4715 'getelementptr' 'pad_img_5_1_addr_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4716 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_47 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4716 'getelementptr' 'pad_img_5_1_addr_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4717 [1/1] (0.00ns)   --->   "%pad_img_5_1_addr_48 = getelementptr i24 %pad_img_5_1, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4717 'getelementptr' 'pad_img_5_1_addr_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4718 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_42 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4718 'getelementptr' 'pad_img_5_2_addr_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4719 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_43 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4719 'getelementptr' 'pad_img_5_2_addr_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4720 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_44 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4720 'getelementptr' 'pad_img_5_2_addr_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4721 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_45 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4721 'getelementptr' 'pad_img_5_2_addr_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4722 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_46 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4722 'getelementptr' 'pad_img_5_2_addr_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4723 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_47 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4723 'getelementptr' 'pad_img_5_2_addr_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4724 [1/1] (0.00ns)   --->   "%pad_img_5_2_addr_48 = getelementptr i24 %pad_img_5_2, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4724 'getelementptr' 'pad_img_5_2_addr_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4725 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_42 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4725 'getelementptr' 'pad_img_5_3_addr_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4726 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_43 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4726 'getelementptr' 'pad_img_5_3_addr_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4727 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_44 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4727 'getelementptr' 'pad_img_5_3_addr_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4728 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_45 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4728 'getelementptr' 'pad_img_5_3_addr_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4729 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_46 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4729 'getelementptr' 'pad_img_5_3_addr_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4730 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_47 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4730 'getelementptr' 'pad_img_5_3_addr_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4731 [1/1] (0.00ns)   --->   "%pad_img_5_3_addr_48 = getelementptr i24 %pad_img_5_3, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4731 'getelementptr' 'pad_img_5_3_addr_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4732 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_42 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4732 'getelementptr' 'pad_img_5_4_addr_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4733 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_43 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4733 'getelementptr' 'pad_img_5_4_addr_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4734 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_44 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4734 'getelementptr' 'pad_img_5_4_addr_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4735 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_45 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4735 'getelementptr' 'pad_img_5_4_addr_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4736 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_46 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4736 'getelementptr' 'pad_img_5_4_addr_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4737 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_47 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4737 'getelementptr' 'pad_img_5_4_addr_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4738 [1/1] (0.00ns)   --->   "%pad_img_5_4_addr_48 = getelementptr i24 %pad_img_5_4, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4738 'getelementptr' 'pad_img_5_4_addr_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4739 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_42 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4739 'getelementptr' 'pad_img_5_5_addr_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4740 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_43 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4740 'getelementptr' 'pad_img_5_5_addr_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4741 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_44 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4741 'getelementptr' 'pad_img_5_5_addr_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4742 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_45 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4742 'getelementptr' 'pad_img_5_5_addr_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4743 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_46 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4743 'getelementptr' 'pad_img_5_5_addr_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4744 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_47 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4744 'getelementptr' 'pad_img_5_5_addr_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4745 [1/1] (0.00ns)   --->   "%pad_img_5_5_addr_48 = getelementptr i24 %pad_img_5_5, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4745 'getelementptr' 'pad_img_5_5_addr_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4746 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_42 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4746 'getelementptr' 'pad_img_5_6_addr_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4747 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_43 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4747 'getelementptr' 'pad_img_5_6_addr_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4748 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_44 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4748 'getelementptr' 'pad_img_5_6_addr_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4749 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_45 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4749 'getelementptr' 'pad_img_5_6_addr_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4750 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_46 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4750 'getelementptr' 'pad_img_5_6_addr_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4751 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_47 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4751 'getelementptr' 'pad_img_5_6_addr_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4752 [1/1] (0.00ns)   --->   "%pad_img_5_6_addr_48 = getelementptr i24 %pad_img_5_6, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4752 'getelementptr' 'pad_img_5_6_addr_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 0.00>
ST_13 : Operation 4753 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_42 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4753 'getelementptr' 'pad_img_6_0_addr_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4754 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_43 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4754 'getelementptr' 'pad_img_6_0_addr_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4755 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_44 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4755 'getelementptr' 'pad_img_6_0_addr_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4756 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_45 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4756 'getelementptr' 'pad_img_6_0_addr_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4757 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_46 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4757 'getelementptr' 'pad_img_6_0_addr_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4758 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_47 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4758 'getelementptr' 'pad_img_6_0_addr_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4759 [1/1] (0.00ns)   --->   "%pad_img_6_0_addr_48 = getelementptr i24 %pad_img_6_0, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4759 'getelementptr' 'pad_img_6_0_addr_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4760 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_42 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4760 'getelementptr' 'pad_img_6_1_addr_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4761 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_43 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4761 'getelementptr' 'pad_img_6_1_addr_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4762 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_44 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4762 'getelementptr' 'pad_img_6_1_addr_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4763 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_45 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4763 'getelementptr' 'pad_img_6_1_addr_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4764 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_46 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4764 'getelementptr' 'pad_img_6_1_addr_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4765 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_47 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4765 'getelementptr' 'pad_img_6_1_addr_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4766 [1/1] (0.00ns)   --->   "%pad_img_6_1_addr_48 = getelementptr i24 %pad_img_6_1, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4766 'getelementptr' 'pad_img_6_1_addr_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4767 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_42 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4767 'getelementptr' 'pad_img_6_2_addr_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4768 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_43 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4768 'getelementptr' 'pad_img_6_2_addr_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4769 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_44 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4769 'getelementptr' 'pad_img_6_2_addr_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4770 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_45 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4770 'getelementptr' 'pad_img_6_2_addr_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4771 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_46 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4771 'getelementptr' 'pad_img_6_2_addr_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4772 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_47 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4772 'getelementptr' 'pad_img_6_2_addr_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4773 [1/1] (0.00ns)   --->   "%pad_img_6_2_addr_48 = getelementptr i24 %pad_img_6_2, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4773 'getelementptr' 'pad_img_6_2_addr_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4774 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_42 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4774 'getelementptr' 'pad_img_6_3_addr_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4775 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_43 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4775 'getelementptr' 'pad_img_6_3_addr_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4776 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_44 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4776 'getelementptr' 'pad_img_6_3_addr_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4777 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_45 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4777 'getelementptr' 'pad_img_6_3_addr_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4778 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_46 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4778 'getelementptr' 'pad_img_6_3_addr_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4779 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_47 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4779 'getelementptr' 'pad_img_6_3_addr_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4780 [1/1] (0.00ns)   --->   "%pad_img_6_3_addr_48 = getelementptr i24 %pad_img_6_3, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4780 'getelementptr' 'pad_img_6_3_addr_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4781 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_42 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4781 'getelementptr' 'pad_img_6_4_addr_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4782 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_43 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4782 'getelementptr' 'pad_img_6_4_addr_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4783 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_44 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4783 'getelementptr' 'pad_img_6_4_addr_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4784 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_45 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4784 'getelementptr' 'pad_img_6_4_addr_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4785 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_46 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4785 'getelementptr' 'pad_img_6_4_addr_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4786 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_47 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4786 'getelementptr' 'pad_img_6_4_addr_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4787 [1/1] (0.00ns)   --->   "%pad_img_6_4_addr_48 = getelementptr i24 %pad_img_6_4, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4787 'getelementptr' 'pad_img_6_4_addr_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4788 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_42 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4788 'getelementptr' 'pad_img_6_5_addr_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4789 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_43 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4789 'getelementptr' 'pad_img_6_5_addr_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4790 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_44 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4790 'getelementptr' 'pad_img_6_5_addr_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4791 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_45 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4791 'getelementptr' 'pad_img_6_5_addr_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4792 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_46 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4792 'getelementptr' 'pad_img_6_5_addr_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4793 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_47 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4793 'getelementptr' 'pad_img_6_5_addr_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4794 [1/1] (0.00ns)   --->   "%pad_img_6_5_addr_48 = getelementptr i24 %pad_img_6_5, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4794 'getelementptr' 'pad_img_6_5_addr_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4795 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_42 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4795 'getelementptr' 'pad_img_6_6_addr_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 0.00>
ST_13 : Operation 4796 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_43 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4796 'getelementptr' 'pad_img_6_6_addr_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 0.00>
ST_13 : Operation 4797 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_44 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4797 'getelementptr' 'pad_img_6_6_addr_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 0.00>
ST_13 : Operation 4798 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_45 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_127" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4798 'getelementptr' 'pad_img_6_6_addr_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 0.00>
ST_13 : Operation 4799 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_46 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4799 'getelementptr' 'pad_img_6_6_addr_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 0.00>
ST_13 : Operation 4800 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_47 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4800 'getelementptr' 'pad_img_6_6_addr_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 0.00>
ST_13 : Operation 4801 [1/1] (0.00ns)   --->   "%pad_img_6_6_addr_48 = getelementptr i24 %pad_img_6_6, i64 0, i64 %zext_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4801 'getelementptr' 'pad_img_6_6_addr_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 0.00>
ST_13 : Operation 4802 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_42 = load i5 %pad_img_0_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4802 'load' 'pad_img_0_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4803 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_42 = load i5 %pad_img_0_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4803 'load' 'pad_img_0_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4804 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_42 = load i5 %pad_img_0_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4804 'load' 'pad_img_0_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4805 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_42 = load i5 %pad_img_0_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4805 'load' 'pad_img_0_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4806 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_42 = load i5 %pad_img_0_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4806 'load' 'pad_img_0_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4807 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_42 = load i5 %pad_img_0_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4807 'load' 'pad_img_0_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4808 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_42 = load i5 %pad_img_0_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4808 'load' 'pad_img_0_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4809 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_42 = load i5 %pad_img_1_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4809 'load' 'pad_img_1_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4810 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_42 = load i5 %pad_img_1_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4810 'load' 'pad_img_1_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4811 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_42 = load i5 %pad_img_1_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4811 'load' 'pad_img_1_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4812 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_42 = load i5 %pad_img_1_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4812 'load' 'pad_img_1_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4813 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_42 = load i5 %pad_img_1_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4813 'load' 'pad_img_1_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4814 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_42 = load i5 %pad_img_1_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4814 'load' 'pad_img_1_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4815 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_42 = load i5 %pad_img_1_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4815 'load' 'pad_img_1_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4816 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_42 = load i5 %pad_img_2_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4816 'load' 'pad_img_2_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4817 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_42 = load i5 %pad_img_2_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4817 'load' 'pad_img_2_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4818 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_42 = load i5 %pad_img_2_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4818 'load' 'pad_img_2_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4819 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_42 = load i5 %pad_img_2_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4819 'load' 'pad_img_2_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4820 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_42 = load i5 %pad_img_2_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4820 'load' 'pad_img_2_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4821 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_42 = load i5 %pad_img_2_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4821 'load' 'pad_img_2_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4822 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_42 = load i5 %pad_img_2_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4822 'load' 'pad_img_2_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4823 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_42 = load i5 %pad_img_3_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4823 'load' 'pad_img_3_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4824 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_42 = load i5 %pad_img_3_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4824 'load' 'pad_img_3_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4825 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_42 = load i5 %pad_img_3_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4825 'load' 'pad_img_3_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4826 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_42 = load i5 %pad_img_3_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4826 'load' 'pad_img_3_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4827 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_42 = load i5 %pad_img_3_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4827 'load' 'pad_img_3_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4828 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_42 = load i5 %pad_img_3_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4828 'load' 'pad_img_3_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4829 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_42 = load i5 %pad_img_3_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4829 'load' 'pad_img_3_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4830 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_42 = load i5 %pad_img_4_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4830 'load' 'pad_img_4_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4831 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_42 = load i5 %pad_img_4_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4831 'load' 'pad_img_4_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4832 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_42 = load i5 %pad_img_4_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4832 'load' 'pad_img_4_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4833 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_42 = load i5 %pad_img_4_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4833 'load' 'pad_img_4_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4834 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_42 = load i5 %pad_img_4_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4834 'load' 'pad_img_4_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4835 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_42 = load i5 %pad_img_4_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4835 'load' 'pad_img_4_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4836 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_42 = load i5 %pad_img_4_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4836 'load' 'pad_img_4_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4837 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_42 = load i5 %pad_img_5_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4837 'load' 'pad_img_5_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4838 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_42 = load i5 %pad_img_5_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4838 'load' 'pad_img_5_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4839 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_42 = load i5 %pad_img_5_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4839 'load' 'pad_img_5_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4840 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_42 = load i5 %pad_img_5_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4840 'load' 'pad_img_5_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4841 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_42 = load i5 %pad_img_5_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4841 'load' 'pad_img_5_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4842 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_42 = load i5 %pad_img_5_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4842 'load' 'pad_img_5_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4843 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_42 = load i5 %pad_img_5_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4843 'load' 'pad_img_5_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4844 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_42 = load i5 %pad_img_6_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4844 'load' 'pad_img_6_0_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4845 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_42 = load i5 %pad_img_6_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4845 'load' 'pad_img_6_1_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4846 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_42 = load i5 %pad_img_6_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4846 'load' 'pad_img_6_2_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4847 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_42 = load i5 %pad_img_6_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4847 'load' 'pad_img_6_3_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4848 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_42 = load i5 %pad_img_6_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4848 'load' 'pad_img_6_4_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4849 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_42 = load i5 %pad_img_6_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4849 'load' 'pad_img_6_5_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4850 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_42 = load i5 %pad_img_6_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4850 'load' 'pad_img_6_6_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4851 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_43 = load i5 %pad_img_0_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4851 'load' 'pad_img_0_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4852 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_43 = load i5 %pad_img_0_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4852 'load' 'pad_img_0_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4853 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_43 = load i5 %pad_img_0_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4853 'load' 'pad_img_0_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4854 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_43 = load i5 %pad_img_0_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4854 'load' 'pad_img_0_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4855 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_43 = load i5 %pad_img_0_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4855 'load' 'pad_img_0_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4856 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_43 = load i5 %pad_img_0_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4856 'load' 'pad_img_0_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4857 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_43 = load i5 %pad_img_0_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4857 'load' 'pad_img_0_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4858 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_43 = load i5 %pad_img_1_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4858 'load' 'pad_img_1_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4859 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_43 = load i5 %pad_img_1_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4859 'load' 'pad_img_1_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4860 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_43 = load i5 %pad_img_1_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4860 'load' 'pad_img_1_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4861 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_43 = load i5 %pad_img_1_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4861 'load' 'pad_img_1_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4862 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_43 = load i5 %pad_img_1_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4862 'load' 'pad_img_1_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4863 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_43 = load i5 %pad_img_1_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4863 'load' 'pad_img_1_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4864 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_43 = load i5 %pad_img_1_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4864 'load' 'pad_img_1_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4865 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_43 = load i5 %pad_img_2_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4865 'load' 'pad_img_2_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4866 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_43 = load i5 %pad_img_2_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4866 'load' 'pad_img_2_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4867 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_43 = load i5 %pad_img_2_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4867 'load' 'pad_img_2_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4868 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_43 = load i5 %pad_img_2_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4868 'load' 'pad_img_2_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4869 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_43 = load i5 %pad_img_2_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4869 'load' 'pad_img_2_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4870 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_43 = load i5 %pad_img_2_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4870 'load' 'pad_img_2_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4871 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_43 = load i5 %pad_img_2_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4871 'load' 'pad_img_2_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4872 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_43 = load i5 %pad_img_3_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4872 'load' 'pad_img_3_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4873 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_43 = load i5 %pad_img_3_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4873 'load' 'pad_img_3_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4874 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_43 = load i5 %pad_img_3_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4874 'load' 'pad_img_3_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4875 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_43 = load i5 %pad_img_3_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4875 'load' 'pad_img_3_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4876 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_43 = load i5 %pad_img_3_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4876 'load' 'pad_img_3_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4877 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_43 = load i5 %pad_img_3_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4877 'load' 'pad_img_3_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4878 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_43 = load i5 %pad_img_3_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4878 'load' 'pad_img_3_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4879 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_43 = load i5 %pad_img_4_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4879 'load' 'pad_img_4_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4880 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_43 = load i5 %pad_img_4_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4880 'load' 'pad_img_4_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4881 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_43 = load i5 %pad_img_4_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4881 'load' 'pad_img_4_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4882 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_43 = load i5 %pad_img_4_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4882 'load' 'pad_img_4_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4883 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_43 = load i5 %pad_img_4_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4883 'load' 'pad_img_4_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4884 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_43 = load i5 %pad_img_4_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4884 'load' 'pad_img_4_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4885 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_43 = load i5 %pad_img_4_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4885 'load' 'pad_img_4_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4886 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_43 = load i5 %pad_img_5_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4886 'load' 'pad_img_5_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4887 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_43 = load i5 %pad_img_5_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4887 'load' 'pad_img_5_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4888 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_43 = load i5 %pad_img_5_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4888 'load' 'pad_img_5_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4889 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_43 = load i5 %pad_img_5_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4889 'load' 'pad_img_5_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4890 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_43 = load i5 %pad_img_5_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4890 'load' 'pad_img_5_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4891 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_43 = load i5 %pad_img_5_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4891 'load' 'pad_img_5_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4892 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_43 = load i5 %pad_img_5_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4892 'load' 'pad_img_5_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4893 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_43 = load i5 %pad_img_6_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4893 'load' 'pad_img_6_0_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4894 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_43 = load i5 %pad_img_6_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4894 'load' 'pad_img_6_1_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4895 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_43 = load i5 %pad_img_6_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4895 'load' 'pad_img_6_2_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4896 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_43 = load i5 %pad_img_6_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4896 'load' 'pad_img_6_3_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4897 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_43 = load i5 %pad_img_6_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4897 'load' 'pad_img_6_4_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4898 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_43 = load i5 %pad_img_6_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4898 'load' 'pad_img_6_5_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4899 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_43 = load i5 %pad_img_6_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4899 'load' 'pad_img_6_6_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4900 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_44 = load i5 %pad_img_0_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4900 'load' 'pad_img_0_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4901 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_44 = load i5 %pad_img_0_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4901 'load' 'pad_img_0_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4902 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_44 = load i5 %pad_img_0_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4902 'load' 'pad_img_0_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4903 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_44 = load i5 %pad_img_0_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4903 'load' 'pad_img_0_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4904 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_44 = load i5 %pad_img_0_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4904 'load' 'pad_img_0_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4905 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_44 = load i5 %pad_img_0_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4905 'load' 'pad_img_0_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4906 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_44 = load i5 %pad_img_0_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4906 'load' 'pad_img_0_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4907 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_44 = load i5 %pad_img_1_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4907 'load' 'pad_img_1_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4908 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_44 = load i5 %pad_img_1_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4908 'load' 'pad_img_1_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4909 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_44 = load i5 %pad_img_1_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4909 'load' 'pad_img_1_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4910 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_44 = load i5 %pad_img_1_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4910 'load' 'pad_img_1_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4911 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_44 = load i5 %pad_img_1_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4911 'load' 'pad_img_1_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4912 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_44 = load i5 %pad_img_1_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4912 'load' 'pad_img_1_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4913 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_44 = load i5 %pad_img_1_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4913 'load' 'pad_img_1_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4914 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_44 = load i5 %pad_img_2_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4914 'load' 'pad_img_2_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4915 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_44 = load i5 %pad_img_2_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4915 'load' 'pad_img_2_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4916 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_44 = load i5 %pad_img_2_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4916 'load' 'pad_img_2_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4917 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_44 = load i5 %pad_img_2_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4917 'load' 'pad_img_2_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4918 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_44 = load i5 %pad_img_2_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4918 'load' 'pad_img_2_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4919 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_44 = load i5 %pad_img_2_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4919 'load' 'pad_img_2_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4920 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_44 = load i5 %pad_img_2_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4920 'load' 'pad_img_2_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4921 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_44 = load i5 %pad_img_3_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4921 'load' 'pad_img_3_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4922 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_44 = load i5 %pad_img_3_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4922 'load' 'pad_img_3_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4923 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_44 = load i5 %pad_img_3_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4923 'load' 'pad_img_3_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4924 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_44 = load i5 %pad_img_3_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4924 'load' 'pad_img_3_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4925 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_44 = load i5 %pad_img_3_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4925 'load' 'pad_img_3_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4926 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_44 = load i5 %pad_img_3_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4926 'load' 'pad_img_3_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4927 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_44 = load i5 %pad_img_3_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4927 'load' 'pad_img_3_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4928 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_44 = load i5 %pad_img_4_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4928 'load' 'pad_img_4_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4929 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_44 = load i5 %pad_img_4_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4929 'load' 'pad_img_4_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4930 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_44 = load i5 %pad_img_4_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4930 'load' 'pad_img_4_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4931 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_44 = load i5 %pad_img_4_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4931 'load' 'pad_img_4_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4932 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_44 = load i5 %pad_img_4_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4932 'load' 'pad_img_4_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4933 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_44 = load i5 %pad_img_4_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4933 'load' 'pad_img_4_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4934 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_44 = load i5 %pad_img_4_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4934 'load' 'pad_img_4_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4935 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_44 = load i5 %pad_img_5_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4935 'load' 'pad_img_5_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4936 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_44 = load i5 %pad_img_5_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4936 'load' 'pad_img_5_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4937 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_44 = load i5 %pad_img_5_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4937 'load' 'pad_img_5_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4938 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_44 = load i5 %pad_img_5_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4938 'load' 'pad_img_5_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4939 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_44 = load i5 %pad_img_5_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4939 'load' 'pad_img_5_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4940 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_44 = load i5 %pad_img_5_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4940 'load' 'pad_img_5_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4941 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_44 = load i5 %pad_img_5_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4941 'load' 'pad_img_5_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4942 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_44 = load i5 %pad_img_6_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4942 'load' 'pad_img_6_0_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4943 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_44 = load i5 %pad_img_6_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4943 'load' 'pad_img_6_1_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4944 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_44 = load i5 %pad_img_6_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4944 'load' 'pad_img_6_2_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4945 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_44 = load i5 %pad_img_6_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4945 'load' 'pad_img_6_3_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4946 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_44 = load i5 %pad_img_6_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4946 'load' 'pad_img_6_4_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4947 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_44 = load i5 %pad_img_6_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4947 'load' 'pad_img_6_5_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4948 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_44 = load i5 %pad_img_6_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4948 'load' 'pad_img_6_6_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4949 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_45 = load i5 %pad_img_0_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4949 'load' 'pad_img_0_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4950 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_45 = load i5 %pad_img_0_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4950 'load' 'pad_img_0_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4951 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_45 = load i5 %pad_img_0_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4951 'load' 'pad_img_0_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4952 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_45 = load i5 %pad_img_0_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4952 'load' 'pad_img_0_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4953 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_45 = load i5 %pad_img_0_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4953 'load' 'pad_img_0_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4954 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_45 = load i5 %pad_img_0_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4954 'load' 'pad_img_0_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4955 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_45 = load i5 %pad_img_0_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4955 'load' 'pad_img_0_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4956 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_45 = load i5 %pad_img_1_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4956 'load' 'pad_img_1_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4957 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_45 = load i5 %pad_img_1_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4957 'load' 'pad_img_1_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4958 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_45 = load i5 %pad_img_1_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4958 'load' 'pad_img_1_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4959 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_45 = load i5 %pad_img_1_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4959 'load' 'pad_img_1_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4960 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_45 = load i5 %pad_img_1_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4960 'load' 'pad_img_1_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4961 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_45 = load i5 %pad_img_1_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4961 'load' 'pad_img_1_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4962 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_45 = load i5 %pad_img_1_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4962 'load' 'pad_img_1_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4963 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_45 = load i5 %pad_img_2_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4963 'load' 'pad_img_2_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4964 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_45 = load i5 %pad_img_2_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4964 'load' 'pad_img_2_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4965 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_45 = load i5 %pad_img_2_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4965 'load' 'pad_img_2_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4966 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_45 = load i5 %pad_img_2_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4966 'load' 'pad_img_2_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4967 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_45 = load i5 %pad_img_2_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4967 'load' 'pad_img_2_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4968 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_45 = load i5 %pad_img_2_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4968 'load' 'pad_img_2_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4969 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_45 = load i5 %pad_img_2_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4969 'load' 'pad_img_2_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4970 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_45 = load i5 %pad_img_3_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4970 'load' 'pad_img_3_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4971 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_45 = load i5 %pad_img_3_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4971 'load' 'pad_img_3_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4972 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_45 = load i5 %pad_img_3_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4972 'load' 'pad_img_3_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4973 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_45 = load i5 %pad_img_3_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4973 'load' 'pad_img_3_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4974 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_45 = load i5 %pad_img_3_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4974 'load' 'pad_img_3_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4975 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_45 = load i5 %pad_img_3_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4975 'load' 'pad_img_3_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4976 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_45 = load i5 %pad_img_3_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4976 'load' 'pad_img_3_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4977 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_45 = load i5 %pad_img_4_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4977 'load' 'pad_img_4_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4978 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_45 = load i5 %pad_img_4_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4978 'load' 'pad_img_4_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4979 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_45 = load i5 %pad_img_4_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4979 'load' 'pad_img_4_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4980 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_45 = load i5 %pad_img_4_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4980 'load' 'pad_img_4_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4981 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_45 = load i5 %pad_img_4_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4981 'load' 'pad_img_4_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4982 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_45 = load i5 %pad_img_4_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4982 'load' 'pad_img_4_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4983 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_45 = load i5 %pad_img_4_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4983 'load' 'pad_img_4_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4984 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_45 = load i5 %pad_img_5_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4984 'load' 'pad_img_5_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4985 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_45 = load i5 %pad_img_5_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4985 'load' 'pad_img_5_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4986 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_45 = load i5 %pad_img_5_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4986 'load' 'pad_img_5_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4987 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_45 = load i5 %pad_img_5_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4987 'load' 'pad_img_5_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4988 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_45 = load i5 %pad_img_5_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4988 'load' 'pad_img_5_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4989 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_45 = load i5 %pad_img_5_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4989 'load' 'pad_img_5_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4990 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_45 = load i5 %pad_img_5_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4990 'load' 'pad_img_5_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4991 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_45 = load i5 %pad_img_6_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4991 'load' 'pad_img_6_0_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4992 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_45 = load i5 %pad_img_6_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4992 'load' 'pad_img_6_1_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4993 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_45 = load i5 %pad_img_6_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4993 'load' 'pad_img_6_2_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4994 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_45 = load i5 %pad_img_6_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4994 'load' 'pad_img_6_3_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4995 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_45 = load i5 %pad_img_6_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4995 'load' 'pad_img_6_4_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4996 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_45 = load i5 %pad_img_6_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4996 'load' 'pad_img_6_5_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4997 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_45 = load i5 %pad_img_6_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4997 'load' 'pad_img_6_6_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4998 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_46 = load i5 %pad_img_0_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4998 'load' 'pad_img_0_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 4999 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_46 = load i5 %pad_img_0_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4999 'load' 'pad_img_0_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5000 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_46 = load i5 %pad_img_0_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5000 'load' 'pad_img_0_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5001 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_46 = load i5 %pad_img_0_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5001 'load' 'pad_img_0_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5002 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_46 = load i5 %pad_img_0_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5002 'load' 'pad_img_0_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5003 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_46 = load i5 %pad_img_0_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5003 'load' 'pad_img_0_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5004 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_46 = load i5 %pad_img_0_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5004 'load' 'pad_img_0_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5005 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_46 = load i5 %pad_img_1_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5005 'load' 'pad_img_1_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5006 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_46 = load i5 %pad_img_1_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5006 'load' 'pad_img_1_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5007 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_46 = load i5 %pad_img_1_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5007 'load' 'pad_img_1_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5008 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_46 = load i5 %pad_img_1_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5008 'load' 'pad_img_1_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5009 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_46 = load i5 %pad_img_1_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5009 'load' 'pad_img_1_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5010 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_46 = load i5 %pad_img_1_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5010 'load' 'pad_img_1_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5011 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_46 = load i5 %pad_img_1_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5011 'load' 'pad_img_1_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5012 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_46 = load i5 %pad_img_2_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5012 'load' 'pad_img_2_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5013 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_46 = load i5 %pad_img_2_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5013 'load' 'pad_img_2_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5014 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_46 = load i5 %pad_img_2_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5014 'load' 'pad_img_2_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5015 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_46 = load i5 %pad_img_2_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5015 'load' 'pad_img_2_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5016 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_46 = load i5 %pad_img_2_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5016 'load' 'pad_img_2_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5017 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_46 = load i5 %pad_img_2_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5017 'load' 'pad_img_2_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5018 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_46 = load i5 %pad_img_2_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5018 'load' 'pad_img_2_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5019 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_46 = load i5 %pad_img_3_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5019 'load' 'pad_img_3_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5020 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_46 = load i5 %pad_img_3_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5020 'load' 'pad_img_3_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5021 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_46 = load i5 %pad_img_3_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5021 'load' 'pad_img_3_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5022 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_46 = load i5 %pad_img_3_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5022 'load' 'pad_img_3_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5023 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_46 = load i5 %pad_img_3_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5023 'load' 'pad_img_3_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5024 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_46 = load i5 %pad_img_3_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5024 'load' 'pad_img_3_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5025 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_46 = load i5 %pad_img_3_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5025 'load' 'pad_img_3_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5026 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_46 = load i5 %pad_img_4_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5026 'load' 'pad_img_4_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5027 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_46 = load i5 %pad_img_4_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5027 'load' 'pad_img_4_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5028 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_46 = load i5 %pad_img_4_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5028 'load' 'pad_img_4_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5029 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_46 = load i5 %pad_img_4_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5029 'load' 'pad_img_4_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5030 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_46 = load i5 %pad_img_4_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5030 'load' 'pad_img_4_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5031 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_46 = load i5 %pad_img_4_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5031 'load' 'pad_img_4_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5032 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_46 = load i5 %pad_img_4_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5032 'load' 'pad_img_4_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5033 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_46 = load i5 %pad_img_5_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5033 'load' 'pad_img_5_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5034 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_46 = load i5 %pad_img_5_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5034 'load' 'pad_img_5_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5035 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_46 = load i5 %pad_img_5_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5035 'load' 'pad_img_5_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5036 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_46 = load i5 %pad_img_5_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5036 'load' 'pad_img_5_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5037 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_46 = load i5 %pad_img_5_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5037 'load' 'pad_img_5_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5038 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_46 = load i5 %pad_img_5_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5038 'load' 'pad_img_5_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5039 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_46 = load i5 %pad_img_5_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5039 'load' 'pad_img_5_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5040 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_46 = load i5 %pad_img_6_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5040 'load' 'pad_img_6_0_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5041 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_46 = load i5 %pad_img_6_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5041 'load' 'pad_img_6_1_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5042 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_46 = load i5 %pad_img_6_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5042 'load' 'pad_img_6_2_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5043 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_46 = load i5 %pad_img_6_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5043 'load' 'pad_img_6_3_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5044 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_46 = load i5 %pad_img_6_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5044 'load' 'pad_img_6_4_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5045 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_46 = load i5 %pad_img_6_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5045 'load' 'pad_img_6_5_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5046 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_46 = load i5 %pad_img_6_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5046 'load' 'pad_img_6_6_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5047 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_47 = load i5 %pad_img_0_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5047 'load' 'pad_img_0_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5048 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_47 = load i5 %pad_img_0_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5048 'load' 'pad_img_0_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5049 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_47 = load i5 %pad_img_0_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5049 'load' 'pad_img_0_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5050 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_47 = load i5 %pad_img_0_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5050 'load' 'pad_img_0_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5051 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_47 = load i5 %pad_img_0_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5051 'load' 'pad_img_0_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5052 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_47 = load i5 %pad_img_0_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5052 'load' 'pad_img_0_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5053 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_47 = load i5 %pad_img_0_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5053 'load' 'pad_img_0_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5054 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_47 = load i5 %pad_img_1_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5054 'load' 'pad_img_1_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5055 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_47 = load i5 %pad_img_1_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5055 'load' 'pad_img_1_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5056 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_47 = load i5 %pad_img_1_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5056 'load' 'pad_img_1_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5057 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_47 = load i5 %pad_img_1_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5057 'load' 'pad_img_1_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5058 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_47 = load i5 %pad_img_1_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5058 'load' 'pad_img_1_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5059 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_47 = load i5 %pad_img_1_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5059 'load' 'pad_img_1_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5060 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_47 = load i5 %pad_img_1_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5060 'load' 'pad_img_1_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5061 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_47 = load i5 %pad_img_2_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5061 'load' 'pad_img_2_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5062 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_47 = load i5 %pad_img_2_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5062 'load' 'pad_img_2_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5063 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_47 = load i5 %pad_img_2_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5063 'load' 'pad_img_2_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5064 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_47 = load i5 %pad_img_2_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5064 'load' 'pad_img_2_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5065 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_47 = load i5 %pad_img_2_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5065 'load' 'pad_img_2_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5066 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_47 = load i5 %pad_img_2_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5066 'load' 'pad_img_2_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5067 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_47 = load i5 %pad_img_2_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5067 'load' 'pad_img_2_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5068 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_47 = load i5 %pad_img_3_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5068 'load' 'pad_img_3_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5069 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_47 = load i5 %pad_img_3_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5069 'load' 'pad_img_3_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5070 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_47 = load i5 %pad_img_3_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5070 'load' 'pad_img_3_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5071 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_47 = load i5 %pad_img_3_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5071 'load' 'pad_img_3_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5072 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_47 = load i5 %pad_img_3_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5072 'load' 'pad_img_3_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5073 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_47 = load i5 %pad_img_3_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5073 'load' 'pad_img_3_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5074 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_47 = load i5 %pad_img_3_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5074 'load' 'pad_img_3_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5075 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_47 = load i5 %pad_img_4_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5075 'load' 'pad_img_4_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5076 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_47 = load i5 %pad_img_4_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5076 'load' 'pad_img_4_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5077 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_47 = load i5 %pad_img_4_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5077 'load' 'pad_img_4_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5078 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_47 = load i5 %pad_img_4_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5078 'load' 'pad_img_4_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5079 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_47 = load i5 %pad_img_4_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5079 'load' 'pad_img_4_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5080 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_47 = load i5 %pad_img_4_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5080 'load' 'pad_img_4_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5081 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_47 = load i5 %pad_img_4_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5081 'load' 'pad_img_4_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5082 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_47 = load i5 %pad_img_5_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5082 'load' 'pad_img_5_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5083 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_47 = load i5 %pad_img_5_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5083 'load' 'pad_img_5_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5084 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_47 = load i5 %pad_img_5_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5084 'load' 'pad_img_5_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5085 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_47 = load i5 %pad_img_5_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5085 'load' 'pad_img_5_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5086 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_47 = load i5 %pad_img_5_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5086 'load' 'pad_img_5_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5087 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_47 = load i5 %pad_img_5_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5087 'load' 'pad_img_5_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5088 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_47 = load i5 %pad_img_5_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5088 'load' 'pad_img_5_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5089 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_47 = load i5 %pad_img_6_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5089 'load' 'pad_img_6_0_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5090 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_47 = load i5 %pad_img_6_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5090 'load' 'pad_img_6_1_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5091 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_47 = load i5 %pad_img_6_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5091 'load' 'pad_img_6_2_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5092 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_47 = load i5 %pad_img_6_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5092 'load' 'pad_img_6_3_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5093 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_47 = load i5 %pad_img_6_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5093 'load' 'pad_img_6_4_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5094 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_47 = load i5 %pad_img_6_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5094 'load' 'pad_img_6_5_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5095 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_47 = load i5 %pad_img_6_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5095 'load' 'pad_img_6_6_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5096 [2/2] (2.32ns)   --->   "%pad_img_0_0_load_48 = load i5 %pad_img_0_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5096 'load' 'pad_img_0_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5097 [2/2] (2.32ns)   --->   "%pad_img_0_1_load_48 = load i5 %pad_img_0_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5097 'load' 'pad_img_0_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5098 [2/2] (2.32ns)   --->   "%pad_img_0_2_load_48 = load i5 %pad_img_0_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5098 'load' 'pad_img_0_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5099 [2/2] (2.32ns)   --->   "%pad_img_0_3_load_48 = load i5 %pad_img_0_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5099 'load' 'pad_img_0_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5100 [2/2] (2.32ns)   --->   "%pad_img_0_4_load_48 = load i5 %pad_img_0_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5100 'load' 'pad_img_0_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5101 [2/2] (2.32ns)   --->   "%pad_img_0_5_load_48 = load i5 %pad_img_0_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5101 'load' 'pad_img_0_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5102 [2/2] (2.32ns)   --->   "%pad_img_0_6_load_48 = load i5 %pad_img_0_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5102 'load' 'pad_img_0_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5103 [2/2] (2.32ns)   --->   "%pad_img_1_0_load_48 = load i5 %pad_img_1_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5103 'load' 'pad_img_1_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5104 [2/2] (2.32ns)   --->   "%pad_img_1_1_load_48 = load i5 %pad_img_1_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5104 'load' 'pad_img_1_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5105 [2/2] (2.32ns)   --->   "%pad_img_1_2_load_48 = load i5 %pad_img_1_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5105 'load' 'pad_img_1_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5106 [2/2] (2.32ns)   --->   "%pad_img_1_3_load_48 = load i5 %pad_img_1_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5106 'load' 'pad_img_1_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5107 [2/2] (2.32ns)   --->   "%pad_img_1_4_load_48 = load i5 %pad_img_1_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5107 'load' 'pad_img_1_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5108 [2/2] (2.32ns)   --->   "%pad_img_1_5_load_48 = load i5 %pad_img_1_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5108 'load' 'pad_img_1_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5109 [2/2] (2.32ns)   --->   "%pad_img_1_6_load_48 = load i5 %pad_img_1_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5109 'load' 'pad_img_1_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5110 [2/2] (2.32ns)   --->   "%pad_img_2_0_load_48 = load i5 %pad_img_2_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5110 'load' 'pad_img_2_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5111 [2/2] (2.32ns)   --->   "%pad_img_2_1_load_48 = load i5 %pad_img_2_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5111 'load' 'pad_img_2_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5112 [2/2] (2.32ns)   --->   "%pad_img_2_2_load_48 = load i5 %pad_img_2_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5112 'load' 'pad_img_2_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5113 [2/2] (2.32ns)   --->   "%pad_img_2_3_load_48 = load i5 %pad_img_2_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5113 'load' 'pad_img_2_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5114 [2/2] (2.32ns)   --->   "%pad_img_2_4_load_48 = load i5 %pad_img_2_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5114 'load' 'pad_img_2_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5115 [2/2] (2.32ns)   --->   "%pad_img_2_5_load_48 = load i5 %pad_img_2_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5115 'load' 'pad_img_2_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5116 [2/2] (2.32ns)   --->   "%pad_img_2_6_load_48 = load i5 %pad_img_2_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5116 'load' 'pad_img_2_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5117 [2/2] (2.32ns)   --->   "%pad_img_3_0_load_48 = load i5 %pad_img_3_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5117 'load' 'pad_img_3_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5118 [2/2] (2.32ns)   --->   "%pad_img_3_1_load_48 = load i5 %pad_img_3_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5118 'load' 'pad_img_3_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5119 [2/2] (2.32ns)   --->   "%pad_img_3_2_load_48 = load i5 %pad_img_3_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5119 'load' 'pad_img_3_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5120 [2/2] (2.32ns)   --->   "%pad_img_3_3_load_48 = load i5 %pad_img_3_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5120 'load' 'pad_img_3_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5121 [2/2] (2.32ns)   --->   "%pad_img_3_4_load_48 = load i5 %pad_img_3_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5121 'load' 'pad_img_3_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5122 [2/2] (2.32ns)   --->   "%pad_img_3_5_load_48 = load i5 %pad_img_3_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5122 'load' 'pad_img_3_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5123 [2/2] (2.32ns)   --->   "%pad_img_3_6_load_48 = load i5 %pad_img_3_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5123 'load' 'pad_img_3_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5124 [2/2] (2.32ns)   --->   "%pad_img_4_0_load_48 = load i5 %pad_img_4_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5124 'load' 'pad_img_4_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5125 [2/2] (2.32ns)   --->   "%pad_img_4_1_load_48 = load i5 %pad_img_4_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5125 'load' 'pad_img_4_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5126 [2/2] (2.32ns)   --->   "%pad_img_4_2_load_48 = load i5 %pad_img_4_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5126 'load' 'pad_img_4_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5127 [2/2] (2.32ns)   --->   "%pad_img_4_3_load_48 = load i5 %pad_img_4_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5127 'load' 'pad_img_4_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5128 [2/2] (2.32ns)   --->   "%pad_img_4_4_load_48 = load i5 %pad_img_4_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5128 'load' 'pad_img_4_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5129 [2/2] (2.32ns)   --->   "%pad_img_4_5_load_48 = load i5 %pad_img_4_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5129 'load' 'pad_img_4_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5130 [2/2] (2.32ns)   --->   "%pad_img_4_6_load_48 = load i5 %pad_img_4_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5130 'load' 'pad_img_4_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5131 [2/2] (2.32ns)   --->   "%pad_img_5_0_load_48 = load i5 %pad_img_5_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5131 'load' 'pad_img_5_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5132 [2/2] (2.32ns)   --->   "%pad_img_5_1_load_48 = load i5 %pad_img_5_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5132 'load' 'pad_img_5_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5133 [2/2] (2.32ns)   --->   "%pad_img_5_2_load_48 = load i5 %pad_img_5_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5133 'load' 'pad_img_5_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5134 [2/2] (2.32ns)   --->   "%pad_img_5_3_load_48 = load i5 %pad_img_5_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5134 'load' 'pad_img_5_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5135 [2/2] (2.32ns)   --->   "%pad_img_5_4_load_48 = load i5 %pad_img_5_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5135 'load' 'pad_img_5_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5136 [2/2] (2.32ns)   --->   "%pad_img_5_5_load_48 = load i5 %pad_img_5_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5136 'load' 'pad_img_5_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5137 [2/2] (2.32ns)   --->   "%pad_img_5_6_load_48 = load i5 %pad_img_5_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5137 'load' 'pad_img_5_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5138 [2/2] (2.32ns)   --->   "%pad_img_6_0_load_48 = load i5 %pad_img_6_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5138 'load' 'pad_img_6_0_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5139 [2/2] (2.32ns)   --->   "%pad_img_6_1_load_48 = load i5 %pad_img_6_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5139 'load' 'pad_img_6_1_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5140 [2/2] (2.32ns)   --->   "%pad_img_6_2_load_48 = load i5 %pad_img_6_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5140 'load' 'pad_img_6_2_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5141 [2/2] (2.32ns)   --->   "%pad_img_6_3_load_48 = load i5 %pad_img_6_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5141 'load' 'pad_img_6_3_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5142 [2/2] (2.32ns)   --->   "%pad_img_6_4_load_48 = load i5 %pad_img_6_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5142 'load' 'pad_img_6_4_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5143 [2/2] (2.32ns)   --->   "%pad_img_6_5_load_48 = load i5 %pad_img_6_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5143 'load' 'pad_img_6_5_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_13 : Operation 5144 [2/2] (2.32ns)   --->   "%pad_img_6_6_load_48 = load i5 %pad_img_6_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5144 'load' 'pad_img_6_6_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>

State 14 <SV = 13> <Delay = 6.69>
ST_14 : Operation 5145 [1/2] (2.32ns)   --->   "%pad_img_0_0_load = load i5 %pad_img_0_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5145 'load' 'pad_img_0_0_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5146 [1/2] (2.32ns)   --->   "%pad_img_0_1_load = load i5 %pad_img_0_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5146 'load' 'pad_img_0_1_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5147 [1/2] (2.32ns)   --->   "%pad_img_0_2_load = load i5 %pad_img_0_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5147 'load' 'pad_img_0_2_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5148 [1/2] (2.32ns)   --->   "%pad_img_0_3_load = load i5 %pad_img_0_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5148 'load' 'pad_img_0_3_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5149 [1/2] (2.32ns)   --->   "%pad_img_0_4_load = load i5 %pad_img_0_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5149 'load' 'pad_img_0_4_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5150 [1/2] (2.32ns)   --->   "%pad_img_0_5_load = load i5 %pad_img_0_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5150 'load' 'pad_img_0_5_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5151 [1/2] (2.32ns)   --->   "%pad_img_0_6_load = load i5 %pad_img_0_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5151 'load' 'pad_img_0_6_load' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5152 [1/1] (2.18ns)   --->   "%tmp = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load, i3 1, i24 %pad_img_0_1_load, i3 2, i24 %pad_img_0_2_load, i3 3, i24 %pad_img_0_3_load, i3 4, i24 %pad_img_0_4_load, i3 5, i24 %pad_img_0_5_load, i3 6, i24 %pad_img_0_6_load, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5152 'sparsemux' 'tmp' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5153 [1/2] (2.32ns)   --->   "%pad_img_1_0_load = load i5 %pad_img_1_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5153 'load' 'pad_img_1_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5154 [1/2] (2.32ns)   --->   "%pad_img_1_1_load = load i5 %pad_img_1_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5154 'load' 'pad_img_1_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5155 [1/2] (2.32ns)   --->   "%pad_img_1_2_load = load i5 %pad_img_1_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5155 'load' 'pad_img_1_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5156 [1/2] (2.32ns)   --->   "%pad_img_1_3_load = load i5 %pad_img_1_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5156 'load' 'pad_img_1_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5157 [1/2] (2.32ns)   --->   "%pad_img_1_4_load = load i5 %pad_img_1_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5157 'load' 'pad_img_1_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5158 [1/2] (2.32ns)   --->   "%pad_img_1_5_load = load i5 %pad_img_1_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5158 'load' 'pad_img_1_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5159 [1/2] (2.32ns)   --->   "%pad_img_1_6_load = load i5 %pad_img_1_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5159 'load' 'pad_img_1_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5160 [1/1] (2.18ns)   --->   "%tmp_s = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load, i3 1, i24 %pad_img_1_1_load, i3 2, i24 %pad_img_1_2_load, i3 3, i24 %pad_img_1_3_load, i3 4, i24 %pad_img_1_4_load, i3 5, i24 %pad_img_1_5_load, i3 6, i24 %pad_img_1_6_load, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5160 'sparsemux' 'tmp_s' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5161 [1/2] (2.32ns)   --->   "%pad_img_2_0_load = load i5 %pad_img_2_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5161 'load' 'pad_img_2_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5162 [1/2] (2.32ns)   --->   "%pad_img_2_1_load = load i5 %pad_img_2_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5162 'load' 'pad_img_2_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5163 [1/2] (2.32ns)   --->   "%pad_img_2_2_load = load i5 %pad_img_2_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5163 'load' 'pad_img_2_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5164 [1/2] (2.32ns)   --->   "%pad_img_2_3_load = load i5 %pad_img_2_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5164 'load' 'pad_img_2_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5165 [1/2] (2.32ns)   --->   "%pad_img_2_4_load = load i5 %pad_img_2_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5165 'load' 'pad_img_2_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5166 [1/2] (2.32ns)   --->   "%pad_img_2_5_load = load i5 %pad_img_2_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5166 'load' 'pad_img_2_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5167 [1/2] (2.32ns)   --->   "%pad_img_2_6_load = load i5 %pad_img_2_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5167 'load' 'pad_img_2_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5168 [1/1] (2.18ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load, i3 1, i24 %pad_img_2_1_load, i3 2, i24 %pad_img_2_2_load, i3 3, i24 %pad_img_2_3_load, i3 4, i24 %pad_img_2_4_load, i3 5, i24 %pad_img_2_5_load, i3 6, i24 %pad_img_2_6_load, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5168 'sparsemux' 'tmp_1' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5169 [1/2] (2.32ns)   --->   "%pad_img_3_0_load = load i5 %pad_img_3_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5169 'load' 'pad_img_3_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5170 [1/2] (2.32ns)   --->   "%pad_img_3_1_load = load i5 %pad_img_3_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5170 'load' 'pad_img_3_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5171 [1/2] (2.32ns)   --->   "%pad_img_3_2_load = load i5 %pad_img_3_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5171 'load' 'pad_img_3_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5172 [1/2] (2.32ns)   --->   "%pad_img_3_3_load = load i5 %pad_img_3_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5172 'load' 'pad_img_3_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5173 [1/2] (2.32ns)   --->   "%pad_img_3_4_load = load i5 %pad_img_3_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5173 'load' 'pad_img_3_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5174 [1/2] (2.32ns)   --->   "%pad_img_3_5_load = load i5 %pad_img_3_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5174 'load' 'pad_img_3_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5175 [1/2] (2.32ns)   --->   "%pad_img_3_6_load = load i5 %pad_img_3_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5175 'load' 'pad_img_3_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5176 [1/1] (2.18ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load, i3 1, i24 %pad_img_3_1_load, i3 2, i24 %pad_img_3_2_load, i3 3, i24 %pad_img_3_3_load, i3 4, i24 %pad_img_3_4_load, i3 5, i24 %pad_img_3_5_load, i3 6, i24 %pad_img_3_6_load, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5176 'sparsemux' 'tmp_2' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5177 [1/2] (2.32ns)   --->   "%pad_img_4_0_load = load i5 %pad_img_4_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5177 'load' 'pad_img_4_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5178 [1/2] (2.32ns)   --->   "%pad_img_4_1_load = load i5 %pad_img_4_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5178 'load' 'pad_img_4_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5179 [1/2] (2.32ns)   --->   "%pad_img_4_2_load = load i5 %pad_img_4_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5179 'load' 'pad_img_4_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5180 [1/2] (2.32ns)   --->   "%pad_img_4_3_load = load i5 %pad_img_4_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5180 'load' 'pad_img_4_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5181 [1/2] (2.32ns)   --->   "%pad_img_4_4_load = load i5 %pad_img_4_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5181 'load' 'pad_img_4_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5182 [1/2] (2.32ns)   --->   "%pad_img_4_5_load = load i5 %pad_img_4_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5182 'load' 'pad_img_4_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5183 [1/2] (2.32ns)   --->   "%pad_img_4_6_load = load i5 %pad_img_4_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5183 'load' 'pad_img_4_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5184 [1/1] (2.18ns)   --->   "%tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_4_0_load, i3 1, i24 %pad_img_4_1_load, i3 2, i24 %pad_img_4_2_load, i3 3, i24 %pad_img_4_3_load, i3 4, i24 %pad_img_4_4_load, i3 5, i24 %pad_img_4_5_load, i3 6, i24 %pad_img_4_6_load, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5184 'sparsemux' 'tmp_3' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5185 [1/2] (2.32ns)   --->   "%pad_img_5_0_load = load i5 %pad_img_5_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5185 'load' 'pad_img_5_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5186 [1/2] (2.32ns)   --->   "%pad_img_5_1_load = load i5 %pad_img_5_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5186 'load' 'pad_img_5_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5187 [1/2] (2.32ns)   --->   "%pad_img_5_2_load = load i5 %pad_img_5_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5187 'load' 'pad_img_5_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5188 [1/2] (2.32ns)   --->   "%pad_img_5_3_load = load i5 %pad_img_5_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5188 'load' 'pad_img_5_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5189 [1/2] (2.32ns)   --->   "%pad_img_5_4_load = load i5 %pad_img_5_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5189 'load' 'pad_img_5_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5190 [1/2] (2.32ns)   --->   "%pad_img_5_5_load = load i5 %pad_img_5_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5190 'load' 'pad_img_5_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5191 [1/2] (2.32ns)   --->   "%pad_img_5_6_load = load i5 %pad_img_5_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5191 'load' 'pad_img_5_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5192 [1/1] (2.18ns)   --->   "%tmp_4 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_5_0_load, i3 1, i24 %pad_img_5_1_load, i3 2, i24 %pad_img_5_2_load, i3 3, i24 %pad_img_5_3_load, i3 4, i24 %pad_img_5_4_load, i3 5, i24 %pad_img_5_5_load, i3 6, i24 %pad_img_5_6_load, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5192 'sparsemux' 'tmp_4' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5193 [1/2] (2.32ns)   --->   "%pad_img_6_0_load = load i5 %pad_img_6_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5193 'load' 'pad_img_6_0_load' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5194 [1/2] (2.32ns)   --->   "%pad_img_6_1_load = load i5 %pad_img_6_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5194 'load' 'pad_img_6_1_load' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5195 [1/2] (2.32ns)   --->   "%pad_img_6_2_load = load i5 %pad_img_6_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5195 'load' 'pad_img_6_2_load' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5196 [1/2] (2.32ns)   --->   "%pad_img_6_3_load = load i5 %pad_img_6_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5196 'load' 'pad_img_6_3_load' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5197 [1/2] (2.32ns)   --->   "%pad_img_6_4_load = load i5 %pad_img_6_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5197 'load' 'pad_img_6_4_load' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5198 [1/2] (2.32ns)   --->   "%pad_img_6_5_load = load i5 %pad_img_6_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5198 'load' 'pad_img_6_5_load' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5199 [1/2] (2.32ns)   --->   "%pad_img_6_6_load = load i5 %pad_img_6_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5199 'load' 'pad_img_6_6_load' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5200 [1/1] (2.18ns)   --->   "%tmp_5 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_6_0_load, i3 1, i24 %pad_img_6_1_load, i3 2, i24 %pad_img_6_2_load, i3 3, i24 %pad_img_6_3_load, i3 4, i24 %pad_img_6_4_load, i3 5, i24 %pad_img_6_5_load, i3 6, i24 %pad_img_6_6_load, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5200 'sparsemux' 'tmp_5' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5201 [1/1] (2.18ns)   --->   "%pixel = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %tmp, i3 1, i24 %tmp_s, i3 2, i24 %tmp_1, i3 3, i24 %tmp_2, i3 4, i24 %tmp_3, i3 5, i24 %tmp_4, i3 6, i24 %tmp_5, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5201 'sparsemux' 'pixel' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5202 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_1 = load i5 %pad_img_0_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5202 'load' 'pad_img_0_0_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5203 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_1 = load i5 %pad_img_0_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5203 'load' 'pad_img_0_1_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5204 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_1 = load i5 %pad_img_0_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5204 'load' 'pad_img_0_2_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5205 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_1 = load i5 %pad_img_0_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5205 'load' 'pad_img_0_3_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5206 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_1 = load i5 %pad_img_0_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5206 'load' 'pad_img_0_4_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5207 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_1 = load i5 %pad_img_0_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5207 'load' 'pad_img_0_5_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5208 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_1 = load i5 %pad_img_0_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5208 'load' 'pad_img_0_6_load_1' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5209 [1/1] (2.18ns)   --->   "%tmp_6 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_1, i3 0, i24 %pad_img_0_1_load_1, i3 1, i24 %pad_img_0_2_load_1, i3 2, i24 %pad_img_0_3_load_1, i3 3, i24 %pad_img_0_4_load_1, i3 4, i24 %pad_img_0_5_load_1, i3 5, i24 %pad_img_0_6_load_1, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5209 'sparsemux' 'tmp_6' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5210 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_1 = load i5 %pad_img_1_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5210 'load' 'pad_img_1_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5211 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_1 = load i5 %pad_img_1_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5211 'load' 'pad_img_1_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5212 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_1 = load i5 %pad_img_1_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5212 'load' 'pad_img_1_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5213 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_1 = load i5 %pad_img_1_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5213 'load' 'pad_img_1_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5214 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_1 = load i5 %pad_img_1_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5214 'load' 'pad_img_1_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5215 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_1 = load i5 %pad_img_1_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5215 'load' 'pad_img_1_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5216 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_1 = load i5 %pad_img_1_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5216 'load' 'pad_img_1_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5217 [1/1] (2.18ns)   --->   "%tmp_7 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_1, i3 0, i24 %pad_img_1_1_load_1, i3 1, i24 %pad_img_1_2_load_1, i3 2, i24 %pad_img_1_3_load_1, i3 3, i24 %pad_img_1_4_load_1, i3 4, i24 %pad_img_1_5_load_1, i3 5, i24 %pad_img_1_6_load_1, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5217 'sparsemux' 'tmp_7' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5218 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_1 = load i5 %pad_img_2_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5218 'load' 'pad_img_2_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5219 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_1 = load i5 %pad_img_2_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5219 'load' 'pad_img_2_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5220 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_1 = load i5 %pad_img_2_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5220 'load' 'pad_img_2_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5221 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_1 = load i5 %pad_img_2_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5221 'load' 'pad_img_2_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5222 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_1 = load i5 %pad_img_2_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5222 'load' 'pad_img_2_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5223 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_1 = load i5 %pad_img_2_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5223 'load' 'pad_img_2_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5224 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_1 = load i5 %pad_img_2_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5224 'load' 'pad_img_2_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5225 [1/1] (2.18ns)   --->   "%tmp_8 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_1, i3 0, i24 %pad_img_2_1_load_1, i3 1, i24 %pad_img_2_2_load_1, i3 2, i24 %pad_img_2_3_load_1, i3 3, i24 %pad_img_2_4_load_1, i3 4, i24 %pad_img_2_5_load_1, i3 5, i24 %pad_img_2_6_load_1, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5225 'sparsemux' 'tmp_8' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5226 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_1 = load i5 %pad_img_3_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5226 'load' 'pad_img_3_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5227 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_1 = load i5 %pad_img_3_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5227 'load' 'pad_img_3_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5228 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_1 = load i5 %pad_img_3_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5228 'load' 'pad_img_3_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5229 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_1 = load i5 %pad_img_3_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5229 'load' 'pad_img_3_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5230 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_1 = load i5 %pad_img_3_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5230 'load' 'pad_img_3_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5231 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_1 = load i5 %pad_img_3_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5231 'load' 'pad_img_3_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5232 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_1 = load i5 %pad_img_3_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5232 'load' 'pad_img_3_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5233 [1/1] (2.18ns)   --->   "%tmp_9 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_1, i3 0, i24 %pad_img_3_1_load_1, i3 1, i24 %pad_img_3_2_load_1, i3 2, i24 %pad_img_3_3_load_1, i3 3, i24 %pad_img_3_4_load_1, i3 4, i24 %pad_img_3_5_load_1, i3 5, i24 %pad_img_3_6_load_1, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5233 'sparsemux' 'tmp_9' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5234 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_1 = load i5 %pad_img_4_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5234 'load' 'pad_img_4_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5235 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_1 = load i5 %pad_img_4_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5235 'load' 'pad_img_4_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5236 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_1 = load i5 %pad_img_4_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5236 'load' 'pad_img_4_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5237 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_1 = load i5 %pad_img_4_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5237 'load' 'pad_img_4_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5238 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_1 = load i5 %pad_img_4_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5238 'load' 'pad_img_4_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5239 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_1 = load i5 %pad_img_4_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5239 'load' 'pad_img_4_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5240 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_1 = load i5 %pad_img_4_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5240 'load' 'pad_img_4_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5241 [1/1] (2.18ns)   --->   "%tmp_10 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_4_0_load_1, i3 0, i24 %pad_img_4_1_load_1, i3 1, i24 %pad_img_4_2_load_1, i3 2, i24 %pad_img_4_3_load_1, i3 3, i24 %pad_img_4_4_load_1, i3 4, i24 %pad_img_4_5_load_1, i3 5, i24 %pad_img_4_6_load_1, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5241 'sparsemux' 'tmp_10' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5242 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_1 = load i5 %pad_img_5_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5242 'load' 'pad_img_5_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5243 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_1 = load i5 %pad_img_5_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5243 'load' 'pad_img_5_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5244 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_1 = load i5 %pad_img_5_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5244 'load' 'pad_img_5_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5245 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_1 = load i5 %pad_img_5_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5245 'load' 'pad_img_5_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5246 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_1 = load i5 %pad_img_5_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5246 'load' 'pad_img_5_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5247 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_1 = load i5 %pad_img_5_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5247 'load' 'pad_img_5_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5248 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_1 = load i5 %pad_img_5_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5248 'load' 'pad_img_5_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5249 [1/1] (2.18ns)   --->   "%tmp_11 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_5_0_load_1, i3 0, i24 %pad_img_5_1_load_1, i3 1, i24 %pad_img_5_2_load_1, i3 2, i24 %pad_img_5_3_load_1, i3 3, i24 %pad_img_5_4_load_1, i3 4, i24 %pad_img_5_5_load_1, i3 5, i24 %pad_img_5_6_load_1, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5249 'sparsemux' 'tmp_11' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5250 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_1 = load i5 %pad_img_6_0_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5250 'load' 'pad_img_6_0_load_1' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5251 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_1 = load i5 %pad_img_6_1_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5251 'load' 'pad_img_6_1_load_1' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5252 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_1 = load i5 %pad_img_6_2_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5252 'load' 'pad_img_6_2_load_1' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5253 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_1 = load i5 %pad_img_6_3_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5253 'load' 'pad_img_6_3_load_1' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5254 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_1 = load i5 %pad_img_6_4_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5254 'load' 'pad_img_6_4_load_1' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5255 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_1 = load i5 %pad_img_6_5_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5255 'load' 'pad_img_6_5_load_1' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5256 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_1 = load i5 %pad_img_6_6_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5256 'load' 'pad_img_6_6_load_1' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5257 [1/1] (2.18ns)   --->   "%tmp_12 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_6_0_load_1, i3 0, i24 %pad_img_6_1_load_1, i3 1, i24 %pad_img_6_2_load_1, i3 2, i24 %pad_img_6_3_load_1, i3 3, i24 %pad_img_6_4_load_1, i3 4, i24 %pad_img_6_5_load_1, i3 5, i24 %pad_img_6_6_load_1, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5257 'sparsemux' 'tmp_12' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5258 [1/1] (2.18ns)   --->   "%pixel_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %tmp_6, i3 1, i24 %tmp_7, i3 2, i24 %tmp_8, i3 3, i24 %tmp_9, i3 4, i24 %tmp_10, i3 5, i24 %tmp_11, i3 6, i24 %tmp_12, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5258 'sparsemux' 'pixel_1' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5259 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_2 = load i5 %pad_img_0_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5259 'load' 'pad_img_0_0_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5260 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_2 = load i5 %pad_img_0_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5260 'load' 'pad_img_0_1_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5261 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_2 = load i5 %pad_img_0_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5261 'load' 'pad_img_0_2_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5262 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_2 = load i5 %pad_img_0_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5262 'load' 'pad_img_0_3_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5263 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_2 = load i5 %pad_img_0_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5263 'load' 'pad_img_0_4_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5264 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_2 = load i5 %pad_img_0_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5264 'load' 'pad_img_0_5_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5265 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_2 = load i5 %pad_img_0_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5265 'load' 'pad_img_0_6_load_2' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5266 [1/1] (2.18ns)   --->   "%tmp_13 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_2, i3 6, i24 %pad_img_0_1_load_2, i3 0, i24 %pad_img_0_2_load_2, i3 1, i24 %pad_img_0_3_load_2, i3 2, i24 %pad_img_0_4_load_2, i3 3, i24 %pad_img_0_5_load_2, i3 4, i24 %pad_img_0_6_load_2, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5266 'sparsemux' 'tmp_13' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5267 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_2 = load i5 %pad_img_1_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5267 'load' 'pad_img_1_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5268 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_2 = load i5 %pad_img_1_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5268 'load' 'pad_img_1_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5269 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_2 = load i5 %pad_img_1_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5269 'load' 'pad_img_1_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5270 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_2 = load i5 %pad_img_1_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5270 'load' 'pad_img_1_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5271 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_2 = load i5 %pad_img_1_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5271 'load' 'pad_img_1_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5272 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_2 = load i5 %pad_img_1_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5272 'load' 'pad_img_1_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5273 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_2 = load i5 %pad_img_1_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5273 'load' 'pad_img_1_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5274 [1/1] (2.18ns)   --->   "%tmp_14 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_2, i3 6, i24 %pad_img_1_1_load_2, i3 0, i24 %pad_img_1_2_load_2, i3 1, i24 %pad_img_1_3_load_2, i3 2, i24 %pad_img_1_4_load_2, i3 3, i24 %pad_img_1_5_load_2, i3 4, i24 %pad_img_1_6_load_2, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5274 'sparsemux' 'tmp_14' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5275 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_2 = load i5 %pad_img_2_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5275 'load' 'pad_img_2_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5276 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_2 = load i5 %pad_img_2_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5276 'load' 'pad_img_2_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5277 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_2 = load i5 %pad_img_2_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5277 'load' 'pad_img_2_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5278 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_2 = load i5 %pad_img_2_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5278 'load' 'pad_img_2_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5279 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_2 = load i5 %pad_img_2_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5279 'load' 'pad_img_2_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5280 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_2 = load i5 %pad_img_2_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5280 'load' 'pad_img_2_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5281 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_2 = load i5 %pad_img_2_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5281 'load' 'pad_img_2_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5282 [1/1] (2.18ns)   --->   "%tmp_15 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_2, i3 6, i24 %pad_img_2_1_load_2, i3 0, i24 %pad_img_2_2_load_2, i3 1, i24 %pad_img_2_3_load_2, i3 2, i24 %pad_img_2_4_load_2, i3 3, i24 %pad_img_2_5_load_2, i3 4, i24 %pad_img_2_6_load_2, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5282 'sparsemux' 'tmp_15' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5283 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_2 = load i5 %pad_img_3_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5283 'load' 'pad_img_3_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5284 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_2 = load i5 %pad_img_3_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5284 'load' 'pad_img_3_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5285 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_2 = load i5 %pad_img_3_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5285 'load' 'pad_img_3_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5286 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_2 = load i5 %pad_img_3_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5286 'load' 'pad_img_3_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5287 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_2 = load i5 %pad_img_3_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5287 'load' 'pad_img_3_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5288 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_2 = load i5 %pad_img_3_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5288 'load' 'pad_img_3_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5289 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_2 = load i5 %pad_img_3_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5289 'load' 'pad_img_3_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5290 [1/1] (2.18ns)   --->   "%tmp_16 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_2, i3 6, i24 %pad_img_3_1_load_2, i3 0, i24 %pad_img_3_2_load_2, i3 1, i24 %pad_img_3_3_load_2, i3 2, i24 %pad_img_3_4_load_2, i3 3, i24 %pad_img_3_5_load_2, i3 4, i24 %pad_img_3_6_load_2, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5290 'sparsemux' 'tmp_16' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5291 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_2 = load i5 %pad_img_4_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5291 'load' 'pad_img_4_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5292 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_2 = load i5 %pad_img_4_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5292 'load' 'pad_img_4_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5293 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_2 = load i5 %pad_img_4_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5293 'load' 'pad_img_4_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5294 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_2 = load i5 %pad_img_4_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5294 'load' 'pad_img_4_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5295 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_2 = load i5 %pad_img_4_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5295 'load' 'pad_img_4_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5296 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_2 = load i5 %pad_img_4_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5296 'load' 'pad_img_4_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5297 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_2 = load i5 %pad_img_4_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5297 'load' 'pad_img_4_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5298 [1/1] (2.18ns)   --->   "%tmp_17 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_4_0_load_2, i3 6, i24 %pad_img_4_1_load_2, i3 0, i24 %pad_img_4_2_load_2, i3 1, i24 %pad_img_4_3_load_2, i3 2, i24 %pad_img_4_4_load_2, i3 3, i24 %pad_img_4_5_load_2, i3 4, i24 %pad_img_4_6_load_2, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5298 'sparsemux' 'tmp_17' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5299 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_2 = load i5 %pad_img_5_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5299 'load' 'pad_img_5_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5300 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_2 = load i5 %pad_img_5_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5300 'load' 'pad_img_5_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5301 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_2 = load i5 %pad_img_5_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5301 'load' 'pad_img_5_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5302 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_2 = load i5 %pad_img_5_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5302 'load' 'pad_img_5_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5303 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_2 = load i5 %pad_img_5_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5303 'load' 'pad_img_5_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5304 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_2 = load i5 %pad_img_5_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5304 'load' 'pad_img_5_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5305 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_2 = load i5 %pad_img_5_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5305 'load' 'pad_img_5_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5306 [1/1] (2.18ns)   --->   "%tmp_18 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_5_0_load_2, i3 6, i24 %pad_img_5_1_load_2, i3 0, i24 %pad_img_5_2_load_2, i3 1, i24 %pad_img_5_3_load_2, i3 2, i24 %pad_img_5_4_load_2, i3 3, i24 %pad_img_5_5_load_2, i3 4, i24 %pad_img_5_6_load_2, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5306 'sparsemux' 'tmp_18' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5307 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_2 = load i5 %pad_img_6_0_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5307 'load' 'pad_img_6_0_load_2' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5308 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_2 = load i5 %pad_img_6_1_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5308 'load' 'pad_img_6_1_load_2' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5309 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_2 = load i5 %pad_img_6_2_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5309 'load' 'pad_img_6_2_load_2' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5310 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_2 = load i5 %pad_img_6_3_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5310 'load' 'pad_img_6_3_load_2' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5311 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_2 = load i5 %pad_img_6_4_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5311 'load' 'pad_img_6_4_load_2' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5312 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_2 = load i5 %pad_img_6_5_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5312 'load' 'pad_img_6_5_load_2' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5313 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_2 = load i5 %pad_img_6_6_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5313 'load' 'pad_img_6_6_load_2' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5314 [1/1] (2.18ns)   --->   "%tmp_19 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_6_0_load_2, i3 6, i24 %pad_img_6_1_load_2, i3 0, i24 %pad_img_6_2_load_2, i3 1, i24 %pad_img_6_3_load_2, i3 2, i24 %pad_img_6_4_load_2, i3 3, i24 %pad_img_6_5_load_2, i3 4, i24 %pad_img_6_6_load_2, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5314 'sparsemux' 'tmp_19' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5315 [1/1] (2.18ns)   --->   "%pixel_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %tmp_13, i3 1, i24 %tmp_14, i3 2, i24 %tmp_15, i3 3, i24 %tmp_16, i3 4, i24 %tmp_17, i3 5, i24 %tmp_18, i3 6, i24 %tmp_19, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5315 'sparsemux' 'pixel_2' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5316 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_3 = load i5 %pad_img_0_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5316 'load' 'pad_img_0_0_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5317 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_3 = load i5 %pad_img_0_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5317 'load' 'pad_img_0_1_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5318 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_3 = load i5 %pad_img_0_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5318 'load' 'pad_img_0_2_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5319 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_3 = load i5 %pad_img_0_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5319 'load' 'pad_img_0_3_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5320 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_3 = load i5 %pad_img_0_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5320 'load' 'pad_img_0_4_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5321 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_3 = load i5 %pad_img_0_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5321 'load' 'pad_img_0_5_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5322 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_3 = load i5 %pad_img_0_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5322 'load' 'pad_img_0_6_load_3' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5323 [1/1] (2.18ns)   --->   "%tmp_20 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_3, i3 5, i24 %pad_img_0_1_load_3, i3 6, i24 %pad_img_0_2_load_3, i3 0, i24 %pad_img_0_3_load_3, i3 1, i24 %pad_img_0_4_load_3, i3 2, i24 %pad_img_0_5_load_3, i3 3, i24 %pad_img_0_6_load_3, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5323 'sparsemux' 'tmp_20' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5324 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_3 = load i5 %pad_img_1_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5324 'load' 'pad_img_1_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5325 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_3 = load i5 %pad_img_1_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5325 'load' 'pad_img_1_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5326 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_3 = load i5 %pad_img_1_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5326 'load' 'pad_img_1_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5327 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_3 = load i5 %pad_img_1_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5327 'load' 'pad_img_1_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5328 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_3 = load i5 %pad_img_1_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5328 'load' 'pad_img_1_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5329 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_3 = load i5 %pad_img_1_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5329 'load' 'pad_img_1_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5330 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_3 = load i5 %pad_img_1_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5330 'load' 'pad_img_1_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5331 [1/1] (2.18ns)   --->   "%tmp_21 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_3, i3 5, i24 %pad_img_1_1_load_3, i3 6, i24 %pad_img_1_2_load_3, i3 0, i24 %pad_img_1_3_load_3, i3 1, i24 %pad_img_1_4_load_3, i3 2, i24 %pad_img_1_5_load_3, i3 3, i24 %pad_img_1_6_load_3, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5331 'sparsemux' 'tmp_21' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5332 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_3 = load i5 %pad_img_2_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5332 'load' 'pad_img_2_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5333 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_3 = load i5 %pad_img_2_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5333 'load' 'pad_img_2_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5334 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_3 = load i5 %pad_img_2_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5334 'load' 'pad_img_2_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5335 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_3 = load i5 %pad_img_2_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5335 'load' 'pad_img_2_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5336 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_3 = load i5 %pad_img_2_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5336 'load' 'pad_img_2_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5337 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_3 = load i5 %pad_img_2_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5337 'load' 'pad_img_2_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5338 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_3 = load i5 %pad_img_2_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5338 'load' 'pad_img_2_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5339 [1/1] (2.18ns)   --->   "%tmp_22 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_3, i3 5, i24 %pad_img_2_1_load_3, i3 6, i24 %pad_img_2_2_load_3, i3 0, i24 %pad_img_2_3_load_3, i3 1, i24 %pad_img_2_4_load_3, i3 2, i24 %pad_img_2_5_load_3, i3 3, i24 %pad_img_2_6_load_3, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5339 'sparsemux' 'tmp_22' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5340 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_3 = load i5 %pad_img_3_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5340 'load' 'pad_img_3_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5341 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_3 = load i5 %pad_img_3_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5341 'load' 'pad_img_3_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5342 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_3 = load i5 %pad_img_3_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5342 'load' 'pad_img_3_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5343 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_3 = load i5 %pad_img_3_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5343 'load' 'pad_img_3_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5344 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_3 = load i5 %pad_img_3_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5344 'load' 'pad_img_3_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5345 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_3 = load i5 %pad_img_3_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5345 'load' 'pad_img_3_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5346 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_3 = load i5 %pad_img_3_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5346 'load' 'pad_img_3_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5347 [1/1] (2.18ns)   --->   "%tmp_23 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_3, i3 5, i24 %pad_img_3_1_load_3, i3 6, i24 %pad_img_3_2_load_3, i3 0, i24 %pad_img_3_3_load_3, i3 1, i24 %pad_img_3_4_load_3, i3 2, i24 %pad_img_3_5_load_3, i3 3, i24 %pad_img_3_6_load_3, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5347 'sparsemux' 'tmp_23' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5348 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_3 = load i5 %pad_img_4_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5348 'load' 'pad_img_4_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5349 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_3 = load i5 %pad_img_4_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5349 'load' 'pad_img_4_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5350 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_3 = load i5 %pad_img_4_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5350 'load' 'pad_img_4_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5351 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_3 = load i5 %pad_img_4_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5351 'load' 'pad_img_4_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5352 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_3 = load i5 %pad_img_4_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5352 'load' 'pad_img_4_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5353 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_3 = load i5 %pad_img_4_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5353 'load' 'pad_img_4_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5354 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_3 = load i5 %pad_img_4_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5354 'load' 'pad_img_4_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5355 [1/1] (2.18ns)   --->   "%tmp_24 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_4_0_load_3, i3 5, i24 %pad_img_4_1_load_3, i3 6, i24 %pad_img_4_2_load_3, i3 0, i24 %pad_img_4_3_load_3, i3 1, i24 %pad_img_4_4_load_3, i3 2, i24 %pad_img_4_5_load_3, i3 3, i24 %pad_img_4_6_load_3, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5355 'sparsemux' 'tmp_24' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5356 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_3 = load i5 %pad_img_5_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5356 'load' 'pad_img_5_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5357 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_3 = load i5 %pad_img_5_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5357 'load' 'pad_img_5_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5358 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_3 = load i5 %pad_img_5_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5358 'load' 'pad_img_5_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5359 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_3 = load i5 %pad_img_5_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5359 'load' 'pad_img_5_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5360 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_3 = load i5 %pad_img_5_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5360 'load' 'pad_img_5_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5361 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_3 = load i5 %pad_img_5_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5361 'load' 'pad_img_5_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5362 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_3 = load i5 %pad_img_5_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5362 'load' 'pad_img_5_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5363 [1/1] (2.18ns)   --->   "%tmp_25 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_5_0_load_3, i3 5, i24 %pad_img_5_1_load_3, i3 6, i24 %pad_img_5_2_load_3, i3 0, i24 %pad_img_5_3_load_3, i3 1, i24 %pad_img_5_4_load_3, i3 2, i24 %pad_img_5_5_load_3, i3 3, i24 %pad_img_5_6_load_3, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5363 'sparsemux' 'tmp_25' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5364 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_3 = load i5 %pad_img_6_0_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5364 'load' 'pad_img_6_0_load_3' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5365 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_3 = load i5 %pad_img_6_1_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5365 'load' 'pad_img_6_1_load_3' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5366 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_3 = load i5 %pad_img_6_2_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5366 'load' 'pad_img_6_2_load_3' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5367 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_3 = load i5 %pad_img_6_3_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5367 'load' 'pad_img_6_3_load_3' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5368 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_3 = load i5 %pad_img_6_4_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5368 'load' 'pad_img_6_4_load_3' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5369 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_3 = load i5 %pad_img_6_5_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5369 'load' 'pad_img_6_5_load_3' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5370 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_3 = load i5 %pad_img_6_6_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5370 'load' 'pad_img_6_6_load_3' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5371 [1/1] (2.18ns)   --->   "%tmp_26 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_6_0_load_3, i3 5, i24 %pad_img_6_1_load_3, i3 6, i24 %pad_img_6_2_load_3, i3 0, i24 %pad_img_6_3_load_3, i3 1, i24 %pad_img_6_4_load_3, i3 2, i24 %pad_img_6_5_load_3, i3 3, i24 %pad_img_6_6_load_3, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5371 'sparsemux' 'tmp_26' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5372 [1/1] (2.18ns)   --->   "%pixel_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %tmp_20, i3 1, i24 %tmp_21, i3 2, i24 %tmp_22, i3 3, i24 %tmp_23, i3 4, i24 %tmp_24, i3 5, i24 %tmp_25, i3 6, i24 %tmp_26, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5372 'sparsemux' 'pixel_3' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5373 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_4 = load i5 %pad_img_0_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5373 'load' 'pad_img_0_0_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5374 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_4 = load i5 %pad_img_0_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5374 'load' 'pad_img_0_1_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5375 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_4 = load i5 %pad_img_0_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5375 'load' 'pad_img_0_2_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5376 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_4 = load i5 %pad_img_0_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5376 'load' 'pad_img_0_3_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5377 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_4 = load i5 %pad_img_0_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5377 'load' 'pad_img_0_4_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5378 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_4 = load i5 %pad_img_0_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5378 'load' 'pad_img_0_5_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5379 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_4 = load i5 %pad_img_0_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5379 'load' 'pad_img_0_6_load_4' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5380 [1/1] (2.18ns)   --->   "%tmp_27 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_4, i3 4, i24 %pad_img_0_1_load_4, i3 5, i24 %pad_img_0_2_load_4, i3 6, i24 %pad_img_0_3_load_4, i3 0, i24 %pad_img_0_4_load_4, i3 1, i24 %pad_img_0_5_load_4, i3 2, i24 %pad_img_0_6_load_4, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5380 'sparsemux' 'tmp_27' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5381 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_4 = load i5 %pad_img_1_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5381 'load' 'pad_img_1_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5382 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_4 = load i5 %pad_img_1_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5382 'load' 'pad_img_1_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5383 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_4 = load i5 %pad_img_1_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5383 'load' 'pad_img_1_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5384 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_4 = load i5 %pad_img_1_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5384 'load' 'pad_img_1_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5385 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_4 = load i5 %pad_img_1_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5385 'load' 'pad_img_1_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5386 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_4 = load i5 %pad_img_1_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5386 'load' 'pad_img_1_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5387 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_4 = load i5 %pad_img_1_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5387 'load' 'pad_img_1_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5388 [1/1] (2.18ns)   --->   "%tmp_28 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_4, i3 4, i24 %pad_img_1_1_load_4, i3 5, i24 %pad_img_1_2_load_4, i3 6, i24 %pad_img_1_3_load_4, i3 0, i24 %pad_img_1_4_load_4, i3 1, i24 %pad_img_1_5_load_4, i3 2, i24 %pad_img_1_6_load_4, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5388 'sparsemux' 'tmp_28' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5389 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_4 = load i5 %pad_img_2_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5389 'load' 'pad_img_2_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5390 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_4 = load i5 %pad_img_2_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5390 'load' 'pad_img_2_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5391 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_4 = load i5 %pad_img_2_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5391 'load' 'pad_img_2_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5392 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_4 = load i5 %pad_img_2_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5392 'load' 'pad_img_2_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5393 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_4 = load i5 %pad_img_2_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5393 'load' 'pad_img_2_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5394 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_4 = load i5 %pad_img_2_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5394 'load' 'pad_img_2_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5395 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_4 = load i5 %pad_img_2_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5395 'load' 'pad_img_2_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5396 [1/1] (2.18ns)   --->   "%tmp_29 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_4, i3 4, i24 %pad_img_2_1_load_4, i3 5, i24 %pad_img_2_2_load_4, i3 6, i24 %pad_img_2_3_load_4, i3 0, i24 %pad_img_2_4_load_4, i3 1, i24 %pad_img_2_5_load_4, i3 2, i24 %pad_img_2_6_load_4, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5396 'sparsemux' 'tmp_29' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5397 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_4 = load i5 %pad_img_3_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5397 'load' 'pad_img_3_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5398 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_4 = load i5 %pad_img_3_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5398 'load' 'pad_img_3_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5399 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_4 = load i5 %pad_img_3_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5399 'load' 'pad_img_3_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5400 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_4 = load i5 %pad_img_3_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5400 'load' 'pad_img_3_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5401 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_4 = load i5 %pad_img_3_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5401 'load' 'pad_img_3_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5402 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_4 = load i5 %pad_img_3_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5402 'load' 'pad_img_3_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5403 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_4 = load i5 %pad_img_3_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5403 'load' 'pad_img_3_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5404 [1/1] (2.18ns)   --->   "%tmp_30 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_4, i3 4, i24 %pad_img_3_1_load_4, i3 5, i24 %pad_img_3_2_load_4, i3 6, i24 %pad_img_3_3_load_4, i3 0, i24 %pad_img_3_4_load_4, i3 1, i24 %pad_img_3_5_load_4, i3 2, i24 %pad_img_3_6_load_4, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5404 'sparsemux' 'tmp_30' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5405 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_4 = load i5 %pad_img_4_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5405 'load' 'pad_img_4_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5406 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_4 = load i5 %pad_img_4_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5406 'load' 'pad_img_4_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5407 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_4 = load i5 %pad_img_4_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5407 'load' 'pad_img_4_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5408 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_4 = load i5 %pad_img_4_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5408 'load' 'pad_img_4_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5409 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_4 = load i5 %pad_img_4_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5409 'load' 'pad_img_4_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5410 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_4 = load i5 %pad_img_4_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5410 'load' 'pad_img_4_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5411 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_4 = load i5 %pad_img_4_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5411 'load' 'pad_img_4_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5412 [1/1] (2.18ns)   --->   "%tmp_31 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_4_0_load_4, i3 4, i24 %pad_img_4_1_load_4, i3 5, i24 %pad_img_4_2_load_4, i3 6, i24 %pad_img_4_3_load_4, i3 0, i24 %pad_img_4_4_load_4, i3 1, i24 %pad_img_4_5_load_4, i3 2, i24 %pad_img_4_6_load_4, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5412 'sparsemux' 'tmp_31' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5413 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_4 = load i5 %pad_img_5_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5413 'load' 'pad_img_5_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5414 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_4 = load i5 %pad_img_5_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5414 'load' 'pad_img_5_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5415 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_4 = load i5 %pad_img_5_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5415 'load' 'pad_img_5_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5416 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_4 = load i5 %pad_img_5_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5416 'load' 'pad_img_5_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5417 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_4 = load i5 %pad_img_5_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5417 'load' 'pad_img_5_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5418 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_4 = load i5 %pad_img_5_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5418 'load' 'pad_img_5_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5419 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_4 = load i5 %pad_img_5_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5419 'load' 'pad_img_5_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5420 [1/1] (2.18ns)   --->   "%tmp_32 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_5_0_load_4, i3 4, i24 %pad_img_5_1_load_4, i3 5, i24 %pad_img_5_2_load_4, i3 6, i24 %pad_img_5_3_load_4, i3 0, i24 %pad_img_5_4_load_4, i3 1, i24 %pad_img_5_5_load_4, i3 2, i24 %pad_img_5_6_load_4, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5420 'sparsemux' 'tmp_32' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5421 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_4 = load i5 %pad_img_6_0_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5421 'load' 'pad_img_6_0_load_4' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5422 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_4 = load i5 %pad_img_6_1_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5422 'load' 'pad_img_6_1_load_4' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5423 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_4 = load i5 %pad_img_6_2_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5423 'load' 'pad_img_6_2_load_4' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5424 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_4 = load i5 %pad_img_6_3_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5424 'load' 'pad_img_6_3_load_4' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5425 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_4 = load i5 %pad_img_6_4_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5425 'load' 'pad_img_6_4_load_4' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5426 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_4 = load i5 %pad_img_6_5_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5426 'load' 'pad_img_6_5_load_4' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5427 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_4 = load i5 %pad_img_6_6_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5427 'load' 'pad_img_6_6_load_4' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5428 [1/1] (2.18ns)   --->   "%tmp_33 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_6_0_load_4, i3 4, i24 %pad_img_6_1_load_4, i3 5, i24 %pad_img_6_2_load_4, i3 6, i24 %pad_img_6_3_load_4, i3 0, i24 %pad_img_6_4_load_4, i3 1, i24 %pad_img_6_5_load_4, i3 2, i24 %pad_img_6_6_load_4, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5428 'sparsemux' 'tmp_33' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5429 [1/1] (2.18ns)   --->   "%pixel_4 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %tmp_27, i3 1, i24 %tmp_28, i3 2, i24 %tmp_29, i3 3, i24 %tmp_30, i3 4, i24 %tmp_31, i3 5, i24 %tmp_32, i3 6, i24 %tmp_33, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5429 'sparsemux' 'pixel_4' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5430 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_5 = load i5 %pad_img_0_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5430 'load' 'pad_img_0_0_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5431 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_5 = load i5 %pad_img_0_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5431 'load' 'pad_img_0_1_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5432 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_5 = load i5 %pad_img_0_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5432 'load' 'pad_img_0_2_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5433 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_5 = load i5 %pad_img_0_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5433 'load' 'pad_img_0_3_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5434 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_5 = load i5 %pad_img_0_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5434 'load' 'pad_img_0_4_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5435 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_5 = load i5 %pad_img_0_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5435 'load' 'pad_img_0_5_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5436 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_5 = load i5 %pad_img_0_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5436 'load' 'pad_img_0_6_load_5' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5437 [1/1] (2.18ns)   --->   "%tmp_34 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_5, i3 3, i24 %pad_img_0_1_load_5, i3 4, i24 %pad_img_0_2_load_5, i3 5, i24 %pad_img_0_3_load_5, i3 6, i24 %pad_img_0_4_load_5, i3 0, i24 %pad_img_0_5_load_5, i3 1, i24 %pad_img_0_6_load_5, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5437 'sparsemux' 'tmp_34' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5438 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_5 = load i5 %pad_img_1_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5438 'load' 'pad_img_1_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5439 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_5 = load i5 %pad_img_1_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5439 'load' 'pad_img_1_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5440 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_5 = load i5 %pad_img_1_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5440 'load' 'pad_img_1_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5441 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_5 = load i5 %pad_img_1_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5441 'load' 'pad_img_1_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5442 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_5 = load i5 %pad_img_1_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5442 'load' 'pad_img_1_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5443 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_5 = load i5 %pad_img_1_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5443 'load' 'pad_img_1_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5444 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_5 = load i5 %pad_img_1_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5444 'load' 'pad_img_1_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5445 [1/1] (2.18ns)   --->   "%tmp_35 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_5, i3 3, i24 %pad_img_1_1_load_5, i3 4, i24 %pad_img_1_2_load_5, i3 5, i24 %pad_img_1_3_load_5, i3 6, i24 %pad_img_1_4_load_5, i3 0, i24 %pad_img_1_5_load_5, i3 1, i24 %pad_img_1_6_load_5, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5445 'sparsemux' 'tmp_35' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5446 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_5 = load i5 %pad_img_2_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5446 'load' 'pad_img_2_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5447 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_5 = load i5 %pad_img_2_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5447 'load' 'pad_img_2_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5448 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_5 = load i5 %pad_img_2_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5448 'load' 'pad_img_2_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5449 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_5 = load i5 %pad_img_2_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5449 'load' 'pad_img_2_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5450 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_5 = load i5 %pad_img_2_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5450 'load' 'pad_img_2_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5451 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_5 = load i5 %pad_img_2_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5451 'load' 'pad_img_2_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5452 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_5 = load i5 %pad_img_2_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5452 'load' 'pad_img_2_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5453 [1/1] (2.18ns)   --->   "%tmp_36 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_5, i3 3, i24 %pad_img_2_1_load_5, i3 4, i24 %pad_img_2_2_load_5, i3 5, i24 %pad_img_2_3_load_5, i3 6, i24 %pad_img_2_4_load_5, i3 0, i24 %pad_img_2_5_load_5, i3 1, i24 %pad_img_2_6_load_5, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5453 'sparsemux' 'tmp_36' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5454 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_5 = load i5 %pad_img_3_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5454 'load' 'pad_img_3_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5455 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_5 = load i5 %pad_img_3_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5455 'load' 'pad_img_3_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5456 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_5 = load i5 %pad_img_3_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5456 'load' 'pad_img_3_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5457 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_5 = load i5 %pad_img_3_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5457 'load' 'pad_img_3_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5458 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_5 = load i5 %pad_img_3_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5458 'load' 'pad_img_3_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5459 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_5 = load i5 %pad_img_3_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5459 'load' 'pad_img_3_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5460 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_5 = load i5 %pad_img_3_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5460 'load' 'pad_img_3_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5461 [1/1] (2.18ns)   --->   "%tmp_37 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_5, i3 3, i24 %pad_img_3_1_load_5, i3 4, i24 %pad_img_3_2_load_5, i3 5, i24 %pad_img_3_3_load_5, i3 6, i24 %pad_img_3_4_load_5, i3 0, i24 %pad_img_3_5_load_5, i3 1, i24 %pad_img_3_6_load_5, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5461 'sparsemux' 'tmp_37' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5462 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_5 = load i5 %pad_img_4_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5462 'load' 'pad_img_4_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5463 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_5 = load i5 %pad_img_4_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5463 'load' 'pad_img_4_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5464 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_5 = load i5 %pad_img_4_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5464 'load' 'pad_img_4_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5465 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_5 = load i5 %pad_img_4_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5465 'load' 'pad_img_4_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5466 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_5 = load i5 %pad_img_4_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5466 'load' 'pad_img_4_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5467 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_5 = load i5 %pad_img_4_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5467 'load' 'pad_img_4_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5468 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_5 = load i5 %pad_img_4_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5468 'load' 'pad_img_4_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5469 [1/1] (2.18ns)   --->   "%tmp_38 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_4_0_load_5, i3 3, i24 %pad_img_4_1_load_5, i3 4, i24 %pad_img_4_2_load_5, i3 5, i24 %pad_img_4_3_load_5, i3 6, i24 %pad_img_4_4_load_5, i3 0, i24 %pad_img_4_5_load_5, i3 1, i24 %pad_img_4_6_load_5, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5469 'sparsemux' 'tmp_38' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5470 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_5 = load i5 %pad_img_5_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5470 'load' 'pad_img_5_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5471 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_5 = load i5 %pad_img_5_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5471 'load' 'pad_img_5_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5472 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_5 = load i5 %pad_img_5_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5472 'load' 'pad_img_5_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5473 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_5 = load i5 %pad_img_5_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5473 'load' 'pad_img_5_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5474 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_5 = load i5 %pad_img_5_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5474 'load' 'pad_img_5_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5475 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_5 = load i5 %pad_img_5_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5475 'load' 'pad_img_5_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5476 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_5 = load i5 %pad_img_5_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5476 'load' 'pad_img_5_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5477 [1/1] (2.18ns)   --->   "%tmp_39 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_5_0_load_5, i3 3, i24 %pad_img_5_1_load_5, i3 4, i24 %pad_img_5_2_load_5, i3 5, i24 %pad_img_5_3_load_5, i3 6, i24 %pad_img_5_4_load_5, i3 0, i24 %pad_img_5_5_load_5, i3 1, i24 %pad_img_5_6_load_5, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5477 'sparsemux' 'tmp_39' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5478 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_5 = load i5 %pad_img_6_0_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5478 'load' 'pad_img_6_0_load_5' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5479 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_5 = load i5 %pad_img_6_1_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5479 'load' 'pad_img_6_1_load_5' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5480 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_5 = load i5 %pad_img_6_2_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5480 'load' 'pad_img_6_2_load_5' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5481 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_5 = load i5 %pad_img_6_3_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5481 'load' 'pad_img_6_3_load_5' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5482 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_5 = load i5 %pad_img_6_4_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5482 'load' 'pad_img_6_4_load_5' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5483 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_5 = load i5 %pad_img_6_5_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5483 'load' 'pad_img_6_5_load_5' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5484 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_5 = load i5 %pad_img_6_6_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5484 'load' 'pad_img_6_6_load_5' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5485 [1/1] (2.18ns)   --->   "%tmp_40 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_6_0_load_5, i3 3, i24 %pad_img_6_1_load_5, i3 4, i24 %pad_img_6_2_load_5, i3 5, i24 %pad_img_6_3_load_5, i3 6, i24 %pad_img_6_4_load_5, i3 0, i24 %pad_img_6_5_load_5, i3 1, i24 %pad_img_6_6_load_5, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5485 'sparsemux' 'tmp_40' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5486 [1/1] (2.18ns)   --->   "%pixel_5 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %tmp_34, i3 1, i24 %tmp_35, i3 2, i24 %tmp_36, i3 3, i24 %tmp_37, i3 4, i24 %tmp_38, i3 5, i24 %tmp_39, i3 6, i24 %tmp_40, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5486 'sparsemux' 'pixel_5' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5487 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_6 = load i5 %pad_img_0_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5487 'load' 'pad_img_0_0_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5488 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_6 = load i5 %pad_img_0_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5488 'load' 'pad_img_0_1_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5489 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_6 = load i5 %pad_img_0_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5489 'load' 'pad_img_0_2_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5490 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_6 = load i5 %pad_img_0_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5490 'load' 'pad_img_0_3_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5491 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_6 = load i5 %pad_img_0_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5491 'load' 'pad_img_0_4_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5492 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_6 = load i5 %pad_img_0_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5492 'load' 'pad_img_0_5_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5493 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_6 = load i5 %pad_img_0_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5493 'load' 'pad_img_0_6_load_6' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5494 [1/1] (2.18ns)   --->   "%tmp_41 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_6, i3 2, i24 %pad_img_0_1_load_6, i3 3, i24 %pad_img_0_2_load_6, i3 4, i24 %pad_img_0_3_load_6, i3 5, i24 %pad_img_0_4_load_6, i3 6, i24 %pad_img_0_5_load_6, i3 0, i24 %pad_img_0_6_load_6, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5494 'sparsemux' 'tmp_41' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5495 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_6 = load i5 %pad_img_1_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5495 'load' 'pad_img_1_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5496 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_6 = load i5 %pad_img_1_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5496 'load' 'pad_img_1_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5497 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_6 = load i5 %pad_img_1_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5497 'load' 'pad_img_1_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5498 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_6 = load i5 %pad_img_1_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5498 'load' 'pad_img_1_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5499 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_6 = load i5 %pad_img_1_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5499 'load' 'pad_img_1_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5500 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_6 = load i5 %pad_img_1_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5500 'load' 'pad_img_1_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5501 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_6 = load i5 %pad_img_1_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5501 'load' 'pad_img_1_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5502 [1/1] (2.18ns)   --->   "%tmp_42 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_6, i3 2, i24 %pad_img_1_1_load_6, i3 3, i24 %pad_img_1_2_load_6, i3 4, i24 %pad_img_1_3_load_6, i3 5, i24 %pad_img_1_4_load_6, i3 6, i24 %pad_img_1_5_load_6, i3 0, i24 %pad_img_1_6_load_6, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5502 'sparsemux' 'tmp_42' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5503 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_6 = load i5 %pad_img_2_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5503 'load' 'pad_img_2_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5504 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_6 = load i5 %pad_img_2_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5504 'load' 'pad_img_2_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5505 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_6 = load i5 %pad_img_2_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5505 'load' 'pad_img_2_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5506 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_6 = load i5 %pad_img_2_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5506 'load' 'pad_img_2_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5507 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_6 = load i5 %pad_img_2_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5507 'load' 'pad_img_2_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5508 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_6 = load i5 %pad_img_2_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5508 'load' 'pad_img_2_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5509 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_6 = load i5 %pad_img_2_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5509 'load' 'pad_img_2_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5510 [1/1] (2.18ns)   --->   "%tmp_43 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_6, i3 2, i24 %pad_img_2_1_load_6, i3 3, i24 %pad_img_2_2_load_6, i3 4, i24 %pad_img_2_3_load_6, i3 5, i24 %pad_img_2_4_load_6, i3 6, i24 %pad_img_2_5_load_6, i3 0, i24 %pad_img_2_6_load_6, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5510 'sparsemux' 'tmp_43' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5511 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_6 = load i5 %pad_img_3_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5511 'load' 'pad_img_3_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5512 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_6 = load i5 %pad_img_3_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5512 'load' 'pad_img_3_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5513 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_6 = load i5 %pad_img_3_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5513 'load' 'pad_img_3_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5514 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_6 = load i5 %pad_img_3_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5514 'load' 'pad_img_3_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5515 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_6 = load i5 %pad_img_3_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5515 'load' 'pad_img_3_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5516 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_6 = load i5 %pad_img_3_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5516 'load' 'pad_img_3_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5517 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_6 = load i5 %pad_img_3_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5517 'load' 'pad_img_3_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5518 [1/1] (2.18ns)   --->   "%tmp_44 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_6, i3 2, i24 %pad_img_3_1_load_6, i3 3, i24 %pad_img_3_2_load_6, i3 4, i24 %pad_img_3_3_load_6, i3 5, i24 %pad_img_3_4_load_6, i3 6, i24 %pad_img_3_5_load_6, i3 0, i24 %pad_img_3_6_load_6, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5518 'sparsemux' 'tmp_44' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5519 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_6 = load i5 %pad_img_4_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5519 'load' 'pad_img_4_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5520 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_6 = load i5 %pad_img_4_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5520 'load' 'pad_img_4_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5521 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_6 = load i5 %pad_img_4_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5521 'load' 'pad_img_4_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5522 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_6 = load i5 %pad_img_4_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5522 'load' 'pad_img_4_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5523 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_6 = load i5 %pad_img_4_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5523 'load' 'pad_img_4_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5524 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_6 = load i5 %pad_img_4_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5524 'load' 'pad_img_4_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5525 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_6 = load i5 %pad_img_4_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5525 'load' 'pad_img_4_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5526 [1/1] (2.18ns)   --->   "%tmp_45 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_4_0_load_6, i3 2, i24 %pad_img_4_1_load_6, i3 3, i24 %pad_img_4_2_load_6, i3 4, i24 %pad_img_4_3_load_6, i3 5, i24 %pad_img_4_4_load_6, i3 6, i24 %pad_img_4_5_load_6, i3 0, i24 %pad_img_4_6_load_6, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5526 'sparsemux' 'tmp_45' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5527 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_6 = load i5 %pad_img_5_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5527 'load' 'pad_img_5_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5528 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_6 = load i5 %pad_img_5_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5528 'load' 'pad_img_5_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5529 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_6 = load i5 %pad_img_5_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5529 'load' 'pad_img_5_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5530 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_6 = load i5 %pad_img_5_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5530 'load' 'pad_img_5_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5531 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_6 = load i5 %pad_img_5_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5531 'load' 'pad_img_5_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5532 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_6 = load i5 %pad_img_5_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5532 'load' 'pad_img_5_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5533 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_6 = load i5 %pad_img_5_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5533 'load' 'pad_img_5_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5534 [1/1] (2.18ns)   --->   "%tmp_46 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_5_0_load_6, i3 2, i24 %pad_img_5_1_load_6, i3 3, i24 %pad_img_5_2_load_6, i3 4, i24 %pad_img_5_3_load_6, i3 5, i24 %pad_img_5_4_load_6, i3 6, i24 %pad_img_5_5_load_6, i3 0, i24 %pad_img_5_6_load_6, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5534 'sparsemux' 'tmp_46' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5535 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_6 = load i5 %pad_img_6_0_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5535 'load' 'pad_img_6_0_load_6' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5536 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_6 = load i5 %pad_img_6_1_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5536 'load' 'pad_img_6_1_load_6' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5537 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_6 = load i5 %pad_img_6_2_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5537 'load' 'pad_img_6_2_load_6' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5538 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_6 = load i5 %pad_img_6_3_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5538 'load' 'pad_img_6_3_load_6' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5539 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_6 = load i5 %pad_img_6_4_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5539 'load' 'pad_img_6_4_load_6' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5540 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_6 = load i5 %pad_img_6_5_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5540 'load' 'pad_img_6_5_load_6' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5541 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_6 = load i5 %pad_img_6_6_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5541 'load' 'pad_img_6_6_load_6' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5542 [1/1] (2.18ns)   --->   "%tmp_47 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_6_0_load_6, i3 2, i24 %pad_img_6_1_load_6, i3 3, i24 %pad_img_6_2_load_6, i3 4, i24 %pad_img_6_3_load_6, i3 5, i24 %pad_img_6_4_load_6, i3 6, i24 %pad_img_6_5_load_6, i3 0, i24 %pad_img_6_6_load_6, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5542 'sparsemux' 'tmp_47' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5543 [1/1] (2.18ns)   --->   "%pixel_6 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %tmp_41, i3 1, i24 %tmp_42, i3 2, i24 %tmp_43, i3 3, i24 %tmp_44, i3 4, i24 %tmp_45, i3 5, i24 %tmp_46, i3 6, i24 %tmp_47, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5543 'sparsemux' 'pixel_6' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5544 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_7 = load i5 %pad_img_0_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5544 'load' 'pad_img_0_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5545 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_7 = load i5 %pad_img_0_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5545 'load' 'pad_img_0_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5546 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_7 = load i5 %pad_img_0_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5546 'load' 'pad_img_0_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5547 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_7 = load i5 %pad_img_0_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5547 'load' 'pad_img_0_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5548 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_7 = load i5 %pad_img_0_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5548 'load' 'pad_img_0_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5549 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_7 = load i5 %pad_img_0_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5549 'load' 'pad_img_0_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5550 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_7 = load i5 %pad_img_0_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5550 'load' 'pad_img_0_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5551 [1/1] (2.18ns)   --->   "%tmp_48 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_7, i3 1, i24 %pad_img_0_1_load_7, i3 2, i24 %pad_img_0_2_load_7, i3 3, i24 %pad_img_0_3_load_7, i3 4, i24 %pad_img_0_4_load_7, i3 5, i24 %pad_img_0_5_load_7, i3 6, i24 %pad_img_0_6_load_7, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5551 'sparsemux' 'tmp_48' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5552 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_7 = load i5 %pad_img_1_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5552 'load' 'pad_img_1_0_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5553 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_7 = load i5 %pad_img_1_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5553 'load' 'pad_img_1_1_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5554 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_7 = load i5 %pad_img_1_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5554 'load' 'pad_img_1_2_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5555 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_7 = load i5 %pad_img_1_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5555 'load' 'pad_img_1_3_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5556 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_7 = load i5 %pad_img_1_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5556 'load' 'pad_img_1_4_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5557 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_7 = load i5 %pad_img_1_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5557 'load' 'pad_img_1_5_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5558 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_7 = load i5 %pad_img_1_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5558 'load' 'pad_img_1_6_load_7' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5559 [1/1] (2.18ns)   --->   "%tmp_49 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_7, i3 1, i24 %pad_img_1_1_load_7, i3 2, i24 %pad_img_1_2_load_7, i3 3, i24 %pad_img_1_3_load_7, i3 4, i24 %pad_img_1_4_load_7, i3 5, i24 %pad_img_1_5_load_7, i3 6, i24 %pad_img_1_6_load_7, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5559 'sparsemux' 'tmp_49' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5560 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_7 = load i5 %pad_img_2_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5560 'load' 'pad_img_2_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5561 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_7 = load i5 %pad_img_2_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5561 'load' 'pad_img_2_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5562 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_7 = load i5 %pad_img_2_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5562 'load' 'pad_img_2_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5563 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_7 = load i5 %pad_img_2_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5563 'load' 'pad_img_2_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5564 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_7 = load i5 %pad_img_2_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5564 'load' 'pad_img_2_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5565 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_7 = load i5 %pad_img_2_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5565 'load' 'pad_img_2_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5566 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_7 = load i5 %pad_img_2_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5566 'load' 'pad_img_2_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5567 [1/1] (2.18ns)   --->   "%tmp_50 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_7, i3 1, i24 %pad_img_2_1_load_7, i3 2, i24 %pad_img_2_2_load_7, i3 3, i24 %pad_img_2_3_load_7, i3 4, i24 %pad_img_2_4_load_7, i3 5, i24 %pad_img_2_5_load_7, i3 6, i24 %pad_img_2_6_load_7, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5567 'sparsemux' 'tmp_50' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5568 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_7 = load i5 %pad_img_3_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5568 'load' 'pad_img_3_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5569 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_7 = load i5 %pad_img_3_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5569 'load' 'pad_img_3_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5570 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_7 = load i5 %pad_img_3_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5570 'load' 'pad_img_3_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5571 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_7 = load i5 %pad_img_3_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5571 'load' 'pad_img_3_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5572 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_7 = load i5 %pad_img_3_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5572 'load' 'pad_img_3_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5573 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_7 = load i5 %pad_img_3_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5573 'load' 'pad_img_3_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5574 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_7 = load i5 %pad_img_3_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5574 'load' 'pad_img_3_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5575 [1/1] (2.18ns)   --->   "%tmp_51 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_7, i3 1, i24 %pad_img_3_1_load_7, i3 2, i24 %pad_img_3_2_load_7, i3 3, i24 %pad_img_3_3_load_7, i3 4, i24 %pad_img_3_4_load_7, i3 5, i24 %pad_img_3_5_load_7, i3 6, i24 %pad_img_3_6_load_7, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5575 'sparsemux' 'tmp_51' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5576 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_7 = load i5 %pad_img_4_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5576 'load' 'pad_img_4_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5577 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_7 = load i5 %pad_img_4_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5577 'load' 'pad_img_4_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5578 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_7 = load i5 %pad_img_4_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5578 'load' 'pad_img_4_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5579 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_7 = load i5 %pad_img_4_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5579 'load' 'pad_img_4_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5580 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_7 = load i5 %pad_img_4_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5580 'load' 'pad_img_4_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5581 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_7 = load i5 %pad_img_4_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5581 'load' 'pad_img_4_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5582 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_7 = load i5 %pad_img_4_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5582 'load' 'pad_img_4_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5583 [1/1] (2.18ns)   --->   "%tmp_52 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_4_0_load_7, i3 1, i24 %pad_img_4_1_load_7, i3 2, i24 %pad_img_4_2_load_7, i3 3, i24 %pad_img_4_3_load_7, i3 4, i24 %pad_img_4_4_load_7, i3 5, i24 %pad_img_4_5_load_7, i3 6, i24 %pad_img_4_6_load_7, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5583 'sparsemux' 'tmp_52' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5584 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_7 = load i5 %pad_img_5_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5584 'load' 'pad_img_5_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5585 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_7 = load i5 %pad_img_5_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5585 'load' 'pad_img_5_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5586 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_7 = load i5 %pad_img_5_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5586 'load' 'pad_img_5_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5587 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_7 = load i5 %pad_img_5_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5587 'load' 'pad_img_5_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5588 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_7 = load i5 %pad_img_5_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5588 'load' 'pad_img_5_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5589 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_7 = load i5 %pad_img_5_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5589 'load' 'pad_img_5_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5590 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_7 = load i5 %pad_img_5_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5590 'load' 'pad_img_5_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5591 [1/1] (2.18ns)   --->   "%tmp_53 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_5_0_load_7, i3 1, i24 %pad_img_5_1_load_7, i3 2, i24 %pad_img_5_2_load_7, i3 3, i24 %pad_img_5_3_load_7, i3 4, i24 %pad_img_5_4_load_7, i3 5, i24 %pad_img_5_5_load_7, i3 6, i24 %pad_img_5_6_load_7, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5591 'sparsemux' 'tmp_53' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5592 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_7 = load i5 %pad_img_6_0_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5592 'load' 'pad_img_6_0_load_7' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5593 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_7 = load i5 %pad_img_6_1_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5593 'load' 'pad_img_6_1_load_7' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5594 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_7 = load i5 %pad_img_6_2_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5594 'load' 'pad_img_6_2_load_7' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5595 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_7 = load i5 %pad_img_6_3_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5595 'load' 'pad_img_6_3_load_7' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5596 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_7 = load i5 %pad_img_6_4_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5596 'load' 'pad_img_6_4_load_7' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5597 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_7 = load i5 %pad_img_6_5_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5597 'load' 'pad_img_6_5_load_7' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5598 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_7 = load i5 %pad_img_6_6_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5598 'load' 'pad_img_6_6_load_7' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5599 [1/1] (2.18ns)   --->   "%tmp_54 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_6_0_load_7, i3 1, i24 %pad_img_6_1_load_7, i3 2, i24 %pad_img_6_2_load_7, i3 3, i24 %pad_img_6_3_load_7, i3 4, i24 %pad_img_6_4_load_7, i3 5, i24 %pad_img_6_5_load_7, i3 6, i24 %pad_img_6_6_load_7, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5599 'sparsemux' 'tmp_54' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5600 [1/1] (2.18ns)   --->   "%pixel_7 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %tmp_48, i3 0, i24 %tmp_49, i3 1, i24 %tmp_50, i3 2, i24 %tmp_51, i3 3, i24 %tmp_52, i3 4, i24 %tmp_53, i3 5, i24 %tmp_54, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5600 'sparsemux' 'pixel_7' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5601 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_8 = load i5 %pad_img_0_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5601 'load' 'pad_img_0_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5602 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_8 = load i5 %pad_img_0_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5602 'load' 'pad_img_0_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5603 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_8 = load i5 %pad_img_0_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5603 'load' 'pad_img_0_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5604 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_8 = load i5 %pad_img_0_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5604 'load' 'pad_img_0_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5605 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_8 = load i5 %pad_img_0_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5605 'load' 'pad_img_0_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5606 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_8 = load i5 %pad_img_0_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5606 'load' 'pad_img_0_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5607 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_8 = load i5 %pad_img_0_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5607 'load' 'pad_img_0_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5608 [1/1] (2.18ns)   --->   "%tmp_55 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_8, i3 0, i24 %pad_img_0_1_load_8, i3 1, i24 %pad_img_0_2_load_8, i3 2, i24 %pad_img_0_3_load_8, i3 3, i24 %pad_img_0_4_load_8, i3 4, i24 %pad_img_0_5_load_8, i3 5, i24 %pad_img_0_6_load_8, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5608 'sparsemux' 'tmp_55' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5609 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_8 = load i5 %pad_img_1_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5609 'load' 'pad_img_1_0_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5610 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_8 = load i5 %pad_img_1_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5610 'load' 'pad_img_1_1_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5611 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_8 = load i5 %pad_img_1_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5611 'load' 'pad_img_1_2_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5612 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_8 = load i5 %pad_img_1_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5612 'load' 'pad_img_1_3_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5613 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_8 = load i5 %pad_img_1_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5613 'load' 'pad_img_1_4_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5614 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_8 = load i5 %pad_img_1_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5614 'load' 'pad_img_1_5_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5615 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_8 = load i5 %pad_img_1_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5615 'load' 'pad_img_1_6_load_8' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5616 [1/1] (2.18ns)   --->   "%tmp_56 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_8, i3 0, i24 %pad_img_1_1_load_8, i3 1, i24 %pad_img_1_2_load_8, i3 2, i24 %pad_img_1_3_load_8, i3 3, i24 %pad_img_1_4_load_8, i3 4, i24 %pad_img_1_5_load_8, i3 5, i24 %pad_img_1_6_load_8, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5616 'sparsemux' 'tmp_56' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5617 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_8 = load i5 %pad_img_2_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5617 'load' 'pad_img_2_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5618 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_8 = load i5 %pad_img_2_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5618 'load' 'pad_img_2_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5619 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_8 = load i5 %pad_img_2_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5619 'load' 'pad_img_2_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5620 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_8 = load i5 %pad_img_2_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5620 'load' 'pad_img_2_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5621 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_8 = load i5 %pad_img_2_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5621 'load' 'pad_img_2_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5622 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_8 = load i5 %pad_img_2_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5622 'load' 'pad_img_2_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5623 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_8 = load i5 %pad_img_2_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5623 'load' 'pad_img_2_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5624 [1/1] (2.18ns)   --->   "%tmp_57 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_8, i3 0, i24 %pad_img_2_1_load_8, i3 1, i24 %pad_img_2_2_load_8, i3 2, i24 %pad_img_2_3_load_8, i3 3, i24 %pad_img_2_4_load_8, i3 4, i24 %pad_img_2_5_load_8, i3 5, i24 %pad_img_2_6_load_8, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5624 'sparsemux' 'tmp_57' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5625 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_8 = load i5 %pad_img_3_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5625 'load' 'pad_img_3_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5626 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_8 = load i5 %pad_img_3_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5626 'load' 'pad_img_3_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5627 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_8 = load i5 %pad_img_3_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5627 'load' 'pad_img_3_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5628 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_8 = load i5 %pad_img_3_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5628 'load' 'pad_img_3_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5629 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_8 = load i5 %pad_img_3_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5629 'load' 'pad_img_3_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5630 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_8 = load i5 %pad_img_3_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5630 'load' 'pad_img_3_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5631 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_8 = load i5 %pad_img_3_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5631 'load' 'pad_img_3_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5632 [1/1] (2.18ns)   --->   "%tmp_58 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_8, i3 0, i24 %pad_img_3_1_load_8, i3 1, i24 %pad_img_3_2_load_8, i3 2, i24 %pad_img_3_3_load_8, i3 3, i24 %pad_img_3_4_load_8, i3 4, i24 %pad_img_3_5_load_8, i3 5, i24 %pad_img_3_6_load_8, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5632 'sparsemux' 'tmp_58' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5633 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_8 = load i5 %pad_img_4_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5633 'load' 'pad_img_4_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5634 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_8 = load i5 %pad_img_4_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5634 'load' 'pad_img_4_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5635 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_8 = load i5 %pad_img_4_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5635 'load' 'pad_img_4_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5636 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_8 = load i5 %pad_img_4_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5636 'load' 'pad_img_4_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5637 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_8 = load i5 %pad_img_4_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5637 'load' 'pad_img_4_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5638 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_8 = load i5 %pad_img_4_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5638 'load' 'pad_img_4_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5639 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_8 = load i5 %pad_img_4_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5639 'load' 'pad_img_4_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5640 [1/1] (2.18ns)   --->   "%tmp_59 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_4_0_load_8, i3 0, i24 %pad_img_4_1_load_8, i3 1, i24 %pad_img_4_2_load_8, i3 2, i24 %pad_img_4_3_load_8, i3 3, i24 %pad_img_4_4_load_8, i3 4, i24 %pad_img_4_5_load_8, i3 5, i24 %pad_img_4_6_load_8, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5640 'sparsemux' 'tmp_59' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5641 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_8 = load i5 %pad_img_5_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5641 'load' 'pad_img_5_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5642 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_8 = load i5 %pad_img_5_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5642 'load' 'pad_img_5_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5643 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_8 = load i5 %pad_img_5_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5643 'load' 'pad_img_5_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5644 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_8 = load i5 %pad_img_5_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5644 'load' 'pad_img_5_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5645 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_8 = load i5 %pad_img_5_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5645 'load' 'pad_img_5_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5646 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_8 = load i5 %pad_img_5_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5646 'load' 'pad_img_5_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5647 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_8 = load i5 %pad_img_5_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5647 'load' 'pad_img_5_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5648 [1/1] (2.18ns)   --->   "%tmp_60 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_5_0_load_8, i3 0, i24 %pad_img_5_1_load_8, i3 1, i24 %pad_img_5_2_load_8, i3 2, i24 %pad_img_5_3_load_8, i3 3, i24 %pad_img_5_4_load_8, i3 4, i24 %pad_img_5_5_load_8, i3 5, i24 %pad_img_5_6_load_8, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5648 'sparsemux' 'tmp_60' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5649 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_8 = load i5 %pad_img_6_0_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5649 'load' 'pad_img_6_0_load_8' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5650 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_8 = load i5 %pad_img_6_1_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5650 'load' 'pad_img_6_1_load_8' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5651 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_8 = load i5 %pad_img_6_2_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5651 'load' 'pad_img_6_2_load_8' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5652 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_8 = load i5 %pad_img_6_3_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5652 'load' 'pad_img_6_3_load_8' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5653 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_8 = load i5 %pad_img_6_4_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5653 'load' 'pad_img_6_4_load_8' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5654 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_8 = load i5 %pad_img_6_5_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5654 'load' 'pad_img_6_5_load_8' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5655 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_8 = load i5 %pad_img_6_6_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5655 'load' 'pad_img_6_6_load_8' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5656 [1/1] (2.18ns)   --->   "%tmp_61 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_6_0_load_8, i3 0, i24 %pad_img_6_1_load_8, i3 1, i24 %pad_img_6_2_load_8, i3 2, i24 %pad_img_6_3_load_8, i3 3, i24 %pad_img_6_4_load_8, i3 4, i24 %pad_img_6_5_load_8, i3 5, i24 %pad_img_6_6_load_8, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5656 'sparsemux' 'tmp_61' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5657 [1/1] (2.18ns)   --->   "%pixel_8 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %tmp_55, i3 0, i24 %tmp_56, i3 1, i24 %tmp_57, i3 2, i24 %tmp_58, i3 3, i24 %tmp_59, i3 4, i24 %tmp_60, i3 5, i24 %tmp_61, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5657 'sparsemux' 'pixel_8' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5658 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_9 = load i5 %pad_img_0_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5658 'load' 'pad_img_0_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5659 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_9 = load i5 %pad_img_0_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5659 'load' 'pad_img_0_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5660 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_9 = load i5 %pad_img_0_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5660 'load' 'pad_img_0_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5661 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_9 = load i5 %pad_img_0_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5661 'load' 'pad_img_0_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5662 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_9 = load i5 %pad_img_0_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5662 'load' 'pad_img_0_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5663 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_9 = load i5 %pad_img_0_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5663 'load' 'pad_img_0_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5664 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_9 = load i5 %pad_img_0_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5664 'load' 'pad_img_0_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5665 [1/1] (2.18ns)   --->   "%tmp_62 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_9, i3 6, i24 %pad_img_0_1_load_9, i3 0, i24 %pad_img_0_2_load_9, i3 1, i24 %pad_img_0_3_load_9, i3 2, i24 %pad_img_0_4_load_9, i3 3, i24 %pad_img_0_5_load_9, i3 4, i24 %pad_img_0_6_load_9, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5665 'sparsemux' 'tmp_62' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5666 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_9 = load i5 %pad_img_1_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5666 'load' 'pad_img_1_0_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5667 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_9 = load i5 %pad_img_1_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5667 'load' 'pad_img_1_1_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5668 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_9 = load i5 %pad_img_1_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5668 'load' 'pad_img_1_2_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5669 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_9 = load i5 %pad_img_1_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5669 'load' 'pad_img_1_3_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5670 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_9 = load i5 %pad_img_1_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5670 'load' 'pad_img_1_4_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5671 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_9 = load i5 %pad_img_1_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5671 'load' 'pad_img_1_5_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5672 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_9 = load i5 %pad_img_1_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5672 'load' 'pad_img_1_6_load_9' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5673 [1/1] (2.18ns)   --->   "%tmp_63 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_9, i3 6, i24 %pad_img_1_1_load_9, i3 0, i24 %pad_img_1_2_load_9, i3 1, i24 %pad_img_1_3_load_9, i3 2, i24 %pad_img_1_4_load_9, i3 3, i24 %pad_img_1_5_load_9, i3 4, i24 %pad_img_1_6_load_9, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5673 'sparsemux' 'tmp_63' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5674 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_9 = load i5 %pad_img_2_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5674 'load' 'pad_img_2_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5675 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_9 = load i5 %pad_img_2_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5675 'load' 'pad_img_2_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5676 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_9 = load i5 %pad_img_2_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5676 'load' 'pad_img_2_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5677 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_9 = load i5 %pad_img_2_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5677 'load' 'pad_img_2_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5678 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_9 = load i5 %pad_img_2_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5678 'load' 'pad_img_2_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5679 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_9 = load i5 %pad_img_2_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5679 'load' 'pad_img_2_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5680 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_9 = load i5 %pad_img_2_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5680 'load' 'pad_img_2_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5681 [1/1] (2.18ns)   --->   "%tmp_64 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_9, i3 6, i24 %pad_img_2_1_load_9, i3 0, i24 %pad_img_2_2_load_9, i3 1, i24 %pad_img_2_3_load_9, i3 2, i24 %pad_img_2_4_load_9, i3 3, i24 %pad_img_2_5_load_9, i3 4, i24 %pad_img_2_6_load_9, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5681 'sparsemux' 'tmp_64' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5682 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_9 = load i5 %pad_img_3_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5682 'load' 'pad_img_3_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5683 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_9 = load i5 %pad_img_3_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5683 'load' 'pad_img_3_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5684 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_9 = load i5 %pad_img_3_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5684 'load' 'pad_img_3_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5685 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_9 = load i5 %pad_img_3_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5685 'load' 'pad_img_3_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5686 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_9 = load i5 %pad_img_3_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5686 'load' 'pad_img_3_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5687 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_9 = load i5 %pad_img_3_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5687 'load' 'pad_img_3_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5688 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_9 = load i5 %pad_img_3_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5688 'load' 'pad_img_3_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5689 [1/1] (2.18ns)   --->   "%tmp_65 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_9, i3 6, i24 %pad_img_3_1_load_9, i3 0, i24 %pad_img_3_2_load_9, i3 1, i24 %pad_img_3_3_load_9, i3 2, i24 %pad_img_3_4_load_9, i3 3, i24 %pad_img_3_5_load_9, i3 4, i24 %pad_img_3_6_load_9, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5689 'sparsemux' 'tmp_65' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5690 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_9 = load i5 %pad_img_4_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5690 'load' 'pad_img_4_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5691 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_9 = load i5 %pad_img_4_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5691 'load' 'pad_img_4_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5692 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_9 = load i5 %pad_img_4_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5692 'load' 'pad_img_4_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5693 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_9 = load i5 %pad_img_4_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5693 'load' 'pad_img_4_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5694 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_9 = load i5 %pad_img_4_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5694 'load' 'pad_img_4_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5695 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_9 = load i5 %pad_img_4_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5695 'load' 'pad_img_4_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5696 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_9 = load i5 %pad_img_4_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5696 'load' 'pad_img_4_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5697 [1/1] (2.18ns)   --->   "%tmp_66 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_4_0_load_9, i3 6, i24 %pad_img_4_1_load_9, i3 0, i24 %pad_img_4_2_load_9, i3 1, i24 %pad_img_4_3_load_9, i3 2, i24 %pad_img_4_4_load_9, i3 3, i24 %pad_img_4_5_load_9, i3 4, i24 %pad_img_4_6_load_9, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5697 'sparsemux' 'tmp_66' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5698 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_9 = load i5 %pad_img_5_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5698 'load' 'pad_img_5_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5699 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_9 = load i5 %pad_img_5_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5699 'load' 'pad_img_5_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5700 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_9 = load i5 %pad_img_5_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5700 'load' 'pad_img_5_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5701 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_9 = load i5 %pad_img_5_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5701 'load' 'pad_img_5_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5702 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_9 = load i5 %pad_img_5_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5702 'load' 'pad_img_5_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5703 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_9 = load i5 %pad_img_5_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5703 'load' 'pad_img_5_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5704 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_9 = load i5 %pad_img_5_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5704 'load' 'pad_img_5_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5705 [1/1] (2.18ns)   --->   "%tmp_67 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_5_0_load_9, i3 6, i24 %pad_img_5_1_load_9, i3 0, i24 %pad_img_5_2_load_9, i3 1, i24 %pad_img_5_3_load_9, i3 2, i24 %pad_img_5_4_load_9, i3 3, i24 %pad_img_5_5_load_9, i3 4, i24 %pad_img_5_6_load_9, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5705 'sparsemux' 'tmp_67' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5706 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_9 = load i5 %pad_img_6_0_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5706 'load' 'pad_img_6_0_load_9' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5707 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_9 = load i5 %pad_img_6_1_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5707 'load' 'pad_img_6_1_load_9' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5708 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_9 = load i5 %pad_img_6_2_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5708 'load' 'pad_img_6_2_load_9' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5709 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_9 = load i5 %pad_img_6_3_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5709 'load' 'pad_img_6_3_load_9' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5710 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_9 = load i5 %pad_img_6_4_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5710 'load' 'pad_img_6_4_load_9' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5711 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_9 = load i5 %pad_img_6_5_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5711 'load' 'pad_img_6_5_load_9' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5712 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_9 = load i5 %pad_img_6_6_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5712 'load' 'pad_img_6_6_load_9' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5713 [1/1] (2.18ns)   --->   "%tmp_68 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_6_0_load_9, i3 6, i24 %pad_img_6_1_load_9, i3 0, i24 %pad_img_6_2_load_9, i3 1, i24 %pad_img_6_3_load_9, i3 2, i24 %pad_img_6_4_load_9, i3 3, i24 %pad_img_6_5_load_9, i3 4, i24 %pad_img_6_6_load_9, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5713 'sparsemux' 'tmp_68' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5714 [1/1] (2.18ns)   --->   "%pixel_9 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %tmp_62, i3 0, i24 %tmp_63, i3 1, i24 %tmp_64, i3 2, i24 %tmp_65, i3 3, i24 %tmp_66, i3 4, i24 %tmp_67, i3 5, i24 %tmp_68, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5714 'sparsemux' 'pixel_9' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5715 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_10 = load i5 %pad_img_0_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5715 'load' 'pad_img_0_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5716 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_10 = load i5 %pad_img_0_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5716 'load' 'pad_img_0_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5717 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_10 = load i5 %pad_img_0_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5717 'load' 'pad_img_0_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5718 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_10 = load i5 %pad_img_0_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5718 'load' 'pad_img_0_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5719 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_10 = load i5 %pad_img_0_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5719 'load' 'pad_img_0_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5720 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_10 = load i5 %pad_img_0_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5720 'load' 'pad_img_0_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5721 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_10 = load i5 %pad_img_0_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5721 'load' 'pad_img_0_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5722 [1/1] (2.18ns)   --->   "%tmp_69 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_10, i3 5, i24 %pad_img_0_1_load_10, i3 6, i24 %pad_img_0_2_load_10, i3 0, i24 %pad_img_0_3_load_10, i3 1, i24 %pad_img_0_4_load_10, i3 2, i24 %pad_img_0_5_load_10, i3 3, i24 %pad_img_0_6_load_10, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5722 'sparsemux' 'tmp_69' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5723 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_10 = load i5 %pad_img_1_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5723 'load' 'pad_img_1_0_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5724 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_10 = load i5 %pad_img_1_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5724 'load' 'pad_img_1_1_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5725 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_10 = load i5 %pad_img_1_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5725 'load' 'pad_img_1_2_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5726 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_10 = load i5 %pad_img_1_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5726 'load' 'pad_img_1_3_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5727 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_10 = load i5 %pad_img_1_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5727 'load' 'pad_img_1_4_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5728 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_10 = load i5 %pad_img_1_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5728 'load' 'pad_img_1_5_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5729 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_10 = load i5 %pad_img_1_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5729 'load' 'pad_img_1_6_load_10' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5730 [1/1] (2.18ns)   --->   "%tmp_70 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_10, i3 5, i24 %pad_img_1_1_load_10, i3 6, i24 %pad_img_1_2_load_10, i3 0, i24 %pad_img_1_3_load_10, i3 1, i24 %pad_img_1_4_load_10, i3 2, i24 %pad_img_1_5_load_10, i3 3, i24 %pad_img_1_6_load_10, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5730 'sparsemux' 'tmp_70' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5731 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_10 = load i5 %pad_img_2_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5731 'load' 'pad_img_2_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5732 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_10 = load i5 %pad_img_2_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5732 'load' 'pad_img_2_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5733 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_10 = load i5 %pad_img_2_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5733 'load' 'pad_img_2_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5734 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_10 = load i5 %pad_img_2_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5734 'load' 'pad_img_2_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5735 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_10 = load i5 %pad_img_2_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5735 'load' 'pad_img_2_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5736 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_10 = load i5 %pad_img_2_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5736 'load' 'pad_img_2_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5737 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_10 = load i5 %pad_img_2_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5737 'load' 'pad_img_2_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5738 [1/1] (2.18ns)   --->   "%tmp_71 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_10, i3 5, i24 %pad_img_2_1_load_10, i3 6, i24 %pad_img_2_2_load_10, i3 0, i24 %pad_img_2_3_load_10, i3 1, i24 %pad_img_2_4_load_10, i3 2, i24 %pad_img_2_5_load_10, i3 3, i24 %pad_img_2_6_load_10, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5738 'sparsemux' 'tmp_71' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5739 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_10 = load i5 %pad_img_3_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5739 'load' 'pad_img_3_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5740 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_10 = load i5 %pad_img_3_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5740 'load' 'pad_img_3_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5741 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_10 = load i5 %pad_img_3_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5741 'load' 'pad_img_3_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5742 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_10 = load i5 %pad_img_3_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5742 'load' 'pad_img_3_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5743 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_10 = load i5 %pad_img_3_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5743 'load' 'pad_img_3_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5744 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_10 = load i5 %pad_img_3_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5744 'load' 'pad_img_3_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5745 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_10 = load i5 %pad_img_3_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5745 'load' 'pad_img_3_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5746 [1/1] (2.18ns)   --->   "%tmp_72 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_10, i3 5, i24 %pad_img_3_1_load_10, i3 6, i24 %pad_img_3_2_load_10, i3 0, i24 %pad_img_3_3_load_10, i3 1, i24 %pad_img_3_4_load_10, i3 2, i24 %pad_img_3_5_load_10, i3 3, i24 %pad_img_3_6_load_10, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5746 'sparsemux' 'tmp_72' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5747 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_10 = load i5 %pad_img_4_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5747 'load' 'pad_img_4_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5748 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_10 = load i5 %pad_img_4_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5748 'load' 'pad_img_4_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5749 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_10 = load i5 %pad_img_4_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5749 'load' 'pad_img_4_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5750 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_10 = load i5 %pad_img_4_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5750 'load' 'pad_img_4_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5751 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_10 = load i5 %pad_img_4_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5751 'load' 'pad_img_4_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5752 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_10 = load i5 %pad_img_4_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5752 'load' 'pad_img_4_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5753 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_10 = load i5 %pad_img_4_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5753 'load' 'pad_img_4_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5754 [1/1] (2.18ns)   --->   "%tmp_73 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_4_0_load_10, i3 5, i24 %pad_img_4_1_load_10, i3 6, i24 %pad_img_4_2_load_10, i3 0, i24 %pad_img_4_3_load_10, i3 1, i24 %pad_img_4_4_load_10, i3 2, i24 %pad_img_4_5_load_10, i3 3, i24 %pad_img_4_6_load_10, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5754 'sparsemux' 'tmp_73' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5755 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_10 = load i5 %pad_img_5_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5755 'load' 'pad_img_5_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5756 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_10 = load i5 %pad_img_5_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5756 'load' 'pad_img_5_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5757 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_10 = load i5 %pad_img_5_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5757 'load' 'pad_img_5_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5758 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_10 = load i5 %pad_img_5_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5758 'load' 'pad_img_5_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5759 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_10 = load i5 %pad_img_5_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5759 'load' 'pad_img_5_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5760 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_10 = load i5 %pad_img_5_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5760 'load' 'pad_img_5_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5761 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_10 = load i5 %pad_img_5_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5761 'load' 'pad_img_5_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5762 [1/1] (2.18ns)   --->   "%tmp_74 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_5_0_load_10, i3 5, i24 %pad_img_5_1_load_10, i3 6, i24 %pad_img_5_2_load_10, i3 0, i24 %pad_img_5_3_load_10, i3 1, i24 %pad_img_5_4_load_10, i3 2, i24 %pad_img_5_5_load_10, i3 3, i24 %pad_img_5_6_load_10, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5762 'sparsemux' 'tmp_74' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5763 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_10 = load i5 %pad_img_6_0_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5763 'load' 'pad_img_6_0_load_10' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5764 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_10 = load i5 %pad_img_6_1_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5764 'load' 'pad_img_6_1_load_10' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5765 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_10 = load i5 %pad_img_6_2_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5765 'load' 'pad_img_6_2_load_10' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5766 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_10 = load i5 %pad_img_6_3_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5766 'load' 'pad_img_6_3_load_10' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5767 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_10 = load i5 %pad_img_6_4_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5767 'load' 'pad_img_6_4_load_10' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5768 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_10 = load i5 %pad_img_6_5_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5768 'load' 'pad_img_6_5_load_10' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5769 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_10 = load i5 %pad_img_6_6_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5769 'load' 'pad_img_6_6_load_10' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5770 [1/1] (2.18ns)   --->   "%tmp_75 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_6_0_load_10, i3 5, i24 %pad_img_6_1_load_10, i3 6, i24 %pad_img_6_2_load_10, i3 0, i24 %pad_img_6_3_load_10, i3 1, i24 %pad_img_6_4_load_10, i3 2, i24 %pad_img_6_5_load_10, i3 3, i24 %pad_img_6_6_load_10, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5770 'sparsemux' 'tmp_75' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5771 [1/1] (2.18ns)   --->   "%pixel_49 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %tmp_69, i3 0, i24 %tmp_70, i3 1, i24 %tmp_71, i3 2, i24 %tmp_72, i3 3, i24 %tmp_73, i3 4, i24 %tmp_74, i3 5, i24 %tmp_75, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5771 'sparsemux' 'pixel_49' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5772 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_11 = load i5 %pad_img_0_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5772 'load' 'pad_img_0_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5773 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_11 = load i5 %pad_img_0_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5773 'load' 'pad_img_0_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5774 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_11 = load i5 %pad_img_0_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5774 'load' 'pad_img_0_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5775 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_11 = load i5 %pad_img_0_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5775 'load' 'pad_img_0_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5776 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_11 = load i5 %pad_img_0_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5776 'load' 'pad_img_0_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5777 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_11 = load i5 %pad_img_0_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5777 'load' 'pad_img_0_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5778 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_11 = load i5 %pad_img_0_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5778 'load' 'pad_img_0_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5779 [1/1] (2.18ns)   --->   "%tmp_76 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_11, i3 4, i24 %pad_img_0_1_load_11, i3 5, i24 %pad_img_0_2_load_11, i3 6, i24 %pad_img_0_3_load_11, i3 0, i24 %pad_img_0_4_load_11, i3 1, i24 %pad_img_0_5_load_11, i3 2, i24 %pad_img_0_6_load_11, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5779 'sparsemux' 'tmp_76' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5780 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_11 = load i5 %pad_img_1_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5780 'load' 'pad_img_1_0_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5781 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_11 = load i5 %pad_img_1_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5781 'load' 'pad_img_1_1_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5782 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_11 = load i5 %pad_img_1_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5782 'load' 'pad_img_1_2_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5783 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_11 = load i5 %pad_img_1_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5783 'load' 'pad_img_1_3_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5784 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_11 = load i5 %pad_img_1_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5784 'load' 'pad_img_1_4_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5785 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_11 = load i5 %pad_img_1_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5785 'load' 'pad_img_1_5_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5786 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_11 = load i5 %pad_img_1_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5786 'load' 'pad_img_1_6_load_11' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5787 [1/1] (2.18ns)   --->   "%tmp_77 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_11, i3 4, i24 %pad_img_1_1_load_11, i3 5, i24 %pad_img_1_2_load_11, i3 6, i24 %pad_img_1_3_load_11, i3 0, i24 %pad_img_1_4_load_11, i3 1, i24 %pad_img_1_5_load_11, i3 2, i24 %pad_img_1_6_load_11, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5787 'sparsemux' 'tmp_77' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5788 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_11 = load i5 %pad_img_2_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5788 'load' 'pad_img_2_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5789 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_11 = load i5 %pad_img_2_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5789 'load' 'pad_img_2_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5790 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_11 = load i5 %pad_img_2_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5790 'load' 'pad_img_2_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5791 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_11 = load i5 %pad_img_2_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5791 'load' 'pad_img_2_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5792 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_11 = load i5 %pad_img_2_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5792 'load' 'pad_img_2_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5793 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_11 = load i5 %pad_img_2_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5793 'load' 'pad_img_2_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5794 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_11 = load i5 %pad_img_2_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5794 'load' 'pad_img_2_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5795 [1/1] (2.18ns)   --->   "%tmp_78 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_11, i3 4, i24 %pad_img_2_1_load_11, i3 5, i24 %pad_img_2_2_load_11, i3 6, i24 %pad_img_2_3_load_11, i3 0, i24 %pad_img_2_4_load_11, i3 1, i24 %pad_img_2_5_load_11, i3 2, i24 %pad_img_2_6_load_11, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5795 'sparsemux' 'tmp_78' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5796 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_11 = load i5 %pad_img_3_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5796 'load' 'pad_img_3_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5797 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_11 = load i5 %pad_img_3_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5797 'load' 'pad_img_3_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5798 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_11 = load i5 %pad_img_3_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5798 'load' 'pad_img_3_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5799 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_11 = load i5 %pad_img_3_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5799 'load' 'pad_img_3_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5800 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_11 = load i5 %pad_img_3_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5800 'load' 'pad_img_3_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5801 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_11 = load i5 %pad_img_3_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5801 'load' 'pad_img_3_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5802 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_11 = load i5 %pad_img_3_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5802 'load' 'pad_img_3_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5803 [1/1] (2.18ns)   --->   "%tmp_79 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_11, i3 4, i24 %pad_img_3_1_load_11, i3 5, i24 %pad_img_3_2_load_11, i3 6, i24 %pad_img_3_3_load_11, i3 0, i24 %pad_img_3_4_load_11, i3 1, i24 %pad_img_3_5_load_11, i3 2, i24 %pad_img_3_6_load_11, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5803 'sparsemux' 'tmp_79' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5804 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_11 = load i5 %pad_img_4_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5804 'load' 'pad_img_4_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5805 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_11 = load i5 %pad_img_4_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5805 'load' 'pad_img_4_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5806 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_11 = load i5 %pad_img_4_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5806 'load' 'pad_img_4_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5807 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_11 = load i5 %pad_img_4_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5807 'load' 'pad_img_4_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5808 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_11 = load i5 %pad_img_4_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5808 'load' 'pad_img_4_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5809 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_11 = load i5 %pad_img_4_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5809 'load' 'pad_img_4_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5810 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_11 = load i5 %pad_img_4_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5810 'load' 'pad_img_4_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5811 [1/1] (2.18ns)   --->   "%tmp_80 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_4_0_load_11, i3 4, i24 %pad_img_4_1_load_11, i3 5, i24 %pad_img_4_2_load_11, i3 6, i24 %pad_img_4_3_load_11, i3 0, i24 %pad_img_4_4_load_11, i3 1, i24 %pad_img_4_5_load_11, i3 2, i24 %pad_img_4_6_load_11, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5811 'sparsemux' 'tmp_80' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5812 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_11 = load i5 %pad_img_5_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5812 'load' 'pad_img_5_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5813 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_11 = load i5 %pad_img_5_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5813 'load' 'pad_img_5_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5814 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_11 = load i5 %pad_img_5_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5814 'load' 'pad_img_5_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5815 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_11 = load i5 %pad_img_5_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5815 'load' 'pad_img_5_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5816 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_11 = load i5 %pad_img_5_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5816 'load' 'pad_img_5_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5817 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_11 = load i5 %pad_img_5_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5817 'load' 'pad_img_5_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5818 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_11 = load i5 %pad_img_5_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5818 'load' 'pad_img_5_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5819 [1/1] (2.18ns)   --->   "%tmp_81 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_5_0_load_11, i3 4, i24 %pad_img_5_1_load_11, i3 5, i24 %pad_img_5_2_load_11, i3 6, i24 %pad_img_5_3_load_11, i3 0, i24 %pad_img_5_4_load_11, i3 1, i24 %pad_img_5_5_load_11, i3 2, i24 %pad_img_5_6_load_11, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5819 'sparsemux' 'tmp_81' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5820 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_11 = load i5 %pad_img_6_0_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5820 'load' 'pad_img_6_0_load_11' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5821 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_11 = load i5 %pad_img_6_1_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5821 'load' 'pad_img_6_1_load_11' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5822 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_11 = load i5 %pad_img_6_2_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5822 'load' 'pad_img_6_2_load_11' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5823 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_11 = load i5 %pad_img_6_3_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5823 'load' 'pad_img_6_3_load_11' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5824 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_11 = load i5 %pad_img_6_4_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5824 'load' 'pad_img_6_4_load_11' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5825 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_11 = load i5 %pad_img_6_5_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5825 'load' 'pad_img_6_5_load_11' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5826 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_11 = load i5 %pad_img_6_6_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5826 'load' 'pad_img_6_6_load_11' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5827 [1/1] (2.18ns)   --->   "%tmp_82 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_6_0_load_11, i3 4, i24 %pad_img_6_1_load_11, i3 5, i24 %pad_img_6_2_load_11, i3 6, i24 %pad_img_6_3_load_11, i3 0, i24 %pad_img_6_4_load_11, i3 1, i24 %pad_img_6_5_load_11, i3 2, i24 %pad_img_6_6_load_11, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5827 'sparsemux' 'tmp_82' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5828 [1/1] (2.18ns)   --->   "%pixel_50 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %tmp_76, i3 0, i24 %tmp_77, i3 1, i24 %tmp_78, i3 2, i24 %tmp_79, i3 3, i24 %tmp_80, i3 4, i24 %tmp_81, i3 5, i24 %tmp_82, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5828 'sparsemux' 'pixel_50' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5829 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_12 = load i5 %pad_img_0_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5829 'load' 'pad_img_0_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5830 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_12 = load i5 %pad_img_0_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5830 'load' 'pad_img_0_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5831 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_12 = load i5 %pad_img_0_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5831 'load' 'pad_img_0_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5832 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_12 = load i5 %pad_img_0_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5832 'load' 'pad_img_0_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5833 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_12 = load i5 %pad_img_0_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5833 'load' 'pad_img_0_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5834 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_12 = load i5 %pad_img_0_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5834 'load' 'pad_img_0_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5835 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_12 = load i5 %pad_img_0_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5835 'load' 'pad_img_0_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5836 [1/1] (2.18ns)   --->   "%tmp_83 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_12, i3 3, i24 %pad_img_0_1_load_12, i3 4, i24 %pad_img_0_2_load_12, i3 5, i24 %pad_img_0_3_load_12, i3 6, i24 %pad_img_0_4_load_12, i3 0, i24 %pad_img_0_5_load_12, i3 1, i24 %pad_img_0_6_load_12, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5836 'sparsemux' 'tmp_83' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5837 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_12 = load i5 %pad_img_1_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5837 'load' 'pad_img_1_0_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5838 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_12 = load i5 %pad_img_1_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5838 'load' 'pad_img_1_1_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5839 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_12 = load i5 %pad_img_1_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5839 'load' 'pad_img_1_2_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5840 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_12 = load i5 %pad_img_1_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5840 'load' 'pad_img_1_3_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5841 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_12 = load i5 %pad_img_1_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5841 'load' 'pad_img_1_4_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5842 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_12 = load i5 %pad_img_1_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5842 'load' 'pad_img_1_5_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5843 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_12 = load i5 %pad_img_1_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5843 'load' 'pad_img_1_6_load_12' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5844 [1/1] (2.18ns)   --->   "%tmp_84 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_12, i3 3, i24 %pad_img_1_1_load_12, i3 4, i24 %pad_img_1_2_load_12, i3 5, i24 %pad_img_1_3_load_12, i3 6, i24 %pad_img_1_4_load_12, i3 0, i24 %pad_img_1_5_load_12, i3 1, i24 %pad_img_1_6_load_12, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5844 'sparsemux' 'tmp_84' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5845 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_12 = load i5 %pad_img_2_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5845 'load' 'pad_img_2_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5846 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_12 = load i5 %pad_img_2_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5846 'load' 'pad_img_2_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5847 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_12 = load i5 %pad_img_2_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5847 'load' 'pad_img_2_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5848 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_12 = load i5 %pad_img_2_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5848 'load' 'pad_img_2_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5849 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_12 = load i5 %pad_img_2_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5849 'load' 'pad_img_2_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5850 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_12 = load i5 %pad_img_2_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5850 'load' 'pad_img_2_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5851 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_12 = load i5 %pad_img_2_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5851 'load' 'pad_img_2_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5852 [1/1] (2.18ns)   --->   "%tmp_85 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_12, i3 3, i24 %pad_img_2_1_load_12, i3 4, i24 %pad_img_2_2_load_12, i3 5, i24 %pad_img_2_3_load_12, i3 6, i24 %pad_img_2_4_load_12, i3 0, i24 %pad_img_2_5_load_12, i3 1, i24 %pad_img_2_6_load_12, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5852 'sparsemux' 'tmp_85' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5853 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_12 = load i5 %pad_img_3_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5853 'load' 'pad_img_3_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5854 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_12 = load i5 %pad_img_3_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5854 'load' 'pad_img_3_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5855 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_12 = load i5 %pad_img_3_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5855 'load' 'pad_img_3_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5856 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_12 = load i5 %pad_img_3_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5856 'load' 'pad_img_3_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5857 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_12 = load i5 %pad_img_3_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5857 'load' 'pad_img_3_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5858 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_12 = load i5 %pad_img_3_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5858 'load' 'pad_img_3_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5859 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_12 = load i5 %pad_img_3_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5859 'load' 'pad_img_3_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5860 [1/1] (2.18ns)   --->   "%tmp_86 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_12, i3 3, i24 %pad_img_3_1_load_12, i3 4, i24 %pad_img_3_2_load_12, i3 5, i24 %pad_img_3_3_load_12, i3 6, i24 %pad_img_3_4_load_12, i3 0, i24 %pad_img_3_5_load_12, i3 1, i24 %pad_img_3_6_load_12, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5860 'sparsemux' 'tmp_86' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5861 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_12 = load i5 %pad_img_4_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5861 'load' 'pad_img_4_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5862 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_12 = load i5 %pad_img_4_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5862 'load' 'pad_img_4_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5863 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_12 = load i5 %pad_img_4_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5863 'load' 'pad_img_4_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5864 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_12 = load i5 %pad_img_4_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5864 'load' 'pad_img_4_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5865 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_12 = load i5 %pad_img_4_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5865 'load' 'pad_img_4_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5866 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_12 = load i5 %pad_img_4_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5866 'load' 'pad_img_4_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5867 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_12 = load i5 %pad_img_4_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5867 'load' 'pad_img_4_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5868 [1/1] (2.18ns)   --->   "%tmp_87 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_4_0_load_12, i3 3, i24 %pad_img_4_1_load_12, i3 4, i24 %pad_img_4_2_load_12, i3 5, i24 %pad_img_4_3_load_12, i3 6, i24 %pad_img_4_4_load_12, i3 0, i24 %pad_img_4_5_load_12, i3 1, i24 %pad_img_4_6_load_12, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5868 'sparsemux' 'tmp_87' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5869 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_12 = load i5 %pad_img_5_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5869 'load' 'pad_img_5_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5870 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_12 = load i5 %pad_img_5_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5870 'load' 'pad_img_5_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5871 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_12 = load i5 %pad_img_5_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5871 'load' 'pad_img_5_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5872 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_12 = load i5 %pad_img_5_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5872 'load' 'pad_img_5_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5873 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_12 = load i5 %pad_img_5_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5873 'load' 'pad_img_5_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5874 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_12 = load i5 %pad_img_5_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5874 'load' 'pad_img_5_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5875 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_12 = load i5 %pad_img_5_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5875 'load' 'pad_img_5_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5876 [1/1] (2.18ns)   --->   "%tmp_88 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_5_0_load_12, i3 3, i24 %pad_img_5_1_load_12, i3 4, i24 %pad_img_5_2_load_12, i3 5, i24 %pad_img_5_3_load_12, i3 6, i24 %pad_img_5_4_load_12, i3 0, i24 %pad_img_5_5_load_12, i3 1, i24 %pad_img_5_6_load_12, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5876 'sparsemux' 'tmp_88' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5877 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_12 = load i5 %pad_img_6_0_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5877 'load' 'pad_img_6_0_load_12' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5878 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_12 = load i5 %pad_img_6_1_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5878 'load' 'pad_img_6_1_load_12' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5879 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_12 = load i5 %pad_img_6_2_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5879 'load' 'pad_img_6_2_load_12' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5880 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_12 = load i5 %pad_img_6_3_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5880 'load' 'pad_img_6_3_load_12' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5881 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_12 = load i5 %pad_img_6_4_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5881 'load' 'pad_img_6_4_load_12' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5882 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_12 = load i5 %pad_img_6_5_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5882 'load' 'pad_img_6_5_load_12' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5883 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_12 = load i5 %pad_img_6_6_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5883 'load' 'pad_img_6_6_load_12' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5884 [1/1] (2.18ns)   --->   "%tmp_89 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_6_0_load_12, i3 3, i24 %pad_img_6_1_load_12, i3 4, i24 %pad_img_6_2_load_12, i3 5, i24 %pad_img_6_3_load_12, i3 6, i24 %pad_img_6_4_load_12, i3 0, i24 %pad_img_6_5_load_12, i3 1, i24 %pad_img_6_6_load_12, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5884 'sparsemux' 'tmp_89' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5885 [1/1] (2.18ns)   --->   "%pixel_51 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %tmp_83, i3 0, i24 %tmp_84, i3 1, i24 %tmp_85, i3 2, i24 %tmp_86, i3 3, i24 %tmp_87, i3 4, i24 %tmp_88, i3 5, i24 %tmp_89, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5885 'sparsemux' 'pixel_51' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5886 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_13 = load i5 %pad_img_0_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5886 'load' 'pad_img_0_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5887 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_13 = load i5 %pad_img_0_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5887 'load' 'pad_img_0_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5888 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_13 = load i5 %pad_img_0_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5888 'load' 'pad_img_0_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5889 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_13 = load i5 %pad_img_0_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5889 'load' 'pad_img_0_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5890 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_13 = load i5 %pad_img_0_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5890 'load' 'pad_img_0_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5891 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_13 = load i5 %pad_img_0_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5891 'load' 'pad_img_0_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5892 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_13 = load i5 %pad_img_0_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5892 'load' 'pad_img_0_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5893 [1/1] (2.18ns)   --->   "%tmp_90 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_13, i3 2, i24 %pad_img_0_1_load_13, i3 3, i24 %pad_img_0_2_load_13, i3 4, i24 %pad_img_0_3_load_13, i3 5, i24 %pad_img_0_4_load_13, i3 6, i24 %pad_img_0_5_load_13, i3 0, i24 %pad_img_0_6_load_13, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5893 'sparsemux' 'tmp_90' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5894 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_13 = load i5 %pad_img_1_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5894 'load' 'pad_img_1_0_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5895 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_13 = load i5 %pad_img_1_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5895 'load' 'pad_img_1_1_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5896 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_13 = load i5 %pad_img_1_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5896 'load' 'pad_img_1_2_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5897 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_13 = load i5 %pad_img_1_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5897 'load' 'pad_img_1_3_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5898 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_13 = load i5 %pad_img_1_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5898 'load' 'pad_img_1_4_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5899 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_13 = load i5 %pad_img_1_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5899 'load' 'pad_img_1_5_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5900 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_13 = load i5 %pad_img_1_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5900 'load' 'pad_img_1_6_load_13' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5901 [1/1] (2.18ns)   --->   "%tmp_91 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_13, i3 2, i24 %pad_img_1_1_load_13, i3 3, i24 %pad_img_1_2_load_13, i3 4, i24 %pad_img_1_3_load_13, i3 5, i24 %pad_img_1_4_load_13, i3 6, i24 %pad_img_1_5_load_13, i3 0, i24 %pad_img_1_6_load_13, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5901 'sparsemux' 'tmp_91' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5902 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_13 = load i5 %pad_img_2_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5902 'load' 'pad_img_2_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5903 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_13 = load i5 %pad_img_2_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5903 'load' 'pad_img_2_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5904 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_13 = load i5 %pad_img_2_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5904 'load' 'pad_img_2_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5905 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_13 = load i5 %pad_img_2_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5905 'load' 'pad_img_2_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5906 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_13 = load i5 %pad_img_2_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5906 'load' 'pad_img_2_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5907 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_13 = load i5 %pad_img_2_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5907 'load' 'pad_img_2_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5908 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_13 = load i5 %pad_img_2_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5908 'load' 'pad_img_2_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5909 [1/1] (2.18ns)   --->   "%tmp_92 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_13, i3 2, i24 %pad_img_2_1_load_13, i3 3, i24 %pad_img_2_2_load_13, i3 4, i24 %pad_img_2_3_load_13, i3 5, i24 %pad_img_2_4_load_13, i3 6, i24 %pad_img_2_5_load_13, i3 0, i24 %pad_img_2_6_load_13, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5909 'sparsemux' 'tmp_92' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5910 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_13 = load i5 %pad_img_3_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5910 'load' 'pad_img_3_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5911 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_13 = load i5 %pad_img_3_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5911 'load' 'pad_img_3_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5912 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_13 = load i5 %pad_img_3_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5912 'load' 'pad_img_3_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5913 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_13 = load i5 %pad_img_3_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5913 'load' 'pad_img_3_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5914 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_13 = load i5 %pad_img_3_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5914 'load' 'pad_img_3_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5915 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_13 = load i5 %pad_img_3_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5915 'load' 'pad_img_3_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5916 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_13 = load i5 %pad_img_3_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5916 'load' 'pad_img_3_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5917 [1/1] (2.18ns)   --->   "%tmp_93 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_13, i3 2, i24 %pad_img_3_1_load_13, i3 3, i24 %pad_img_3_2_load_13, i3 4, i24 %pad_img_3_3_load_13, i3 5, i24 %pad_img_3_4_load_13, i3 6, i24 %pad_img_3_5_load_13, i3 0, i24 %pad_img_3_6_load_13, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5917 'sparsemux' 'tmp_93' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5918 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_13 = load i5 %pad_img_4_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5918 'load' 'pad_img_4_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5919 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_13 = load i5 %pad_img_4_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5919 'load' 'pad_img_4_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5920 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_13 = load i5 %pad_img_4_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5920 'load' 'pad_img_4_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5921 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_13 = load i5 %pad_img_4_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5921 'load' 'pad_img_4_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5922 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_13 = load i5 %pad_img_4_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5922 'load' 'pad_img_4_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5923 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_13 = load i5 %pad_img_4_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5923 'load' 'pad_img_4_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5924 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_13 = load i5 %pad_img_4_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5924 'load' 'pad_img_4_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5925 [1/1] (2.18ns)   --->   "%tmp_94 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_4_0_load_13, i3 2, i24 %pad_img_4_1_load_13, i3 3, i24 %pad_img_4_2_load_13, i3 4, i24 %pad_img_4_3_load_13, i3 5, i24 %pad_img_4_4_load_13, i3 6, i24 %pad_img_4_5_load_13, i3 0, i24 %pad_img_4_6_load_13, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5925 'sparsemux' 'tmp_94' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5926 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_13 = load i5 %pad_img_5_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5926 'load' 'pad_img_5_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5927 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_13 = load i5 %pad_img_5_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5927 'load' 'pad_img_5_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5928 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_13 = load i5 %pad_img_5_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5928 'load' 'pad_img_5_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5929 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_13 = load i5 %pad_img_5_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5929 'load' 'pad_img_5_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5930 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_13 = load i5 %pad_img_5_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5930 'load' 'pad_img_5_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5931 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_13 = load i5 %pad_img_5_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5931 'load' 'pad_img_5_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5932 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_13 = load i5 %pad_img_5_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5932 'load' 'pad_img_5_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5933 [1/1] (2.18ns)   --->   "%tmp_95 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_5_0_load_13, i3 2, i24 %pad_img_5_1_load_13, i3 3, i24 %pad_img_5_2_load_13, i3 4, i24 %pad_img_5_3_load_13, i3 5, i24 %pad_img_5_4_load_13, i3 6, i24 %pad_img_5_5_load_13, i3 0, i24 %pad_img_5_6_load_13, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5933 'sparsemux' 'tmp_95' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5934 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_13 = load i5 %pad_img_6_0_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5934 'load' 'pad_img_6_0_load_13' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5935 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_13 = load i5 %pad_img_6_1_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5935 'load' 'pad_img_6_1_load_13' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5936 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_13 = load i5 %pad_img_6_2_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5936 'load' 'pad_img_6_2_load_13' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5937 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_13 = load i5 %pad_img_6_3_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5937 'load' 'pad_img_6_3_load_13' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5938 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_13 = load i5 %pad_img_6_4_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5938 'load' 'pad_img_6_4_load_13' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5939 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_13 = load i5 %pad_img_6_5_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5939 'load' 'pad_img_6_5_load_13' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5940 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_13 = load i5 %pad_img_6_6_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5940 'load' 'pad_img_6_6_load_13' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5941 [1/1] (2.18ns)   --->   "%tmp_96 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_6_0_load_13, i3 2, i24 %pad_img_6_1_load_13, i3 3, i24 %pad_img_6_2_load_13, i3 4, i24 %pad_img_6_3_load_13, i3 5, i24 %pad_img_6_4_load_13, i3 6, i24 %pad_img_6_5_load_13, i3 0, i24 %pad_img_6_6_load_13, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5941 'sparsemux' 'tmp_96' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5942 [1/1] (2.18ns)   --->   "%pixel_52 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %tmp_90, i3 0, i24 %tmp_91, i3 1, i24 %tmp_92, i3 2, i24 %tmp_93, i3 3, i24 %tmp_94, i3 4, i24 %tmp_95, i3 5, i24 %tmp_96, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5942 'sparsemux' 'pixel_52' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5943 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_14 = load i5 %pad_img_0_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5943 'load' 'pad_img_0_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5944 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_14 = load i5 %pad_img_0_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5944 'load' 'pad_img_0_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5945 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_14 = load i5 %pad_img_0_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5945 'load' 'pad_img_0_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5946 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_14 = load i5 %pad_img_0_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5946 'load' 'pad_img_0_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5947 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_14 = load i5 %pad_img_0_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5947 'load' 'pad_img_0_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5948 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_14 = load i5 %pad_img_0_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5948 'load' 'pad_img_0_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5949 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_14 = load i5 %pad_img_0_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5949 'load' 'pad_img_0_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5950 [1/1] (2.18ns)   --->   "%tmp_97 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_14, i3 1, i24 %pad_img_0_1_load_14, i3 2, i24 %pad_img_0_2_load_14, i3 3, i24 %pad_img_0_3_load_14, i3 4, i24 %pad_img_0_4_load_14, i3 5, i24 %pad_img_0_5_load_14, i3 6, i24 %pad_img_0_6_load_14, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5950 'sparsemux' 'tmp_97' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5951 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_14 = load i5 %pad_img_1_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5951 'load' 'pad_img_1_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5952 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_14 = load i5 %pad_img_1_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5952 'load' 'pad_img_1_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5953 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_14 = load i5 %pad_img_1_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5953 'load' 'pad_img_1_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5954 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_14 = load i5 %pad_img_1_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5954 'load' 'pad_img_1_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5955 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_14 = load i5 %pad_img_1_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5955 'load' 'pad_img_1_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5956 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_14 = load i5 %pad_img_1_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5956 'load' 'pad_img_1_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5957 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_14 = load i5 %pad_img_1_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5957 'load' 'pad_img_1_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5958 [1/1] (2.18ns)   --->   "%tmp_98 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_14, i3 1, i24 %pad_img_1_1_load_14, i3 2, i24 %pad_img_1_2_load_14, i3 3, i24 %pad_img_1_3_load_14, i3 4, i24 %pad_img_1_4_load_14, i3 5, i24 %pad_img_1_5_load_14, i3 6, i24 %pad_img_1_6_load_14, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5958 'sparsemux' 'tmp_98' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5959 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_14 = load i5 %pad_img_2_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5959 'load' 'pad_img_2_0_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5960 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_14 = load i5 %pad_img_2_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5960 'load' 'pad_img_2_1_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5961 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_14 = load i5 %pad_img_2_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5961 'load' 'pad_img_2_2_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5962 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_14 = load i5 %pad_img_2_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5962 'load' 'pad_img_2_3_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5963 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_14 = load i5 %pad_img_2_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5963 'load' 'pad_img_2_4_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5964 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_14 = load i5 %pad_img_2_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5964 'load' 'pad_img_2_5_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5965 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_14 = load i5 %pad_img_2_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5965 'load' 'pad_img_2_6_load_14' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5966 [1/1] (2.18ns)   --->   "%tmp_99 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_14, i3 1, i24 %pad_img_2_1_load_14, i3 2, i24 %pad_img_2_2_load_14, i3 3, i24 %pad_img_2_3_load_14, i3 4, i24 %pad_img_2_4_load_14, i3 5, i24 %pad_img_2_5_load_14, i3 6, i24 %pad_img_2_6_load_14, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5966 'sparsemux' 'tmp_99' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5967 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_14 = load i5 %pad_img_3_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5967 'load' 'pad_img_3_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5968 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_14 = load i5 %pad_img_3_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5968 'load' 'pad_img_3_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5969 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_14 = load i5 %pad_img_3_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5969 'load' 'pad_img_3_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5970 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_14 = load i5 %pad_img_3_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5970 'load' 'pad_img_3_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5971 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_14 = load i5 %pad_img_3_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5971 'load' 'pad_img_3_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5972 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_14 = load i5 %pad_img_3_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5972 'load' 'pad_img_3_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5973 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_14 = load i5 %pad_img_3_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5973 'load' 'pad_img_3_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5974 [1/1] (2.18ns)   --->   "%tmp_100 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_14, i3 1, i24 %pad_img_3_1_load_14, i3 2, i24 %pad_img_3_2_load_14, i3 3, i24 %pad_img_3_3_load_14, i3 4, i24 %pad_img_3_4_load_14, i3 5, i24 %pad_img_3_5_load_14, i3 6, i24 %pad_img_3_6_load_14, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5974 'sparsemux' 'tmp_100' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5975 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_14 = load i5 %pad_img_4_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5975 'load' 'pad_img_4_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5976 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_14 = load i5 %pad_img_4_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5976 'load' 'pad_img_4_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5977 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_14 = load i5 %pad_img_4_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5977 'load' 'pad_img_4_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5978 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_14 = load i5 %pad_img_4_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5978 'load' 'pad_img_4_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5979 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_14 = load i5 %pad_img_4_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5979 'load' 'pad_img_4_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5980 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_14 = load i5 %pad_img_4_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5980 'load' 'pad_img_4_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5981 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_14 = load i5 %pad_img_4_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5981 'load' 'pad_img_4_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5982 [1/1] (2.18ns)   --->   "%tmp_101 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_4_0_load_14, i3 1, i24 %pad_img_4_1_load_14, i3 2, i24 %pad_img_4_2_load_14, i3 3, i24 %pad_img_4_3_load_14, i3 4, i24 %pad_img_4_4_load_14, i3 5, i24 %pad_img_4_5_load_14, i3 6, i24 %pad_img_4_6_load_14, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5982 'sparsemux' 'tmp_101' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5983 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_14 = load i5 %pad_img_5_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5983 'load' 'pad_img_5_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5984 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_14 = load i5 %pad_img_5_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5984 'load' 'pad_img_5_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5985 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_14 = load i5 %pad_img_5_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5985 'load' 'pad_img_5_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5986 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_14 = load i5 %pad_img_5_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5986 'load' 'pad_img_5_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5987 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_14 = load i5 %pad_img_5_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5987 'load' 'pad_img_5_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5988 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_14 = load i5 %pad_img_5_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5988 'load' 'pad_img_5_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5989 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_14 = load i5 %pad_img_5_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5989 'load' 'pad_img_5_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5990 [1/1] (2.18ns)   --->   "%tmp_102 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_5_0_load_14, i3 1, i24 %pad_img_5_1_load_14, i3 2, i24 %pad_img_5_2_load_14, i3 3, i24 %pad_img_5_3_load_14, i3 4, i24 %pad_img_5_4_load_14, i3 5, i24 %pad_img_5_5_load_14, i3 6, i24 %pad_img_5_6_load_14, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5990 'sparsemux' 'tmp_102' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5991 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_14 = load i5 %pad_img_6_0_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5991 'load' 'pad_img_6_0_load_14' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5992 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_14 = load i5 %pad_img_6_1_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5992 'load' 'pad_img_6_1_load_14' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5993 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_14 = load i5 %pad_img_6_2_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5993 'load' 'pad_img_6_2_load_14' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5994 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_14 = load i5 %pad_img_6_3_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5994 'load' 'pad_img_6_3_load_14' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5995 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_14 = load i5 %pad_img_6_4_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5995 'load' 'pad_img_6_4_load_14' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5996 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_14 = load i5 %pad_img_6_5_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5996 'load' 'pad_img_6_5_load_14' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5997 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_14 = load i5 %pad_img_6_6_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5997 'load' 'pad_img_6_6_load_14' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 5998 [1/1] (2.18ns)   --->   "%tmp_103 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_6_0_load_14, i3 1, i24 %pad_img_6_1_load_14, i3 2, i24 %pad_img_6_2_load_14, i3 3, i24 %pad_img_6_3_load_14, i3 4, i24 %pad_img_6_4_load_14, i3 5, i24 %pad_img_6_5_load_14, i3 6, i24 %pad_img_6_6_load_14, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5998 'sparsemux' 'tmp_103' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5999 [1/1] (2.18ns)   --->   "%pixel_53 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %tmp_97, i3 6, i24 %tmp_98, i3 0, i24 %tmp_99, i3 1, i24 %tmp_100, i3 2, i24 %tmp_101, i3 3, i24 %tmp_102, i3 4, i24 %tmp_103, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5999 'sparsemux' 'pixel_53' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6000 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_15 = load i5 %pad_img_0_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6000 'load' 'pad_img_0_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6001 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_15 = load i5 %pad_img_0_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6001 'load' 'pad_img_0_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6002 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_15 = load i5 %pad_img_0_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6002 'load' 'pad_img_0_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6003 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_15 = load i5 %pad_img_0_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6003 'load' 'pad_img_0_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6004 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_15 = load i5 %pad_img_0_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6004 'load' 'pad_img_0_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6005 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_15 = load i5 %pad_img_0_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6005 'load' 'pad_img_0_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6006 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_15 = load i5 %pad_img_0_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6006 'load' 'pad_img_0_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6007 [1/1] (2.18ns)   --->   "%tmp_104 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_15, i3 0, i24 %pad_img_0_1_load_15, i3 1, i24 %pad_img_0_2_load_15, i3 2, i24 %pad_img_0_3_load_15, i3 3, i24 %pad_img_0_4_load_15, i3 4, i24 %pad_img_0_5_load_15, i3 5, i24 %pad_img_0_6_load_15, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6007 'sparsemux' 'tmp_104' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6008 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_15 = load i5 %pad_img_1_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6008 'load' 'pad_img_1_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6009 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_15 = load i5 %pad_img_1_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6009 'load' 'pad_img_1_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6010 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_15 = load i5 %pad_img_1_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6010 'load' 'pad_img_1_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6011 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_15 = load i5 %pad_img_1_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6011 'load' 'pad_img_1_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6012 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_15 = load i5 %pad_img_1_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6012 'load' 'pad_img_1_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6013 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_15 = load i5 %pad_img_1_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6013 'load' 'pad_img_1_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6014 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_15 = load i5 %pad_img_1_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6014 'load' 'pad_img_1_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6015 [1/1] (2.18ns)   --->   "%tmp_105 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_15, i3 0, i24 %pad_img_1_1_load_15, i3 1, i24 %pad_img_1_2_load_15, i3 2, i24 %pad_img_1_3_load_15, i3 3, i24 %pad_img_1_4_load_15, i3 4, i24 %pad_img_1_5_load_15, i3 5, i24 %pad_img_1_6_load_15, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6015 'sparsemux' 'tmp_105' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6016 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_15 = load i5 %pad_img_2_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6016 'load' 'pad_img_2_0_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6017 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_15 = load i5 %pad_img_2_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6017 'load' 'pad_img_2_1_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6018 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_15 = load i5 %pad_img_2_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6018 'load' 'pad_img_2_2_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6019 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_15 = load i5 %pad_img_2_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6019 'load' 'pad_img_2_3_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6020 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_15 = load i5 %pad_img_2_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6020 'load' 'pad_img_2_4_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6021 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_15 = load i5 %pad_img_2_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6021 'load' 'pad_img_2_5_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6022 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_15 = load i5 %pad_img_2_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6022 'load' 'pad_img_2_6_load_15' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6023 [1/1] (2.18ns)   --->   "%tmp_106 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_15, i3 0, i24 %pad_img_2_1_load_15, i3 1, i24 %pad_img_2_2_load_15, i3 2, i24 %pad_img_2_3_load_15, i3 3, i24 %pad_img_2_4_load_15, i3 4, i24 %pad_img_2_5_load_15, i3 5, i24 %pad_img_2_6_load_15, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6023 'sparsemux' 'tmp_106' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6024 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_15 = load i5 %pad_img_3_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6024 'load' 'pad_img_3_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6025 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_15 = load i5 %pad_img_3_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6025 'load' 'pad_img_3_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6026 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_15 = load i5 %pad_img_3_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6026 'load' 'pad_img_3_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6027 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_15 = load i5 %pad_img_3_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6027 'load' 'pad_img_3_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6028 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_15 = load i5 %pad_img_3_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6028 'load' 'pad_img_3_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6029 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_15 = load i5 %pad_img_3_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6029 'load' 'pad_img_3_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6030 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_15 = load i5 %pad_img_3_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6030 'load' 'pad_img_3_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6031 [1/1] (2.18ns)   --->   "%tmp_107 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_15, i3 0, i24 %pad_img_3_1_load_15, i3 1, i24 %pad_img_3_2_load_15, i3 2, i24 %pad_img_3_3_load_15, i3 3, i24 %pad_img_3_4_load_15, i3 4, i24 %pad_img_3_5_load_15, i3 5, i24 %pad_img_3_6_load_15, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6031 'sparsemux' 'tmp_107' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6032 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_15 = load i5 %pad_img_4_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6032 'load' 'pad_img_4_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6033 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_15 = load i5 %pad_img_4_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6033 'load' 'pad_img_4_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6034 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_15 = load i5 %pad_img_4_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6034 'load' 'pad_img_4_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6035 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_15 = load i5 %pad_img_4_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6035 'load' 'pad_img_4_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6036 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_15 = load i5 %pad_img_4_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6036 'load' 'pad_img_4_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6037 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_15 = load i5 %pad_img_4_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6037 'load' 'pad_img_4_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6038 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_15 = load i5 %pad_img_4_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6038 'load' 'pad_img_4_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6039 [1/1] (2.18ns)   --->   "%tmp_108 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_4_0_load_15, i3 0, i24 %pad_img_4_1_load_15, i3 1, i24 %pad_img_4_2_load_15, i3 2, i24 %pad_img_4_3_load_15, i3 3, i24 %pad_img_4_4_load_15, i3 4, i24 %pad_img_4_5_load_15, i3 5, i24 %pad_img_4_6_load_15, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6039 'sparsemux' 'tmp_108' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6040 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_15 = load i5 %pad_img_5_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6040 'load' 'pad_img_5_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6041 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_15 = load i5 %pad_img_5_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6041 'load' 'pad_img_5_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6042 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_15 = load i5 %pad_img_5_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6042 'load' 'pad_img_5_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6043 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_15 = load i5 %pad_img_5_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6043 'load' 'pad_img_5_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6044 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_15 = load i5 %pad_img_5_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6044 'load' 'pad_img_5_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6045 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_15 = load i5 %pad_img_5_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6045 'load' 'pad_img_5_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6046 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_15 = load i5 %pad_img_5_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6046 'load' 'pad_img_5_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6047 [1/1] (2.18ns)   --->   "%tmp_109 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_5_0_load_15, i3 0, i24 %pad_img_5_1_load_15, i3 1, i24 %pad_img_5_2_load_15, i3 2, i24 %pad_img_5_3_load_15, i3 3, i24 %pad_img_5_4_load_15, i3 4, i24 %pad_img_5_5_load_15, i3 5, i24 %pad_img_5_6_load_15, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6047 'sparsemux' 'tmp_109' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6048 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_15 = load i5 %pad_img_6_0_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6048 'load' 'pad_img_6_0_load_15' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6049 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_15 = load i5 %pad_img_6_1_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6049 'load' 'pad_img_6_1_load_15' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6050 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_15 = load i5 %pad_img_6_2_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6050 'load' 'pad_img_6_2_load_15' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6051 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_15 = load i5 %pad_img_6_3_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6051 'load' 'pad_img_6_3_load_15' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6052 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_15 = load i5 %pad_img_6_4_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6052 'load' 'pad_img_6_4_load_15' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6053 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_15 = load i5 %pad_img_6_5_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6053 'load' 'pad_img_6_5_load_15' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6054 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_15 = load i5 %pad_img_6_6_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6054 'load' 'pad_img_6_6_load_15' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6055 [1/1] (2.18ns)   --->   "%tmp_110 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_6_0_load_15, i3 0, i24 %pad_img_6_1_load_15, i3 1, i24 %pad_img_6_2_load_15, i3 2, i24 %pad_img_6_3_load_15, i3 3, i24 %pad_img_6_4_load_15, i3 4, i24 %pad_img_6_5_load_15, i3 5, i24 %pad_img_6_6_load_15, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6055 'sparsemux' 'tmp_110' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6056 [1/1] (2.18ns)   --->   "%pixel_54 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %tmp_104, i3 6, i24 %tmp_105, i3 0, i24 %tmp_106, i3 1, i24 %tmp_107, i3 2, i24 %tmp_108, i3 3, i24 %tmp_109, i3 4, i24 %tmp_110, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6056 'sparsemux' 'pixel_54' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6057 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_16 = load i5 %pad_img_0_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6057 'load' 'pad_img_0_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6058 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_16 = load i5 %pad_img_0_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6058 'load' 'pad_img_0_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6059 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_16 = load i5 %pad_img_0_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6059 'load' 'pad_img_0_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6060 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_16 = load i5 %pad_img_0_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6060 'load' 'pad_img_0_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6061 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_16 = load i5 %pad_img_0_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6061 'load' 'pad_img_0_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6062 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_16 = load i5 %pad_img_0_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6062 'load' 'pad_img_0_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6063 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_16 = load i5 %pad_img_0_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6063 'load' 'pad_img_0_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6064 [1/1] (2.18ns)   --->   "%tmp_111 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_16, i3 6, i24 %pad_img_0_1_load_16, i3 0, i24 %pad_img_0_2_load_16, i3 1, i24 %pad_img_0_3_load_16, i3 2, i24 %pad_img_0_4_load_16, i3 3, i24 %pad_img_0_5_load_16, i3 4, i24 %pad_img_0_6_load_16, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6064 'sparsemux' 'tmp_111' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6065 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_16 = load i5 %pad_img_1_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6065 'load' 'pad_img_1_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6066 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_16 = load i5 %pad_img_1_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6066 'load' 'pad_img_1_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6067 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_16 = load i5 %pad_img_1_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6067 'load' 'pad_img_1_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6068 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_16 = load i5 %pad_img_1_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6068 'load' 'pad_img_1_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6069 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_16 = load i5 %pad_img_1_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6069 'load' 'pad_img_1_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6070 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_16 = load i5 %pad_img_1_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6070 'load' 'pad_img_1_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6071 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_16 = load i5 %pad_img_1_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6071 'load' 'pad_img_1_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6072 [1/1] (2.18ns)   --->   "%tmp_112 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_16, i3 6, i24 %pad_img_1_1_load_16, i3 0, i24 %pad_img_1_2_load_16, i3 1, i24 %pad_img_1_3_load_16, i3 2, i24 %pad_img_1_4_load_16, i3 3, i24 %pad_img_1_5_load_16, i3 4, i24 %pad_img_1_6_load_16, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6072 'sparsemux' 'tmp_112' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6073 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_16 = load i5 %pad_img_2_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6073 'load' 'pad_img_2_0_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6074 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_16 = load i5 %pad_img_2_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6074 'load' 'pad_img_2_1_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6075 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_16 = load i5 %pad_img_2_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6075 'load' 'pad_img_2_2_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6076 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_16 = load i5 %pad_img_2_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6076 'load' 'pad_img_2_3_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6077 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_16 = load i5 %pad_img_2_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6077 'load' 'pad_img_2_4_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6078 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_16 = load i5 %pad_img_2_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6078 'load' 'pad_img_2_5_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6079 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_16 = load i5 %pad_img_2_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6079 'load' 'pad_img_2_6_load_16' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6080 [1/1] (2.18ns)   --->   "%tmp_113 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_16, i3 6, i24 %pad_img_2_1_load_16, i3 0, i24 %pad_img_2_2_load_16, i3 1, i24 %pad_img_2_3_load_16, i3 2, i24 %pad_img_2_4_load_16, i3 3, i24 %pad_img_2_5_load_16, i3 4, i24 %pad_img_2_6_load_16, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6080 'sparsemux' 'tmp_113' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6081 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_16 = load i5 %pad_img_3_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6081 'load' 'pad_img_3_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6082 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_16 = load i5 %pad_img_3_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6082 'load' 'pad_img_3_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6083 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_16 = load i5 %pad_img_3_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6083 'load' 'pad_img_3_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6084 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_16 = load i5 %pad_img_3_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6084 'load' 'pad_img_3_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6085 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_16 = load i5 %pad_img_3_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6085 'load' 'pad_img_3_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6086 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_16 = load i5 %pad_img_3_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6086 'load' 'pad_img_3_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6087 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_16 = load i5 %pad_img_3_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6087 'load' 'pad_img_3_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6088 [1/1] (2.18ns)   --->   "%tmp_114 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_16, i3 6, i24 %pad_img_3_1_load_16, i3 0, i24 %pad_img_3_2_load_16, i3 1, i24 %pad_img_3_3_load_16, i3 2, i24 %pad_img_3_4_load_16, i3 3, i24 %pad_img_3_5_load_16, i3 4, i24 %pad_img_3_6_load_16, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6088 'sparsemux' 'tmp_114' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6089 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_16 = load i5 %pad_img_4_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6089 'load' 'pad_img_4_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6090 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_16 = load i5 %pad_img_4_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6090 'load' 'pad_img_4_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6091 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_16 = load i5 %pad_img_4_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6091 'load' 'pad_img_4_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6092 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_16 = load i5 %pad_img_4_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6092 'load' 'pad_img_4_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6093 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_16 = load i5 %pad_img_4_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6093 'load' 'pad_img_4_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6094 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_16 = load i5 %pad_img_4_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6094 'load' 'pad_img_4_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6095 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_16 = load i5 %pad_img_4_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6095 'load' 'pad_img_4_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6096 [1/1] (2.18ns)   --->   "%tmp_115 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_4_0_load_16, i3 6, i24 %pad_img_4_1_load_16, i3 0, i24 %pad_img_4_2_load_16, i3 1, i24 %pad_img_4_3_load_16, i3 2, i24 %pad_img_4_4_load_16, i3 3, i24 %pad_img_4_5_load_16, i3 4, i24 %pad_img_4_6_load_16, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6096 'sparsemux' 'tmp_115' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6097 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_16 = load i5 %pad_img_5_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6097 'load' 'pad_img_5_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6098 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_16 = load i5 %pad_img_5_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6098 'load' 'pad_img_5_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6099 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_16 = load i5 %pad_img_5_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6099 'load' 'pad_img_5_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6100 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_16 = load i5 %pad_img_5_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6100 'load' 'pad_img_5_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6101 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_16 = load i5 %pad_img_5_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6101 'load' 'pad_img_5_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6102 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_16 = load i5 %pad_img_5_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6102 'load' 'pad_img_5_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6103 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_16 = load i5 %pad_img_5_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6103 'load' 'pad_img_5_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6104 [1/1] (2.18ns)   --->   "%tmp_116 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_5_0_load_16, i3 6, i24 %pad_img_5_1_load_16, i3 0, i24 %pad_img_5_2_load_16, i3 1, i24 %pad_img_5_3_load_16, i3 2, i24 %pad_img_5_4_load_16, i3 3, i24 %pad_img_5_5_load_16, i3 4, i24 %pad_img_5_6_load_16, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6104 'sparsemux' 'tmp_116' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6105 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_16 = load i5 %pad_img_6_0_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6105 'load' 'pad_img_6_0_load_16' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6106 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_16 = load i5 %pad_img_6_1_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6106 'load' 'pad_img_6_1_load_16' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6107 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_16 = load i5 %pad_img_6_2_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6107 'load' 'pad_img_6_2_load_16' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6108 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_16 = load i5 %pad_img_6_3_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6108 'load' 'pad_img_6_3_load_16' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6109 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_16 = load i5 %pad_img_6_4_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6109 'load' 'pad_img_6_4_load_16' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6110 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_16 = load i5 %pad_img_6_5_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6110 'load' 'pad_img_6_5_load_16' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6111 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_16 = load i5 %pad_img_6_6_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6111 'load' 'pad_img_6_6_load_16' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6112 [1/1] (2.18ns)   --->   "%tmp_117 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_6_0_load_16, i3 6, i24 %pad_img_6_1_load_16, i3 0, i24 %pad_img_6_2_load_16, i3 1, i24 %pad_img_6_3_load_16, i3 2, i24 %pad_img_6_4_load_16, i3 3, i24 %pad_img_6_5_load_16, i3 4, i24 %pad_img_6_6_load_16, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6112 'sparsemux' 'tmp_117' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6113 [1/1] (2.18ns)   --->   "%pixel_55 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %tmp_111, i3 6, i24 %tmp_112, i3 0, i24 %tmp_113, i3 1, i24 %tmp_114, i3 2, i24 %tmp_115, i3 3, i24 %tmp_116, i3 4, i24 %tmp_117, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6113 'sparsemux' 'pixel_55' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6114 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_17 = load i5 %pad_img_0_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6114 'load' 'pad_img_0_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6115 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_17 = load i5 %pad_img_0_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6115 'load' 'pad_img_0_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6116 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_17 = load i5 %pad_img_0_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6116 'load' 'pad_img_0_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6117 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_17 = load i5 %pad_img_0_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6117 'load' 'pad_img_0_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6118 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_17 = load i5 %pad_img_0_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6118 'load' 'pad_img_0_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6119 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_17 = load i5 %pad_img_0_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6119 'load' 'pad_img_0_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6120 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_17 = load i5 %pad_img_0_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6120 'load' 'pad_img_0_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6121 [1/1] (2.18ns)   --->   "%tmp_118 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_17, i3 5, i24 %pad_img_0_1_load_17, i3 6, i24 %pad_img_0_2_load_17, i3 0, i24 %pad_img_0_3_load_17, i3 1, i24 %pad_img_0_4_load_17, i3 2, i24 %pad_img_0_5_load_17, i3 3, i24 %pad_img_0_6_load_17, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6121 'sparsemux' 'tmp_118' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6122 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_17 = load i5 %pad_img_1_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6122 'load' 'pad_img_1_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6123 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_17 = load i5 %pad_img_1_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6123 'load' 'pad_img_1_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6124 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_17 = load i5 %pad_img_1_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6124 'load' 'pad_img_1_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6125 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_17 = load i5 %pad_img_1_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6125 'load' 'pad_img_1_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6126 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_17 = load i5 %pad_img_1_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6126 'load' 'pad_img_1_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6127 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_17 = load i5 %pad_img_1_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6127 'load' 'pad_img_1_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6128 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_17 = load i5 %pad_img_1_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6128 'load' 'pad_img_1_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6129 [1/1] (2.18ns)   --->   "%tmp_119 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_17, i3 5, i24 %pad_img_1_1_load_17, i3 6, i24 %pad_img_1_2_load_17, i3 0, i24 %pad_img_1_3_load_17, i3 1, i24 %pad_img_1_4_load_17, i3 2, i24 %pad_img_1_5_load_17, i3 3, i24 %pad_img_1_6_load_17, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6129 'sparsemux' 'tmp_119' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6130 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_17 = load i5 %pad_img_2_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6130 'load' 'pad_img_2_0_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6131 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_17 = load i5 %pad_img_2_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6131 'load' 'pad_img_2_1_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6132 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_17 = load i5 %pad_img_2_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6132 'load' 'pad_img_2_2_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6133 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_17 = load i5 %pad_img_2_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6133 'load' 'pad_img_2_3_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6134 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_17 = load i5 %pad_img_2_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6134 'load' 'pad_img_2_4_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6135 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_17 = load i5 %pad_img_2_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6135 'load' 'pad_img_2_5_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6136 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_17 = load i5 %pad_img_2_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6136 'load' 'pad_img_2_6_load_17' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6137 [1/1] (2.18ns)   --->   "%tmp_120 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_17, i3 5, i24 %pad_img_2_1_load_17, i3 6, i24 %pad_img_2_2_load_17, i3 0, i24 %pad_img_2_3_load_17, i3 1, i24 %pad_img_2_4_load_17, i3 2, i24 %pad_img_2_5_load_17, i3 3, i24 %pad_img_2_6_load_17, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6137 'sparsemux' 'tmp_120' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6138 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_17 = load i5 %pad_img_3_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6138 'load' 'pad_img_3_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6139 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_17 = load i5 %pad_img_3_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6139 'load' 'pad_img_3_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6140 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_17 = load i5 %pad_img_3_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6140 'load' 'pad_img_3_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6141 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_17 = load i5 %pad_img_3_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6141 'load' 'pad_img_3_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6142 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_17 = load i5 %pad_img_3_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6142 'load' 'pad_img_3_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6143 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_17 = load i5 %pad_img_3_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6143 'load' 'pad_img_3_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6144 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_17 = load i5 %pad_img_3_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6144 'load' 'pad_img_3_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6145 [1/1] (2.18ns)   --->   "%tmp_121 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_17, i3 5, i24 %pad_img_3_1_load_17, i3 6, i24 %pad_img_3_2_load_17, i3 0, i24 %pad_img_3_3_load_17, i3 1, i24 %pad_img_3_4_load_17, i3 2, i24 %pad_img_3_5_load_17, i3 3, i24 %pad_img_3_6_load_17, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6145 'sparsemux' 'tmp_121' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6146 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_17 = load i5 %pad_img_4_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6146 'load' 'pad_img_4_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6147 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_17 = load i5 %pad_img_4_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6147 'load' 'pad_img_4_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6148 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_17 = load i5 %pad_img_4_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6148 'load' 'pad_img_4_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6149 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_17 = load i5 %pad_img_4_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6149 'load' 'pad_img_4_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6150 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_17 = load i5 %pad_img_4_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6150 'load' 'pad_img_4_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6151 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_17 = load i5 %pad_img_4_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6151 'load' 'pad_img_4_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6152 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_17 = load i5 %pad_img_4_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6152 'load' 'pad_img_4_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6153 [1/1] (2.18ns)   --->   "%tmp_122 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_4_0_load_17, i3 5, i24 %pad_img_4_1_load_17, i3 6, i24 %pad_img_4_2_load_17, i3 0, i24 %pad_img_4_3_load_17, i3 1, i24 %pad_img_4_4_load_17, i3 2, i24 %pad_img_4_5_load_17, i3 3, i24 %pad_img_4_6_load_17, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6153 'sparsemux' 'tmp_122' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6154 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_17 = load i5 %pad_img_5_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6154 'load' 'pad_img_5_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6155 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_17 = load i5 %pad_img_5_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6155 'load' 'pad_img_5_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6156 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_17 = load i5 %pad_img_5_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6156 'load' 'pad_img_5_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6157 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_17 = load i5 %pad_img_5_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6157 'load' 'pad_img_5_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6158 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_17 = load i5 %pad_img_5_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6158 'load' 'pad_img_5_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6159 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_17 = load i5 %pad_img_5_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6159 'load' 'pad_img_5_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6160 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_17 = load i5 %pad_img_5_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6160 'load' 'pad_img_5_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6161 [1/1] (2.18ns)   --->   "%tmp_123 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_5_0_load_17, i3 5, i24 %pad_img_5_1_load_17, i3 6, i24 %pad_img_5_2_load_17, i3 0, i24 %pad_img_5_3_load_17, i3 1, i24 %pad_img_5_4_load_17, i3 2, i24 %pad_img_5_5_load_17, i3 3, i24 %pad_img_5_6_load_17, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6161 'sparsemux' 'tmp_123' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6162 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_17 = load i5 %pad_img_6_0_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6162 'load' 'pad_img_6_0_load_17' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6163 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_17 = load i5 %pad_img_6_1_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6163 'load' 'pad_img_6_1_load_17' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6164 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_17 = load i5 %pad_img_6_2_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6164 'load' 'pad_img_6_2_load_17' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6165 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_17 = load i5 %pad_img_6_3_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6165 'load' 'pad_img_6_3_load_17' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6166 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_17 = load i5 %pad_img_6_4_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6166 'load' 'pad_img_6_4_load_17' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6167 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_17 = load i5 %pad_img_6_5_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6167 'load' 'pad_img_6_5_load_17' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6168 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_17 = load i5 %pad_img_6_6_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6168 'load' 'pad_img_6_6_load_17' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6169 [1/1] (2.18ns)   --->   "%tmp_124 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_6_0_load_17, i3 5, i24 %pad_img_6_1_load_17, i3 6, i24 %pad_img_6_2_load_17, i3 0, i24 %pad_img_6_3_load_17, i3 1, i24 %pad_img_6_4_load_17, i3 2, i24 %pad_img_6_5_load_17, i3 3, i24 %pad_img_6_6_load_17, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6169 'sparsemux' 'tmp_124' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6170 [1/1] (2.18ns)   --->   "%pixel_56 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %tmp_118, i3 6, i24 %tmp_119, i3 0, i24 %tmp_120, i3 1, i24 %tmp_121, i3 2, i24 %tmp_122, i3 3, i24 %tmp_123, i3 4, i24 %tmp_124, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6170 'sparsemux' 'pixel_56' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6171 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_18 = load i5 %pad_img_0_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6171 'load' 'pad_img_0_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6172 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_18 = load i5 %pad_img_0_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6172 'load' 'pad_img_0_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6173 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_18 = load i5 %pad_img_0_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6173 'load' 'pad_img_0_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6174 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_18 = load i5 %pad_img_0_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6174 'load' 'pad_img_0_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6175 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_18 = load i5 %pad_img_0_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6175 'load' 'pad_img_0_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6176 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_18 = load i5 %pad_img_0_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6176 'load' 'pad_img_0_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6177 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_18 = load i5 %pad_img_0_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6177 'load' 'pad_img_0_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6178 [1/1] (2.18ns)   --->   "%tmp_125 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_18, i3 4, i24 %pad_img_0_1_load_18, i3 5, i24 %pad_img_0_2_load_18, i3 6, i24 %pad_img_0_3_load_18, i3 0, i24 %pad_img_0_4_load_18, i3 1, i24 %pad_img_0_5_load_18, i3 2, i24 %pad_img_0_6_load_18, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6178 'sparsemux' 'tmp_125' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6179 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_18 = load i5 %pad_img_1_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6179 'load' 'pad_img_1_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6180 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_18 = load i5 %pad_img_1_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6180 'load' 'pad_img_1_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6181 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_18 = load i5 %pad_img_1_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6181 'load' 'pad_img_1_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6182 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_18 = load i5 %pad_img_1_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6182 'load' 'pad_img_1_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6183 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_18 = load i5 %pad_img_1_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6183 'load' 'pad_img_1_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6184 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_18 = load i5 %pad_img_1_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6184 'load' 'pad_img_1_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6185 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_18 = load i5 %pad_img_1_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6185 'load' 'pad_img_1_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6186 [1/1] (2.18ns)   --->   "%tmp_126 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_18, i3 4, i24 %pad_img_1_1_load_18, i3 5, i24 %pad_img_1_2_load_18, i3 6, i24 %pad_img_1_3_load_18, i3 0, i24 %pad_img_1_4_load_18, i3 1, i24 %pad_img_1_5_load_18, i3 2, i24 %pad_img_1_6_load_18, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6186 'sparsemux' 'tmp_126' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6187 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_18 = load i5 %pad_img_2_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6187 'load' 'pad_img_2_0_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6188 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_18 = load i5 %pad_img_2_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6188 'load' 'pad_img_2_1_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6189 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_18 = load i5 %pad_img_2_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6189 'load' 'pad_img_2_2_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6190 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_18 = load i5 %pad_img_2_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6190 'load' 'pad_img_2_3_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6191 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_18 = load i5 %pad_img_2_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6191 'load' 'pad_img_2_4_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6192 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_18 = load i5 %pad_img_2_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6192 'load' 'pad_img_2_5_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6193 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_18 = load i5 %pad_img_2_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6193 'load' 'pad_img_2_6_load_18' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6194 [1/1] (2.18ns)   --->   "%tmp_127 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_18, i3 4, i24 %pad_img_2_1_load_18, i3 5, i24 %pad_img_2_2_load_18, i3 6, i24 %pad_img_2_3_load_18, i3 0, i24 %pad_img_2_4_load_18, i3 1, i24 %pad_img_2_5_load_18, i3 2, i24 %pad_img_2_6_load_18, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6194 'sparsemux' 'tmp_127' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6195 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_18 = load i5 %pad_img_3_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6195 'load' 'pad_img_3_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6196 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_18 = load i5 %pad_img_3_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6196 'load' 'pad_img_3_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6197 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_18 = load i5 %pad_img_3_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6197 'load' 'pad_img_3_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6198 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_18 = load i5 %pad_img_3_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6198 'load' 'pad_img_3_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6199 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_18 = load i5 %pad_img_3_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6199 'load' 'pad_img_3_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6200 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_18 = load i5 %pad_img_3_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6200 'load' 'pad_img_3_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6201 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_18 = load i5 %pad_img_3_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6201 'load' 'pad_img_3_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6202 [1/1] (2.18ns)   --->   "%tmp_128 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_18, i3 4, i24 %pad_img_3_1_load_18, i3 5, i24 %pad_img_3_2_load_18, i3 6, i24 %pad_img_3_3_load_18, i3 0, i24 %pad_img_3_4_load_18, i3 1, i24 %pad_img_3_5_load_18, i3 2, i24 %pad_img_3_6_load_18, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6202 'sparsemux' 'tmp_128' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6203 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_18 = load i5 %pad_img_4_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6203 'load' 'pad_img_4_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6204 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_18 = load i5 %pad_img_4_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6204 'load' 'pad_img_4_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6205 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_18 = load i5 %pad_img_4_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6205 'load' 'pad_img_4_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6206 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_18 = load i5 %pad_img_4_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6206 'load' 'pad_img_4_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6207 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_18 = load i5 %pad_img_4_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6207 'load' 'pad_img_4_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6208 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_18 = load i5 %pad_img_4_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6208 'load' 'pad_img_4_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6209 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_18 = load i5 %pad_img_4_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6209 'load' 'pad_img_4_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6210 [1/1] (2.18ns)   --->   "%tmp_129 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_4_0_load_18, i3 4, i24 %pad_img_4_1_load_18, i3 5, i24 %pad_img_4_2_load_18, i3 6, i24 %pad_img_4_3_load_18, i3 0, i24 %pad_img_4_4_load_18, i3 1, i24 %pad_img_4_5_load_18, i3 2, i24 %pad_img_4_6_load_18, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6210 'sparsemux' 'tmp_129' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6211 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_18 = load i5 %pad_img_5_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6211 'load' 'pad_img_5_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6212 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_18 = load i5 %pad_img_5_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6212 'load' 'pad_img_5_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6213 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_18 = load i5 %pad_img_5_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6213 'load' 'pad_img_5_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6214 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_18 = load i5 %pad_img_5_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6214 'load' 'pad_img_5_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6215 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_18 = load i5 %pad_img_5_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6215 'load' 'pad_img_5_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6216 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_18 = load i5 %pad_img_5_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6216 'load' 'pad_img_5_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6217 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_18 = load i5 %pad_img_5_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6217 'load' 'pad_img_5_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6218 [1/1] (2.18ns)   --->   "%tmp_130 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_5_0_load_18, i3 4, i24 %pad_img_5_1_load_18, i3 5, i24 %pad_img_5_2_load_18, i3 6, i24 %pad_img_5_3_load_18, i3 0, i24 %pad_img_5_4_load_18, i3 1, i24 %pad_img_5_5_load_18, i3 2, i24 %pad_img_5_6_load_18, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6218 'sparsemux' 'tmp_130' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6219 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_18 = load i5 %pad_img_6_0_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6219 'load' 'pad_img_6_0_load_18' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6220 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_18 = load i5 %pad_img_6_1_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6220 'load' 'pad_img_6_1_load_18' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6221 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_18 = load i5 %pad_img_6_2_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6221 'load' 'pad_img_6_2_load_18' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6222 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_18 = load i5 %pad_img_6_3_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6222 'load' 'pad_img_6_3_load_18' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6223 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_18 = load i5 %pad_img_6_4_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6223 'load' 'pad_img_6_4_load_18' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6224 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_18 = load i5 %pad_img_6_5_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6224 'load' 'pad_img_6_5_load_18' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6225 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_18 = load i5 %pad_img_6_6_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6225 'load' 'pad_img_6_6_load_18' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6226 [1/1] (2.18ns)   --->   "%tmp_131 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_6_0_load_18, i3 4, i24 %pad_img_6_1_load_18, i3 5, i24 %pad_img_6_2_load_18, i3 6, i24 %pad_img_6_3_load_18, i3 0, i24 %pad_img_6_4_load_18, i3 1, i24 %pad_img_6_5_load_18, i3 2, i24 %pad_img_6_6_load_18, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6226 'sparsemux' 'tmp_131' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6227 [1/1] (2.18ns)   --->   "%pixel_57 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %tmp_125, i3 6, i24 %tmp_126, i3 0, i24 %tmp_127, i3 1, i24 %tmp_128, i3 2, i24 %tmp_129, i3 3, i24 %tmp_130, i3 4, i24 %tmp_131, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6227 'sparsemux' 'pixel_57' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6228 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_19 = load i5 %pad_img_0_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6228 'load' 'pad_img_0_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6229 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_19 = load i5 %pad_img_0_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6229 'load' 'pad_img_0_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6230 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_19 = load i5 %pad_img_0_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6230 'load' 'pad_img_0_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6231 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_19 = load i5 %pad_img_0_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6231 'load' 'pad_img_0_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6232 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_19 = load i5 %pad_img_0_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6232 'load' 'pad_img_0_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6233 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_19 = load i5 %pad_img_0_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6233 'load' 'pad_img_0_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6234 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_19 = load i5 %pad_img_0_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6234 'load' 'pad_img_0_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6235 [1/1] (2.18ns)   --->   "%tmp_132 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_19, i3 3, i24 %pad_img_0_1_load_19, i3 4, i24 %pad_img_0_2_load_19, i3 5, i24 %pad_img_0_3_load_19, i3 6, i24 %pad_img_0_4_load_19, i3 0, i24 %pad_img_0_5_load_19, i3 1, i24 %pad_img_0_6_load_19, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6235 'sparsemux' 'tmp_132' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6236 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_19 = load i5 %pad_img_1_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6236 'load' 'pad_img_1_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6237 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_19 = load i5 %pad_img_1_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6237 'load' 'pad_img_1_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6238 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_19 = load i5 %pad_img_1_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6238 'load' 'pad_img_1_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6239 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_19 = load i5 %pad_img_1_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6239 'load' 'pad_img_1_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6240 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_19 = load i5 %pad_img_1_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6240 'load' 'pad_img_1_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6241 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_19 = load i5 %pad_img_1_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6241 'load' 'pad_img_1_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6242 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_19 = load i5 %pad_img_1_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6242 'load' 'pad_img_1_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6243 [1/1] (2.18ns)   --->   "%tmp_133 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_19, i3 3, i24 %pad_img_1_1_load_19, i3 4, i24 %pad_img_1_2_load_19, i3 5, i24 %pad_img_1_3_load_19, i3 6, i24 %pad_img_1_4_load_19, i3 0, i24 %pad_img_1_5_load_19, i3 1, i24 %pad_img_1_6_load_19, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6243 'sparsemux' 'tmp_133' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6244 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_19 = load i5 %pad_img_2_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6244 'load' 'pad_img_2_0_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6245 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_19 = load i5 %pad_img_2_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6245 'load' 'pad_img_2_1_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6246 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_19 = load i5 %pad_img_2_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6246 'load' 'pad_img_2_2_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6247 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_19 = load i5 %pad_img_2_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6247 'load' 'pad_img_2_3_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6248 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_19 = load i5 %pad_img_2_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6248 'load' 'pad_img_2_4_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6249 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_19 = load i5 %pad_img_2_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6249 'load' 'pad_img_2_5_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6250 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_19 = load i5 %pad_img_2_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6250 'load' 'pad_img_2_6_load_19' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6251 [1/1] (2.18ns)   --->   "%tmp_134 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_19, i3 3, i24 %pad_img_2_1_load_19, i3 4, i24 %pad_img_2_2_load_19, i3 5, i24 %pad_img_2_3_load_19, i3 6, i24 %pad_img_2_4_load_19, i3 0, i24 %pad_img_2_5_load_19, i3 1, i24 %pad_img_2_6_load_19, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6251 'sparsemux' 'tmp_134' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6252 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_19 = load i5 %pad_img_3_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6252 'load' 'pad_img_3_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6253 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_19 = load i5 %pad_img_3_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6253 'load' 'pad_img_3_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6254 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_19 = load i5 %pad_img_3_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6254 'load' 'pad_img_3_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6255 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_19 = load i5 %pad_img_3_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6255 'load' 'pad_img_3_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6256 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_19 = load i5 %pad_img_3_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6256 'load' 'pad_img_3_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6257 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_19 = load i5 %pad_img_3_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6257 'load' 'pad_img_3_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6258 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_19 = load i5 %pad_img_3_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6258 'load' 'pad_img_3_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6259 [1/1] (2.18ns)   --->   "%tmp_135 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_19, i3 3, i24 %pad_img_3_1_load_19, i3 4, i24 %pad_img_3_2_load_19, i3 5, i24 %pad_img_3_3_load_19, i3 6, i24 %pad_img_3_4_load_19, i3 0, i24 %pad_img_3_5_load_19, i3 1, i24 %pad_img_3_6_load_19, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6259 'sparsemux' 'tmp_135' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6260 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_19 = load i5 %pad_img_4_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6260 'load' 'pad_img_4_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6261 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_19 = load i5 %pad_img_4_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6261 'load' 'pad_img_4_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6262 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_19 = load i5 %pad_img_4_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6262 'load' 'pad_img_4_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6263 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_19 = load i5 %pad_img_4_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6263 'load' 'pad_img_4_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6264 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_19 = load i5 %pad_img_4_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6264 'load' 'pad_img_4_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6265 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_19 = load i5 %pad_img_4_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6265 'load' 'pad_img_4_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6266 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_19 = load i5 %pad_img_4_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6266 'load' 'pad_img_4_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6267 [1/1] (2.18ns)   --->   "%tmp_136 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_4_0_load_19, i3 3, i24 %pad_img_4_1_load_19, i3 4, i24 %pad_img_4_2_load_19, i3 5, i24 %pad_img_4_3_load_19, i3 6, i24 %pad_img_4_4_load_19, i3 0, i24 %pad_img_4_5_load_19, i3 1, i24 %pad_img_4_6_load_19, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6267 'sparsemux' 'tmp_136' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6268 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_19 = load i5 %pad_img_5_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6268 'load' 'pad_img_5_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6269 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_19 = load i5 %pad_img_5_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6269 'load' 'pad_img_5_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6270 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_19 = load i5 %pad_img_5_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6270 'load' 'pad_img_5_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6271 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_19 = load i5 %pad_img_5_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6271 'load' 'pad_img_5_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6272 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_19 = load i5 %pad_img_5_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6272 'load' 'pad_img_5_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6273 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_19 = load i5 %pad_img_5_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6273 'load' 'pad_img_5_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6274 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_19 = load i5 %pad_img_5_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6274 'load' 'pad_img_5_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6275 [1/1] (2.18ns)   --->   "%tmp_137 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_5_0_load_19, i3 3, i24 %pad_img_5_1_load_19, i3 4, i24 %pad_img_5_2_load_19, i3 5, i24 %pad_img_5_3_load_19, i3 6, i24 %pad_img_5_4_load_19, i3 0, i24 %pad_img_5_5_load_19, i3 1, i24 %pad_img_5_6_load_19, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6275 'sparsemux' 'tmp_137' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6276 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_19 = load i5 %pad_img_6_0_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6276 'load' 'pad_img_6_0_load_19' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6277 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_19 = load i5 %pad_img_6_1_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6277 'load' 'pad_img_6_1_load_19' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6278 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_19 = load i5 %pad_img_6_2_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6278 'load' 'pad_img_6_2_load_19' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6279 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_19 = load i5 %pad_img_6_3_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6279 'load' 'pad_img_6_3_load_19' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6280 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_19 = load i5 %pad_img_6_4_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6280 'load' 'pad_img_6_4_load_19' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6281 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_19 = load i5 %pad_img_6_5_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6281 'load' 'pad_img_6_5_load_19' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6282 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_19 = load i5 %pad_img_6_6_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6282 'load' 'pad_img_6_6_load_19' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6283 [1/1] (2.18ns)   --->   "%tmp_138 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_6_0_load_19, i3 3, i24 %pad_img_6_1_load_19, i3 4, i24 %pad_img_6_2_load_19, i3 5, i24 %pad_img_6_3_load_19, i3 6, i24 %pad_img_6_4_load_19, i3 0, i24 %pad_img_6_5_load_19, i3 1, i24 %pad_img_6_6_load_19, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6283 'sparsemux' 'tmp_138' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6284 [1/1] (2.18ns)   --->   "%pixel_58 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %tmp_132, i3 6, i24 %tmp_133, i3 0, i24 %tmp_134, i3 1, i24 %tmp_135, i3 2, i24 %tmp_136, i3 3, i24 %tmp_137, i3 4, i24 %tmp_138, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6284 'sparsemux' 'pixel_58' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6285 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_20 = load i5 %pad_img_0_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6285 'load' 'pad_img_0_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6286 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_20 = load i5 %pad_img_0_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6286 'load' 'pad_img_0_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6287 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_20 = load i5 %pad_img_0_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6287 'load' 'pad_img_0_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6288 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_20 = load i5 %pad_img_0_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6288 'load' 'pad_img_0_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6289 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_20 = load i5 %pad_img_0_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6289 'load' 'pad_img_0_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6290 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_20 = load i5 %pad_img_0_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6290 'load' 'pad_img_0_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6291 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_20 = load i5 %pad_img_0_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6291 'load' 'pad_img_0_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6292 [1/1] (2.18ns)   --->   "%tmp_139 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_20, i3 2, i24 %pad_img_0_1_load_20, i3 3, i24 %pad_img_0_2_load_20, i3 4, i24 %pad_img_0_3_load_20, i3 5, i24 %pad_img_0_4_load_20, i3 6, i24 %pad_img_0_5_load_20, i3 0, i24 %pad_img_0_6_load_20, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6292 'sparsemux' 'tmp_139' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6293 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_20 = load i5 %pad_img_1_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6293 'load' 'pad_img_1_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6294 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_20 = load i5 %pad_img_1_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6294 'load' 'pad_img_1_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6295 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_20 = load i5 %pad_img_1_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6295 'load' 'pad_img_1_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6296 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_20 = load i5 %pad_img_1_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6296 'load' 'pad_img_1_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6297 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_20 = load i5 %pad_img_1_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6297 'load' 'pad_img_1_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6298 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_20 = load i5 %pad_img_1_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6298 'load' 'pad_img_1_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6299 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_20 = load i5 %pad_img_1_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6299 'load' 'pad_img_1_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6300 [1/1] (2.18ns)   --->   "%tmp_140 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_20, i3 2, i24 %pad_img_1_1_load_20, i3 3, i24 %pad_img_1_2_load_20, i3 4, i24 %pad_img_1_3_load_20, i3 5, i24 %pad_img_1_4_load_20, i3 6, i24 %pad_img_1_5_load_20, i3 0, i24 %pad_img_1_6_load_20, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6300 'sparsemux' 'tmp_140' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6301 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_20 = load i5 %pad_img_2_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6301 'load' 'pad_img_2_0_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6302 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_20 = load i5 %pad_img_2_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6302 'load' 'pad_img_2_1_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6303 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_20 = load i5 %pad_img_2_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6303 'load' 'pad_img_2_2_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6304 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_20 = load i5 %pad_img_2_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6304 'load' 'pad_img_2_3_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6305 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_20 = load i5 %pad_img_2_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6305 'load' 'pad_img_2_4_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6306 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_20 = load i5 %pad_img_2_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6306 'load' 'pad_img_2_5_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6307 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_20 = load i5 %pad_img_2_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6307 'load' 'pad_img_2_6_load_20' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6308 [1/1] (2.18ns)   --->   "%tmp_141 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_20, i3 2, i24 %pad_img_2_1_load_20, i3 3, i24 %pad_img_2_2_load_20, i3 4, i24 %pad_img_2_3_load_20, i3 5, i24 %pad_img_2_4_load_20, i3 6, i24 %pad_img_2_5_load_20, i3 0, i24 %pad_img_2_6_load_20, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6308 'sparsemux' 'tmp_141' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6309 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_20 = load i5 %pad_img_3_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6309 'load' 'pad_img_3_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6310 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_20 = load i5 %pad_img_3_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6310 'load' 'pad_img_3_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6311 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_20 = load i5 %pad_img_3_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6311 'load' 'pad_img_3_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6312 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_20 = load i5 %pad_img_3_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6312 'load' 'pad_img_3_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6313 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_20 = load i5 %pad_img_3_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6313 'load' 'pad_img_3_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6314 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_20 = load i5 %pad_img_3_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6314 'load' 'pad_img_3_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6315 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_20 = load i5 %pad_img_3_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6315 'load' 'pad_img_3_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6316 [1/1] (2.18ns)   --->   "%tmp_142 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_20, i3 2, i24 %pad_img_3_1_load_20, i3 3, i24 %pad_img_3_2_load_20, i3 4, i24 %pad_img_3_3_load_20, i3 5, i24 %pad_img_3_4_load_20, i3 6, i24 %pad_img_3_5_load_20, i3 0, i24 %pad_img_3_6_load_20, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6316 'sparsemux' 'tmp_142' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6317 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_20 = load i5 %pad_img_4_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6317 'load' 'pad_img_4_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6318 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_20 = load i5 %pad_img_4_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6318 'load' 'pad_img_4_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6319 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_20 = load i5 %pad_img_4_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6319 'load' 'pad_img_4_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6320 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_20 = load i5 %pad_img_4_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6320 'load' 'pad_img_4_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6321 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_20 = load i5 %pad_img_4_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6321 'load' 'pad_img_4_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6322 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_20 = load i5 %pad_img_4_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6322 'load' 'pad_img_4_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6323 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_20 = load i5 %pad_img_4_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6323 'load' 'pad_img_4_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6324 [1/1] (2.18ns)   --->   "%tmp_143 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_4_0_load_20, i3 2, i24 %pad_img_4_1_load_20, i3 3, i24 %pad_img_4_2_load_20, i3 4, i24 %pad_img_4_3_load_20, i3 5, i24 %pad_img_4_4_load_20, i3 6, i24 %pad_img_4_5_load_20, i3 0, i24 %pad_img_4_6_load_20, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6324 'sparsemux' 'tmp_143' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6325 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_20 = load i5 %pad_img_5_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6325 'load' 'pad_img_5_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6326 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_20 = load i5 %pad_img_5_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6326 'load' 'pad_img_5_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6327 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_20 = load i5 %pad_img_5_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6327 'load' 'pad_img_5_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6328 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_20 = load i5 %pad_img_5_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6328 'load' 'pad_img_5_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6329 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_20 = load i5 %pad_img_5_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6329 'load' 'pad_img_5_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6330 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_20 = load i5 %pad_img_5_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6330 'load' 'pad_img_5_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6331 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_20 = load i5 %pad_img_5_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6331 'load' 'pad_img_5_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6332 [1/1] (2.18ns)   --->   "%tmp_144 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_5_0_load_20, i3 2, i24 %pad_img_5_1_load_20, i3 3, i24 %pad_img_5_2_load_20, i3 4, i24 %pad_img_5_3_load_20, i3 5, i24 %pad_img_5_4_load_20, i3 6, i24 %pad_img_5_5_load_20, i3 0, i24 %pad_img_5_6_load_20, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6332 'sparsemux' 'tmp_144' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6333 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_20 = load i5 %pad_img_6_0_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6333 'load' 'pad_img_6_0_load_20' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6334 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_20 = load i5 %pad_img_6_1_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6334 'load' 'pad_img_6_1_load_20' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6335 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_20 = load i5 %pad_img_6_2_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6335 'load' 'pad_img_6_2_load_20' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6336 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_20 = load i5 %pad_img_6_3_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6336 'load' 'pad_img_6_3_load_20' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6337 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_20 = load i5 %pad_img_6_4_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6337 'load' 'pad_img_6_4_load_20' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6338 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_20 = load i5 %pad_img_6_5_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6338 'load' 'pad_img_6_5_load_20' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6339 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_20 = load i5 %pad_img_6_6_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6339 'load' 'pad_img_6_6_load_20' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6340 [1/1] (2.18ns)   --->   "%tmp_145 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_6_0_load_20, i3 2, i24 %pad_img_6_1_load_20, i3 3, i24 %pad_img_6_2_load_20, i3 4, i24 %pad_img_6_3_load_20, i3 5, i24 %pad_img_6_4_load_20, i3 6, i24 %pad_img_6_5_load_20, i3 0, i24 %pad_img_6_6_load_20, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6340 'sparsemux' 'tmp_145' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6341 [1/1] (2.18ns)   --->   "%pixel_59 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %tmp_139, i3 6, i24 %tmp_140, i3 0, i24 %tmp_141, i3 1, i24 %tmp_142, i3 2, i24 %tmp_143, i3 3, i24 %tmp_144, i3 4, i24 %tmp_145, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6341 'sparsemux' 'pixel_59' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6342 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_21 = load i5 %pad_img_0_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6342 'load' 'pad_img_0_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6343 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_21 = load i5 %pad_img_0_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6343 'load' 'pad_img_0_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6344 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_21 = load i5 %pad_img_0_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6344 'load' 'pad_img_0_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6345 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_21 = load i5 %pad_img_0_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6345 'load' 'pad_img_0_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6346 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_21 = load i5 %pad_img_0_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6346 'load' 'pad_img_0_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6347 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_21 = load i5 %pad_img_0_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6347 'load' 'pad_img_0_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6348 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_21 = load i5 %pad_img_0_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6348 'load' 'pad_img_0_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6349 [1/1] (2.18ns)   --->   "%tmp_146 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_21, i3 1, i24 %pad_img_0_1_load_21, i3 2, i24 %pad_img_0_2_load_21, i3 3, i24 %pad_img_0_3_load_21, i3 4, i24 %pad_img_0_4_load_21, i3 5, i24 %pad_img_0_5_load_21, i3 6, i24 %pad_img_0_6_load_21, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6349 'sparsemux' 'tmp_146' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6350 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_21 = load i5 %pad_img_1_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6350 'load' 'pad_img_1_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6351 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_21 = load i5 %pad_img_1_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6351 'load' 'pad_img_1_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6352 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_21 = load i5 %pad_img_1_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6352 'load' 'pad_img_1_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6353 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_21 = load i5 %pad_img_1_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6353 'load' 'pad_img_1_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6354 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_21 = load i5 %pad_img_1_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6354 'load' 'pad_img_1_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6355 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_21 = load i5 %pad_img_1_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6355 'load' 'pad_img_1_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6356 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_21 = load i5 %pad_img_1_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6356 'load' 'pad_img_1_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6357 [1/1] (2.18ns)   --->   "%tmp_147 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_21, i3 1, i24 %pad_img_1_1_load_21, i3 2, i24 %pad_img_1_2_load_21, i3 3, i24 %pad_img_1_3_load_21, i3 4, i24 %pad_img_1_4_load_21, i3 5, i24 %pad_img_1_5_load_21, i3 6, i24 %pad_img_1_6_load_21, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6357 'sparsemux' 'tmp_147' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6358 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_21 = load i5 %pad_img_2_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6358 'load' 'pad_img_2_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6359 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_21 = load i5 %pad_img_2_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6359 'load' 'pad_img_2_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6360 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_21 = load i5 %pad_img_2_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6360 'load' 'pad_img_2_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6361 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_21 = load i5 %pad_img_2_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6361 'load' 'pad_img_2_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6362 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_21 = load i5 %pad_img_2_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6362 'load' 'pad_img_2_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6363 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_21 = load i5 %pad_img_2_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6363 'load' 'pad_img_2_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6364 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_21 = load i5 %pad_img_2_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6364 'load' 'pad_img_2_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6365 [1/1] (2.18ns)   --->   "%tmp_148 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_21, i3 1, i24 %pad_img_2_1_load_21, i3 2, i24 %pad_img_2_2_load_21, i3 3, i24 %pad_img_2_3_load_21, i3 4, i24 %pad_img_2_4_load_21, i3 5, i24 %pad_img_2_5_load_21, i3 6, i24 %pad_img_2_6_load_21, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6365 'sparsemux' 'tmp_148' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6366 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_21 = load i5 %pad_img_3_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6366 'load' 'pad_img_3_0_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6367 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_21 = load i5 %pad_img_3_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6367 'load' 'pad_img_3_1_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6368 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_21 = load i5 %pad_img_3_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6368 'load' 'pad_img_3_2_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6369 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_21 = load i5 %pad_img_3_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6369 'load' 'pad_img_3_3_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6370 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_21 = load i5 %pad_img_3_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6370 'load' 'pad_img_3_4_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6371 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_21 = load i5 %pad_img_3_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6371 'load' 'pad_img_3_5_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6372 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_21 = load i5 %pad_img_3_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6372 'load' 'pad_img_3_6_load_21' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6373 [1/1] (2.18ns)   --->   "%tmp_149 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_21, i3 1, i24 %pad_img_3_1_load_21, i3 2, i24 %pad_img_3_2_load_21, i3 3, i24 %pad_img_3_3_load_21, i3 4, i24 %pad_img_3_4_load_21, i3 5, i24 %pad_img_3_5_load_21, i3 6, i24 %pad_img_3_6_load_21, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6373 'sparsemux' 'tmp_149' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6374 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_21 = load i5 %pad_img_4_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6374 'load' 'pad_img_4_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6375 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_21 = load i5 %pad_img_4_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6375 'load' 'pad_img_4_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6376 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_21 = load i5 %pad_img_4_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6376 'load' 'pad_img_4_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6377 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_21 = load i5 %pad_img_4_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6377 'load' 'pad_img_4_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6378 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_21 = load i5 %pad_img_4_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6378 'load' 'pad_img_4_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6379 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_21 = load i5 %pad_img_4_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6379 'load' 'pad_img_4_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6380 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_21 = load i5 %pad_img_4_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6380 'load' 'pad_img_4_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6381 [1/1] (2.18ns)   --->   "%tmp_150 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_4_0_load_21, i3 1, i24 %pad_img_4_1_load_21, i3 2, i24 %pad_img_4_2_load_21, i3 3, i24 %pad_img_4_3_load_21, i3 4, i24 %pad_img_4_4_load_21, i3 5, i24 %pad_img_4_5_load_21, i3 6, i24 %pad_img_4_6_load_21, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6381 'sparsemux' 'tmp_150' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6382 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_21 = load i5 %pad_img_5_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6382 'load' 'pad_img_5_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6383 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_21 = load i5 %pad_img_5_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6383 'load' 'pad_img_5_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6384 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_21 = load i5 %pad_img_5_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6384 'load' 'pad_img_5_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6385 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_21 = load i5 %pad_img_5_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6385 'load' 'pad_img_5_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6386 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_21 = load i5 %pad_img_5_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6386 'load' 'pad_img_5_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6387 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_21 = load i5 %pad_img_5_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6387 'load' 'pad_img_5_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6388 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_21 = load i5 %pad_img_5_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6388 'load' 'pad_img_5_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6389 [1/1] (2.18ns)   --->   "%tmp_151 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_5_0_load_21, i3 1, i24 %pad_img_5_1_load_21, i3 2, i24 %pad_img_5_2_load_21, i3 3, i24 %pad_img_5_3_load_21, i3 4, i24 %pad_img_5_4_load_21, i3 5, i24 %pad_img_5_5_load_21, i3 6, i24 %pad_img_5_6_load_21, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6389 'sparsemux' 'tmp_151' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6390 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_21 = load i5 %pad_img_6_0_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6390 'load' 'pad_img_6_0_load_21' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6391 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_21 = load i5 %pad_img_6_1_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6391 'load' 'pad_img_6_1_load_21' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6392 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_21 = load i5 %pad_img_6_2_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6392 'load' 'pad_img_6_2_load_21' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6393 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_21 = load i5 %pad_img_6_3_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6393 'load' 'pad_img_6_3_load_21' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6394 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_21 = load i5 %pad_img_6_4_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6394 'load' 'pad_img_6_4_load_21' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6395 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_21 = load i5 %pad_img_6_5_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6395 'load' 'pad_img_6_5_load_21' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6396 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_21 = load i5 %pad_img_6_6_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6396 'load' 'pad_img_6_6_load_21' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6397 [1/1] (2.18ns)   --->   "%tmp_152 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_6_0_load_21, i3 1, i24 %pad_img_6_1_load_21, i3 2, i24 %pad_img_6_2_load_21, i3 3, i24 %pad_img_6_3_load_21, i3 4, i24 %pad_img_6_4_load_21, i3 5, i24 %pad_img_6_5_load_21, i3 6, i24 %pad_img_6_6_load_21, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6397 'sparsemux' 'tmp_152' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6398 [1/1] (2.18ns)   --->   "%pixel_60 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %tmp_146, i3 5, i24 %tmp_147, i3 6, i24 %tmp_148, i3 0, i24 %tmp_149, i3 1, i24 %tmp_150, i3 2, i24 %tmp_151, i3 3, i24 %tmp_152, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6398 'sparsemux' 'pixel_60' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6399 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_22 = load i5 %pad_img_0_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6399 'load' 'pad_img_0_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6400 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_22 = load i5 %pad_img_0_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6400 'load' 'pad_img_0_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6401 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_22 = load i5 %pad_img_0_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6401 'load' 'pad_img_0_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6402 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_22 = load i5 %pad_img_0_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6402 'load' 'pad_img_0_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6403 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_22 = load i5 %pad_img_0_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6403 'load' 'pad_img_0_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6404 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_22 = load i5 %pad_img_0_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6404 'load' 'pad_img_0_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6405 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_22 = load i5 %pad_img_0_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6405 'load' 'pad_img_0_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6406 [1/1] (2.18ns)   --->   "%tmp_153 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_22, i3 0, i24 %pad_img_0_1_load_22, i3 1, i24 %pad_img_0_2_load_22, i3 2, i24 %pad_img_0_3_load_22, i3 3, i24 %pad_img_0_4_load_22, i3 4, i24 %pad_img_0_5_load_22, i3 5, i24 %pad_img_0_6_load_22, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6406 'sparsemux' 'tmp_153' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6407 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_22 = load i5 %pad_img_1_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6407 'load' 'pad_img_1_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6408 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_22 = load i5 %pad_img_1_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6408 'load' 'pad_img_1_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6409 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_22 = load i5 %pad_img_1_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6409 'load' 'pad_img_1_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6410 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_22 = load i5 %pad_img_1_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6410 'load' 'pad_img_1_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6411 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_22 = load i5 %pad_img_1_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6411 'load' 'pad_img_1_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6412 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_22 = load i5 %pad_img_1_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6412 'load' 'pad_img_1_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6413 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_22 = load i5 %pad_img_1_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6413 'load' 'pad_img_1_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6414 [1/1] (2.18ns)   --->   "%tmp_154 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_22, i3 0, i24 %pad_img_1_1_load_22, i3 1, i24 %pad_img_1_2_load_22, i3 2, i24 %pad_img_1_3_load_22, i3 3, i24 %pad_img_1_4_load_22, i3 4, i24 %pad_img_1_5_load_22, i3 5, i24 %pad_img_1_6_load_22, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6414 'sparsemux' 'tmp_154' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6415 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_22 = load i5 %pad_img_2_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6415 'load' 'pad_img_2_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6416 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_22 = load i5 %pad_img_2_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6416 'load' 'pad_img_2_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6417 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_22 = load i5 %pad_img_2_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6417 'load' 'pad_img_2_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6418 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_22 = load i5 %pad_img_2_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6418 'load' 'pad_img_2_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6419 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_22 = load i5 %pad_img_2_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6419 'load' 'pad_img_2_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6420 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_22 = load i5 %pad_img_2_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6420 'load' 'pad_img_2_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6421 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_22 = load i5 %pad_img_2_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6421 'load' 'pad_img_2_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6422 [1/1] (2.18ns)   --->   "%tmp_155 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_22, i3 0, i24 %pad_img_2_1_load_22, i3 1, i24 %pad_img_2_2_load_22, i3 2, i24 %pad_img_2_3_load_22, i3 3, i24 %pad_img_2_4_load_22, i3 4, i24 %pad_img_2_5_load_22, i3 5, i24 %pad_img_2_6_load_22, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6422 'sparsemux' 'tmp_155' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6423 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_22 = load i5 %pad_img_3_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6423 'load' 'pad_img_3_0_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6424 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_22 = load i5 %pad_img_3_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6424 'load' 'pad_img_3_1_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6425 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_22 = load i5 %pad_img_3_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6425 'load' 'pad_img_3_2_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6426 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_22 = load i5 %pad_img_3_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6426 'load' 'pad_img_3_3_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6427 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_22 = load i5 %pad_img_3_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6427 'load' 'pad_img_3_4_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6428 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_22 = load i5 %pad_img_3_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6428 'load' 'pad_img_3_5_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6429 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_22 = load i5 %pad_img_3_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6429 'load' 'pad_img_3_6_load_22' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6430 [1/1] (2.18ns)   --->   "%tmp_156 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_22, i3 0, i24 %pad_img_3_1_load_22, i3 1, i24 %pad_img_3_2_load_22, i3 2, i24 %pad_img_3_3_load_22, i3 3, i24 %pad_img_3_4_load_22, i3 4, i24 %pad_img_3_5_load_22, i3 5, i24 %pad_img_3_6_load_22, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6430 'sparsemux' 'tmp_156' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6431 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_22 = load i5 %pad_img_4_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6431 'load' 'pad_img_4_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6432 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_22 = load i5 %pad_img_4_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6432 'load' 'pad_img_4_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6433 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_22 = load i5 %pad_img_4_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6433 'load' 'pad_img_4_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6434 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_22 = load i5 %pad_img_4_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6434 'load' 'pad_img_4_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6435 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_22 = load i5 %pad_img_4_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6435 'load' 'pad_img_4_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6436 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_22 = load i5 %pad_img_4_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6436 'load' 'pad_img_4_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6437 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_22 = load i5 %pad_img_4_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6437 'load' 'pad_img_4_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6438 [1/1] (2.18ns)   --->   "%tmp_157 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_4_0_load_22, i3 0, i24 %pad_img_4_1_load_22, i3 1, i24 %pad_img_4_2_load_22, i3 2, i24 %pad_img_4_3_load_22, i3 3, i24 %pad_img_4_4_load_22, i3 4, i24 %pad_img_4_5_load_22, i3 5, i24 %pad_img_4_6_load_22, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6438 'sparsemux' 'tmp_157' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6439 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_22 = load i5 %pad_img_5_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6439 'load' 'pad_img_5_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6440 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_22 = load i5 %pad_img_5_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6440 'load' 'pad_img_5_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6441 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_22 = load i5 %pad_img_5_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6441 'load' 'pad_img_5_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6442 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_22 = load i5 %pad_img_5_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6442 'load' 'pad_img_5_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6443 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_22 = load i5 %pad_img_5_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6443 'load' 'pad_img_5_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6444 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_22 = load i5 %pad_img_5_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6444 'load' 'pad_img_5_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6445 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_22 = load i5 %pad_img_5_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6445 'load' 'pad_img_5_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6446 [1/1] (2.18ns)   --->   "%tmp_158 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_5_0_load_22, i3 0, i24 %pad_img_5_1_load_22, i3 1, i24 %pad_img_5_2_load_22, i3 2, i24 %pad_img_5_3_load_22, i3 3, i24 %pad_img_5_4_load_22, i3 4, i24 %pad_img_5_5_load_22, i3 5, i24 %pad_img_5_6_load_22, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6446 'sparsemux' 'tmp_158' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6447 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_22 = load i5 %pad_img_6_0_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6447 'load' 'pad_img_6_0_load_22' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6448 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_22 = load i5 %pad_img_6_1_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6448 'load' 'pad_img_6_1_load_22' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6449 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_22 = load i5 %pad_img_6_2_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6449 'load' 'pad_img_6_2_load_22' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6450 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_22 = load i5 %pad_img_6_3_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6450 'load' 'pad_img_6_3_load_22' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6451 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_22 = load i5 %pad_img_6_4_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6451 'load' 'pad_img_6_4_load_22' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6452 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_22 = load i5 %pad_img_6_5_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6452 'load' 'pad_img_6_5_load_22' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6453 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_22 = load i5 %pad_img_6_6_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6453 'load' 'pad_img_6_6_load_22' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6454 [1/1] (2.18ns)   --->   "%tmp_159 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_6_0_load_22, i3 0, i24 %pad_img_6_1_load_22, i3 1, i24 %pad_img_6_2_load_22, i3 2, i24 %pad_img_6_3_load_22, i3 3, i24 %pad_img_6_4_load_22, i3 4, i24 %pad_img_6_5_load_22, i3 5, i24 %pad_img_6_6_load_22, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6454 'sparsemux' 'tmp_159' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6455 [1/1] (2.18ns)   --->   "%pixel_61 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %tmp_153, i3 5, i24 %tmp_154, i3 6, i24 %tmp_155, i3 0, i24 %tmp_156, i3 1, i24 %tmp_157, i3 2, i24 %tmp_158, i3 3, i24 %tmp_159, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6455 'sparsemux' 'pixel_61' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6456 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_23 = load i5 %pad_img_0_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6456 'load' 'pad_img_0_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6457 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_23 = load i5 %pad_img_0_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6457 'load' 'pad_img_0_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6458 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_23 = load i5 %pad_img_0_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6458 'load' 'pad_img_0_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6459 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_23 = load i5 %pad_img_0_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6459 'load' 'pad_img_0_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6460 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_23 = load i5 %pad_img_0_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6460 'load' 'pad_img_0_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6461 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_23 = load i5 %pad_img_0_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6461 'load' 'pad_img_0_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6462 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_23 = load i5 %pad_img_0_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6462 'load' 'pad_img_0_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6463 [1/1] (2.18ns)   --->   "%tmp_160 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_23, i3 6, i24 %pad_img_0_1_load_23, i3 0, i24 %pad_img_0_2_load_23, i3 1, i24 %pad_img_0_3_load_23, i3 2, i24 %pad_img_0_4_load_23, i3 3, i24 %pad_img_0_5_load_23, i3 4, i24 %pad_img_0_6_load_23, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6463 'sparsemux' 'tmp_160' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6464 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_23 = load i5 %pad_img_1_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6464 'load' 'pad_img_1_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6465 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_23 = load i5 %pad_img_1_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6465 'load' 'pad_img_1_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6466 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_23 = load i5 %pad_img_1_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6466 'load' 'pad_img_1_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6467 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_23 = load i5 %pad_img_1_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6467 'load' 'pad_img_1_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6468 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_23 = load i5 %pad_img_1_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6468 'load' 'pad_img_1_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6469 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_23 = load i5 %pad_img_1_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6469 'load' 'pad_img_1_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6470 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_23 = load i5 %pad_img_1_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6470 'load' 'pad_img_1_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6471 [1/1] (2.18ns)   --->   "%tmp_161 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_23, i3 6, i24 %pad_img_1_1_load_23, i3 0, i24 %pad_img_1_2_load_23, i3 1, i24 %pad_img_1_3_load_23, i3 2, i24 %pad_img_1_4_load_23, i3 3, i24 %pad_img_1_5_load_23, i3 4, i24 %pad_img_1_6_load_23, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6471 'sparsemux' 'tmp_161' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6472 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_23 = load i5 %pad_img_2_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6472 'load' 'pad_img_2_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6473 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_23 = load i5 %pad_img_2_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6473 'load' 'pad_img_2_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6474 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_23 = load i5 %pad_img_2_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6474 'load' 'pad_img_2_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6475 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_23 = load i5 %pad_img_2_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6475 'load' 'pad_img_2_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6476 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_23 = load i5 %pad_img_2_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6476 'load' 'pad_img_2_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6477 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_23 = load i5 %pad_img_2_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6477 'load' 'pad_img_2_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6478 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_23 = load i5 %pad_img_2_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6478 'load' 'pad_img_2_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6479 [1/1] (2.18ns)   --->   "%tmp_162 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_23, i3 6, i24 %pad_img_2_1_load_23, i3 0, i24 %pad_img_2_2_load_23, i3 1, i24 %pad_img_2_3_load_23, i3 2, i24 %pad_img_2_4_load_23, i3 3, i24 %pad_img_2_5_load_23, i3 4, i24 %pad_img_2_6_load_23, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6479 'sparsemux' 'tmp_162' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6480 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_23 = load i5 %pad_img_3_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6480 'load' 'pad_img_3_0_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6481 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_23 = load i5 %pad_img_3_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6481 'load' 'pad_img_3_1_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6482 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_23 = load i5 %pad_img_3_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6482 'load' 'pad_img_3_2_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6483 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_23 = load i5 %pad_img_3_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6483 'load' 'pad_img_3_3_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6484 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_23 = load i5 %pad_img_3_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6484 'load' 'pad_img_3_4_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6485 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_23 = load i5 %pad_img_3_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6485 'load' 'pad_img_3_5_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6486 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_23 = load i5 %pad_img_3_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6486 'load' 'pad_img_3_6_load_23' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6487 [1/1] (2.18ns)   --->   "%tmp_163 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_23, i3 6, i24 %pad_img_3_1_load_23, i3 0, i24 %pad_img_3_2_load_23, i3 1, i24 %pad_img_3_3_load_23, i3 2, i24 %pad_img_3_4_load_23, i3 3, i24 %pad_img_3_5_load_23, i3 4, i24 %pad_img_3_6_load_23, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6487 'sparsemux' 'tmp_163' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6488 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_23 = load i5 %pad_img_4_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6488 'load' 'pad_img_4_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6489 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_23 = load i5 %pad_img_4_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6489 'load' 'pad_img_4_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6490 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_23 = load i5 %pad_img_4_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6490 'load' 'pad_img_4_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6491 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_23 = load i5 %pad_img_4_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6491 'load' 'pad_img_4_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6492 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_23 = load i5 %pad_img_4_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6492 'load' 'pad_img_4_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6493 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_23 = load i5 %pad_img_4_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6493 'load' 'pad_img_4_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6494 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_23 = load i5 %pad_img_4_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6494 'load' 'pad_img_4_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6495 [1/1] (2.18ns)   --->   "%tmp_164 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_4_0_load_23, i3 6, i24 %pad_img_4_1_load_23, i3 0, i24 %pad_img_4_2_load_23, i3 1, i24 %pad_img_4_3_load_23, i3 2, i24 %pad_img_4_4_load_23, i3 3, i24 %pad_img_4_5_load_23, i3 4, i24 %pad_img_4_6_load_23, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6495 'sparsemux' 'tmp_164' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6496 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_23 = load i5 %pad_img_5_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6496 'load' 'pad_img_5_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6497 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_23 = load i5 %pad_img_5_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6497 'load' 'pad_img_5_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6498 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_23 = load i5 %pad_img_5_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6498 'load' 'pad_img_5_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6499 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_23 = load i5 %pad_img_5_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6499 'load' 'pad_img_5_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6500 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_23 = load i5 %pad_img_5_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6500 'load' 'pad_img_5_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6501 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_23 = load i5 %pad_img_5_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6501 'load' 'pad_img_5_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6502 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_23 = load i5 %pad_img_5_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6502 'load' 'pad_img_5_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6503 [1/1] (2.18ns)   --->   "%tmp_165 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_5_0_load_23, i3 6, i24 %pad_img_5_1_load_23, i3 0, i24 %pad_img_5_2_load_23, i3 1, i24 %pad_img_5_3_load_23, i3 2, i24 %pad_img_5_4_load_23, i3 3, i24 %pad_img_5_5_load_23, i3 4, i24 %pad_img_5_6_load_23, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6503 'sparsemux' 'tmp_165' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6504 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_23 = load i5 %pad_img_6_0_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6504 'load' 'pad_img_6_0_load_23' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6505 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_23 = load i5 %pad_img_6_1_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6505 'load' 'pad_img_6_1_load_23' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6506 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_23 = load i5 %pad_img_6_2_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6506 'load' 'pad_img_6_2_load_23' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6507 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_23 = load i5 %pad_img_6_3_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6507 'load' 'pad_img_6_3_load_23' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6508 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_23 = load i5 %pad_img_6_4_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6508 'load' 'pad_img_6_4_load_23' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6509 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_23 = load i5 %pad_img_6_5_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6509 'load' 'pad_img_6_5_load_23' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6510 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_23 = load i5 %pad_img_6_6_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6510 'load' 'pad_img_6_6_load_23' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6511 [1/1] (2.18ns)   --->   "%tmp_166 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_6_0_load_23, i3 6, i24 %pad_img_6_1_load_23, i3 0, i24 %pad_img_6_2_load_23, i3 1, i24 %pad_img_6_3_load_23, i3 2, i24 %pad_img_6_4_load_23, i3 3, i24 %pad_img_6_5_load_23, i3 4, i24 %pad_img_6_6_load_23, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6511 'sparsemux' 'tmp_166' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6512 [1/1] (2.18ns)   --->   "%pixel_62 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %tmp_160, i3 5, i24 %tmp_161, i3 6, i24 %tmp_162, i3 0, i24 %tmp_163, i3 1, i24 %tmp_164, i3 2, i24 %tmp_165, i3 3, i24 %tmp_166, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6512 'sparsemux' 'pixel_62' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6513 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_24 = load i5 %pad_img_0_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6513 'load' 'pad_img_0_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6514 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_24 = load i5 %pad_img_0_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6514 'load' 'pad_img_0_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6515 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_24 = load i5 %pad_img_0_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6515 'load' 'pad_img_0_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6516 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_24 = load i5 %pad_img_0_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6516 'load' 'pad_img_0_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6517 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_24 = load i5 %pad_img_0_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6517 'load' 'pad_img_0_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6518 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_24 = load i5 %pad_img_0_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6518 'load' 'pad_img_0_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6519 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_24 = load i5 %pad_img_0_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6519 'load' 'pad_img_0_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6520 [1/1] (2.18ns)   --->   "%tmp_167 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_24, i3 5, i24 %pad_img_0_1_load_24, i3 6, i24 %pad_img_0_2_load_24, i3 0, i24 %pad_img_0_3_load_24, i3 1, i24 %pad_img_0_4_load_24, i3 2, i24 %pad_img_0_5_load_24, i3 3, i24 %pad_img_0_6_load_24, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6520 'sparsemux' 'tmp_167' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6521 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_24 = load i5 %pad_img_1_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6521 'load' 'pad_img_1_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6522 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_24 = load i5 %pad_img_1_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6522 'load' 'pad_img_1_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6523 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_24 = load i5 %pad_img_1_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6523 'load' 'pad_img_1_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6524 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_24 = load i5 %pad_img_1_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6524 'load' 'pad_img_1_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6525 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_24 = load i5 %pad_img_1_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6525 'load' 'pad_img_1_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6526 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_24 = load i5 %pad_img_1_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6526 'load' 'pad_img_1_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6527 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_24 = load i5 %pad_img_1_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6527 'load' 'pad_img_1_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6528 [1/1] (2.18ns)   --->   "%tmp_168 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_24, i3 5, i24 %pad_img_1_1_load_24, i3 6, i24 %pad_img_1_2_load_24, i3 0, i24 %pad_img_1_3_load_24, i3 1, i24 %pad_img_1_4_load_24, i3 2, i24 %pad_img_1_5_load_24, i3 3, i24 %pad_img_1_6_load_24, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6528 'sparsemux' 'tmp_168' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6529 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_24 = load i5 %pad_img_2_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6529 'load' 'pad_img_2_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6530 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_24 = load i5 %pad_img_2_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6530 'load' 'pad_img_2_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6531 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_24 = load i5 %pad_img_2_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6531 'load' 'pad_img_2_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6532 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_24 = load i5 %pad_img_2_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6532 'load' 'pad_img_2_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6533 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_24 = load i5 %pad_img_2_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6533 'load' 'pad_img_2_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6534 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_24 = load i5 %pad_img_2_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6534 'load' 'pad_img_2_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6535 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_24 = load i5 %pad_img_2_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6535 'load' 'pad_img_2_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6536 [1/1] (2.18ns)   --->   "%tmp_169 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_24, i3 5, i24 %pad_img_2_1_load_24, i3 6, i24 %pad_img_2_2_load_24, i3 0, i24 %pad_img_2_3_load_24, i3 1, i24 %pad_img_2_4_load_24, i3 2, i24 %pad_img_2_5_load_24, i3 3, i24 %pad_img_2_6_load_24, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6536 'sparsemux' 'tmp_169' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6537 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_24 = load i5 %pad_img_3_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6537 'load' 'pad_img_3_0_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6538 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_24 = load i5 %pad_img_3_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6538 'load' 'pad_img_3_1_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6539 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_24 = load i5 %pad_img_3_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6539 'load' 'pad_img_3_2_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6540 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_24 = load i5 %pad_img_3_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6540 'load' 'pad_img_3_3_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6541 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_24 = load i5 %pad_img_3_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6541 'load' 'pad_img_3_4_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6542 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_24 = load i5 %pad_img_3_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6542 'load' 'pad_img_3_5_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6543 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_24 = load i5 %pad_img_3_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6543 'load' 'pad_img_3_6_load_24' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6544 [1/1] (2.18ns)   --->   "%tmp_170 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_24, i3 5, i24 %pad_img_3_1_load_24, i3 6, i24 %pad_img_3_2_load_24, i3 0, i24 %pad_img_3_3_load_24, i3 1, i24 %pad_img_3_4_load_24, i3 2, i24 %pad_img_3_5_load_24, i3 3, i24 %pad_img_3_6_load_24, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6544 'sparsemux' 'tmp_170' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6545 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_24 = load i5 %pad_img_4_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6545 'load' 'pad_img_4_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6546 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_24 = load i5 %pad_img_4_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6546 'load' 'pad_img_4_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6547 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_24 = load i5 %pad_img_4_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6547 'load' 'pad_img_4_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6548 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_24 = load i5 %pad_img_4_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6548 'load' 'pad_img_4_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6549 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_24 = load i5 %pad_img_4_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6549 'load' 'pad_img_4_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6550 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_24 = load i5 %pad_img_4_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6550 'load' 'pad_img_4_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6551 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_24 = load i5 %pad_img_4_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6551 'load' 'pad_img_4_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6552 [1/1] (2.18ns)   --->   "%tmp_171 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_4_0_load_24, i3 5, i24 %pad_img_4_1_load_24, i3 6, i24 %pad_img_4_2_load_24, i3 0, i24 %pad_img_4_3_load_24, i3 1, i24 %pad_img_4_4_load_24, i3 2, i24 %pad_img_4_5_load_24, i3 3, i24 %pad_img_4_6_load_24, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6552 'sparsemux' 'tmp_171' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6553 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_24 = load i5 %pad_img_5_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6553 'load' 'pad_img_5_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6554 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_24 = load i5 %pad_img_5_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6554 'load' 'pad_img_5_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6555 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_24 = load i5 %pad_img_5_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6555 'load' 'pad_img_5_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6556 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_24 = load i5 %pad_img_5_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6556 'load' 'pad_img_5_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6557 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_24 = load i5 %pad_img_5_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6557 'load' 'pad_img_5_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6558 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_24 = load i5 %pad_img_5_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6558 'load' 'pad_img_5_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6559 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_24 = load i5 %pad_img_5_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6559 'load' 'pad_img_5_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6560 [1/1] (2.18ns)   --->   "%tmp_172 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_5_0_load_24, i3 5, i24 %pad_img_5_1_load_24, i3 6, i24 %pad_img_5_2_load_24, i3 0, i24 %pad_img_5_3_load_24, i3 1, i24 %pad_img_5_4_load_24, i3 2, i24 %pad_img_5_5_load_24, i3 3, i24 %pad_img_5_6_load_24, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6560 'sparsemux' 'tmp_172' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6561 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_24 = load i5 %pad_img_6_0_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6561 'load' 'pad_img_6_0_load_24' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6562 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_24 = load i5 %pad_img_6_1_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6562 'load' 'pad_img_6_1_load_24' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6563 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_24 = load i5 %pad_img_6_2_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6563 'load' 'pad_img_6_2_load_24' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6564 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_24 = load i5 %pad_img_6_3_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6564 'load' 'pad_img_6_3_load_24' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6565 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_24 = load i5 %pad_img_6_4_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6565 'load' 'pad_img_6_4_load_24' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6566 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_24 = load i5 %pad_img_6_5_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6566 'load' 'pad_img_6_5_load_24' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6567 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_24 = load i5 %pad_img_6_6_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6567 'load' 'pad_img_6_6_load_24' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6568 [1/1] (2.18ns)   --->   "%tmp_173 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_6_0_load_24, i3 5, i24 %pad_img_6_1_load_24, i3 6, i24 %pad_img_6_2_load_24, i3 0, i24 %pad_img_6_3_load_24, i3 1, i24 %pad_img_6_4_load_24, i3 2, i24 %pad_img_6_5_load_24, i3 3, i24 %pad_img_6_6_load_24, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6568 'sparsemux' 'tmp_173' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6569 [1/1] (2.18ns)   --->   "%pixel_63 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %tmp_167, i3 5, i24 %tmp_168, i3 6, i24 %tmp_169, i3 0, i24 %tmp_170, i3 1, i24 %tmp_171, i3 2, i24 %tmp_172, i3 3, i24 %tmp_173, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6569 'sparsemux' 'pixel_63' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6570 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_25 = load i5 %pad_img_0_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6570 'load' 'pad_img_0_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6571 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_25 = load i5 %pad_img_0_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6571 'load' 'pad_img_0_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6572 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_25 = load i5 %pad_img_0_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6572 'load' 'pad_img_0_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6573 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_25 = load i5 %pad_img_0_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6573 'load' 'pad_img_0_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6574 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_25 = load i5 %pad_img_0_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6574 'load' 'pad_img_0_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6575 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_25 = load i5 %pad_img_0_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6575 'load' 'pad_img_0_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6576 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_25 = load i5 %pad_img_0_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6576 'load' 'pad_img_0_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6577 [1/1] (2.18ns)   --->   "%tmp_174 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_25, i3 4, i24 %pad_img_0_1_load_25, i3 5, i24 %pad_img_0_2_load_25, i3 6, i24 %pad_img_0_3_load_25, i3 0, i24 %pad_img_0_4_load_25, i3 1, i24 %pad_img_0_5_load_25, i3 2, i24 %pad_img_0_6_load_25, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6577 'sparsemux' 'tmp_174' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6578 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_25 = load i5 %pad_img_1_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6578 'load' 'pad_img_1_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6579 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_25 = load i5 %pad_img_1_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6579 'load' 'pad_img_1_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6580 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_25 = load i5 %pad_img_1_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6580 'load' 'pad_img_1_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6581 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_25 = load i5 %pad_img_1_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6581 'load' 'pad_img_1_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6582 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_25 = load i5 %pad_img_1_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6582 'load' 'pad_img_1_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6583 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_25 = load i5 %pad_img_1_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6583 'load' 'pad_img_1_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6584 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_25 = load i5 %pad_img_1_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6584 'load' 'pad_img_1_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6585 [1/1] (2.18ns)   --->   "%tmp_175 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_25, i3 4, i24 %pad_img_1_1_load_25, i3 5, i24 %pad_img_1_2_load_25, i3 6, i24 %pad_img_1_3_load_25, i3 0, i24 %pad_img_1_4_load_25, i3 1, i24 %pad_img_1_5_load_25, i3 2, i24 %pad_img_1_6_load_25, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6585 'sparsemux' 'tmp_175' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6586 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_25 = load i5 %pad_img_2_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6586 'load' 'pad_img_2_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6587 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_25 = load i5 %pad_img_2_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6587 'load' 'pad_img_2_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6588 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_25 = load i5 %pad_img_2_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6588 'load' 'pad_img_2_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6589 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_25 = load i5 %pad_img_2_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6589 'load' 'pad_img_2_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6590 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_25 = load i5 %pad_img_2_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6590 'load' 'pad_img_2_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6591 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_25 = load i5 %pad_img_2_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6591 'load' 'pad_img_2_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6592 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_25 = load i5 %pad_img_2_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6592 'load' 'pad_img_2_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6593 [1/1] (2.18ns)   --->   "%tmp_176 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_25, i3 4, i24 %pad_img_2_1_load_25, i3 5, i24 %pad_img_2_2_load_25, i3 6, i24 %pad_img_2_3_load_25, i3 0, i24 %pad_img_2_4_load_25, i3 1, i24 %pad_img_2_5_load_25, i3 2, i24 %pad_img_2_6_load_25, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6593 'sparsemux' 'tmp_176' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6594 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_25 = load i5 %pad_img_3_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6594 'load' 'pad_img_3_0_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6595 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_25 = load i5 %pad_img_3_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6595 'load' 'pad_img_3_1_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6596 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_25 = load i5 %pad_img_3_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6596 'load' 'pad_img_3_2_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6597 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_25 = load i5 %pad_img_3_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6597 'load' 'pad_img_3_3_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6598 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_25 = load i5 %pad_img_3_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6598 'load' 'pad_img_3_4_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6599 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_25 = load i5 %pad_img_3_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6599 'load' 'pad_img_3_5_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6600 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_25 = load i5 %pad_img_3_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6600 'load' 'pad_img_3_6_load_25' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6601 [1/1] (2.18ns)   --->   "%tmp_177 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_25, i3 4, i24 %pad_img_3_1_load_25, i3 5, i24 %pad_img_3_2_load_25, i3 6, i24 %pad_img_3_3_load_25, i3 0, i24 %pad_img_3_4_load_25, i3 1, i24 %pad_img_3_5_load_25, i3 2, i24 %pad_img_3_6_load_25, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6601 'sparsemux' 'tmp_177' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6602 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_25 = load i5 %pad_img_4_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6602 'load' 'pad_img_4_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6603 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_25 = load i5 %pad_img_4_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6603 'load' 'pad_img_4_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6604 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_25 = load i5 %pad_img_4_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6604 'load' 'pad_img_4_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6605 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_25 = load i5 %pad_img_4_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6605 'load' 'pad_img_4_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6606 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_25 = load i5 %pad_img_4_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6606 'load' 'pad_img_4_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6607 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_25 = load i5 %pad_img_4_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6607 'load' 'pad_img_4_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6608 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_25 = load i5 %pad_img_4_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6608 'load' 'pad_img_4_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6609 [1/1] (2.18ns)   --->   "%tmp_178 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_4_0_load_25, i3 4, i24 %pad_img_4_1_load_25, i3 5, i24 %pad_img_4_2_load_25, i3 6, i24 %pad_img_4_3_load_25, i3 0, i24 %pad_img_4_4_load_25, i3 1, i24 %pad_img_4_5_load_25, i3 2, i24 %pad_img_4_6_load_25, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6609 'sparsemux' 'tmp_178' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6610 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_25 = load i5 %pad_img_5_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6610 'load' 'pad_img_5_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6611 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_25 = load i5 %pad_img_5_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6611 'load' 'pad_img_5_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6612 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_25 = load i5 %pad_img_5_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6612 'load' 'pad_img_5_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6613 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_25 = load i5 %pad_img_5_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6613 'load' 'pad_img_5_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6614 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_25 = load i5 %pad_img_5_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6614 'load' 'pad_img_5_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6615 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_25 = load i5 %pad_img_5_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6615 'load' 'pad_img_5_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6616 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_25 = load i5 %pad_img_5_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6616 'load' 'pad_img_5_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6617 [1/1] (2.18ns)   --->   "%tmp_179 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_5_0_load_25, i3 4, i24 %pad_img_5_1_load_25, i3 5, i24 %pad_img_5_2_load_25, i3 6, i24 %pad_img_5_3_load_25, i3 0, i24 %pad_img_5_4_load_25, i3 1, i24 %pad_img_5_5_load_25, i3 2, i24 %pad_img_5_6_load_25, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6617 'sparsemux' 'tmp_179' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6618 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_25 = load i5 %pad_img_6_0_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6618 'load' 'pad_img_6_0_load_25' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6619 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_25 = load i5 %pad_img_6_1_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6619 'load' 'pad_img_6_1_load_25' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6620 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_25 = load i5 %pad_img_6_2_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6620 'load' 'pad_img_6_2_load_25' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6621 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_25 = load i5 %pad_img_6_3_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6621 'load' 'pad_img_6_3_load_25' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6622 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_25 = load i5 %pad_img_6_4_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6622 'load' 'pad_img_6_4_load_25' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6623 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_25 = load i5 %pad_img_6_5_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6623 'load' 'pad_img_6_5_load_25' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6624 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_25 = load i5 %pad_img_6_6_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6624 'load' 'pad_img_6_6_load_25' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6625 [1/1] (2.18ns)   --->   "%tmp_180 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_6_0_load_25, i3 4, i24 %pad_img_6_1_load_25, i3 5, i24 %pad_img_6_2_load_25, i3 6, i24 %pad_img_6_3_load_25, i3 0, i24 %pad_img_6_4_load_25, i3 1, i24 %pad_img_6_5_load_25, i3 2, i24 %pad_img_6_6_load_25, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6625 'sparsemux' 'tmp_180' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6626 [1/1] (2.18ns)   --->   "%pixel_64 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %tmp_174, i3 5, i24 %tmp_175, i3 6, i24 %tmp_176, i3 0, i24 %tmp_177, i3 1, i24 %tmp_178, i3 2, i24 %tmp_179, i3 3, i24 %tmp_180, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6626 'sparsemux' 'pixel_64' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6627 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_26 = load i5 %pad_img_0_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6627 'load' 'pad_img_0_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6628 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_26 = load i5 %pad_img_0_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6628 'load' 'pad_img_0_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6629 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_26 = load i5 %pad_img_0_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6629 'load' 'pad_img_0_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6630 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_26 = load i5 %pad_img_0_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6630 'load' 'pad_img_0_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6631 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_26 = load i5 %pad_img_0_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6631 'load' 'pad_img_0_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6632 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_26 = load i5 %pad_img_0_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6632 'load' 'pad_img_0_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6633 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_26 = load i5 %pad_img_0_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6633 'load' 'pad_img_0_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6634 [1/1] (2.18ns)   --->   "%tmp_181 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_26, i3 3, i24 %pad_img_0_1_load_26, i3 4, i24 %pad_img_0_2_load_26, i3 5, i24 %pad_img_0_3_load_26, i3 6, i24 %pad_img_0_4_load_26, i3 0, i24 %pad_img_0_5_load_26, i3 1, i24 %pad_img_0_6_load_26, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6634 'sparsemux' 'tmp_181' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6635 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_26 = load i5 %pad_img_1_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6635 'load' 'pad_img_1_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6636 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_26 = load i5 %pad_img_1_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6636 'load' 'pad_img_1_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6637 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_26 = load i5 %pad_img_1_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6637 'load' 'pad_img_1_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6638 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_26 = load i5 %pad_img_1_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6638 'load' 'pad_img_1_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6639 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_26 = load i5 %pad_img_1_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6639 'load' 'pad_img_1_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6640 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_26 = load i5 %pad_img_1_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6640 'load' 'pad_img_1_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6641 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_26 = load i5 %pad_img_1_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6641 'load' 'pad_img_1_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6642 [1/1] (2.18ns)   --->   "%tmp_182 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_26, i3 3, i24 %pad_img_1_1_load_26, i3 4, i24 %pad_img_1_2_load_26, i3 5, i24 %pad_img_1_3_load_26, i3 6, i24 %pad_img_1_4_load_26, i3 0, i24 %pad_img_1_5_load_26, i3 1, i24 %pad_img_1_6_load_26, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6642 'sparsemux' 'tmp_182' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6643 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_26 = load i5 %pad_img_2_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6643 'load' 'pad_img_2_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6644 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_26 = load i5 %pad_img_2_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6644 'load' 'pad_img_2_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6645 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_26 = load i5 %pad_img_2_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6645 'load' 'pad_img_2_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6646 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_26 = load i5 %pad_img_2_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6646 'load' 'pad_img_2_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6647 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_26 = load i5 %pad_img_2_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6647 'load' 'pad_img_2_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6648 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_26 = load i5 %pad_img_2_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6648 'load' 'pad_img_2_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6649 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_26 = load i5 %pad_img_2_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6649 'load' 'pad_img_2_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6650 [1/1] (2.18ns)   --->   "%tmp_183 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_26, i3 3, i24 %pad_img_2_1_load_26, i3 4, i24 %pad_img_2_2_load_26, i3 5, i24 %pad_img_2_3_load_26, i3 6, i24 %pad_img_2_4_load_26, i3 0, i24 %pad_img_2_5_load_26, i3 1, i24 %pad_img_2_6_load_26, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6650 'sparsemux' 'tmp_183' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6651 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_26 = load i5 %pad_img_3_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6651 'load' 'pad_img_3_0_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6652 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_26 = load i5 %pad_img_3_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6652 'load' 'pad_img_3_1_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6653 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_26 = load i5 %pad_img_3_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6653 'load' 'pad_img_3_2_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6654 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_26 = load i5 %pad_img_3_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6654 'load' 'pad_img_3_3_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6655 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_26 = load i5 %pad_img_3_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6655 'load' 'pad_img_3_4_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6656 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_26 = load i5 %pad_img_3_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6656 'load' 'pad_img_3_5_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6657 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_26 = load i5 %pad_img_3_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6657 'load' 'pad_img_3_6_load_26' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6658 [1/1] (2.18ns)   --->   "%tmp_184 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_26, i3 3, i24 %pad_img_3_1_load_26, i3 4, i24 %pad_img_3_2_load_26, i3 5, i24 %pad_img_3_3_load_26, i3 6, i24 %pad_img_3_4_load_26, i3 0, i24 %pad_img_3_5_load_26, i3 1, i24 %pad_img_3_6_load_26, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6658 'sparsemux' 'tmp_184' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6659 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_26 = load i5 %pad_img_4_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6659 'load' 'pad_img_4_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6660 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_26 = load i5 %pad_img_4_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6660 'load' 'pad_img_4_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6661 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_26 = load i5 %pad_img_4_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6661 'load' 'pad_img_4_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6662 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_26 = load i5 %pad_img_4_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6662 'load' 'pad_img_4_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6663 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_26 = load i5 %pad_img_4_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6663 'load' 'pad_img_4_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6664 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_26 = load i5 %pad_img_4_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6664 'load' 'pad_img_4_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6665 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_26 = load i5 %pad_img_4_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6665 'load' 'pad_img_4_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6666 [1/1] (2.18ns)   --->   "%tmp_185 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_4_0_load_26, i3 3, i24 %pad_img_4_1_load_26, i3 4, i24 %pad_img_4_2_load_26, i3 5, i24 %pad_img_4_3_load_26, i3 6, i24 %pad_img_4_4_load_26, i3 0, i24 %pad_img_4_5_load_26, i3 1, i24 %pad_img_4_6_load_26, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6666 'sparsemux' 'tmp_185' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6667 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_26 = load i5 %pad_img_5_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6667 'load' 'pad_img_5_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6668 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_26 = load i5 %pad_img_5_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6668 'load' 'pad_img_5_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6669 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_26 = load i5 %pad_img_5_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6669 'load' 'pad_img_5_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6670 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_26 = load i5 %pad_img_5_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6670 'load' 'pad_img_5_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6671 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_26 = load i5 %pad_img_5_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6671 'load' 'pad_img_5_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6672 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_26 = load i5 %pad_img_5_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6672 'load' 'pad_img_5_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6673 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_26 = load i5 %pad_img_5_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6673 'load' 'pad_img_5_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6674 [1/1] (2.18ns)   --->   "%tmp_186 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_5_0_load_26, i3 3, i24 %pad_img_5_1_load_26, i3 4, i24 %pad_img_5_2_load_26, i3 5, i24 %pad_img_5_3_load_26, i3 6, i24 %pad_img_5_4_load_26, i3 0, i24 %pad_img_5_5_load_26, i3 1, i24 %pad_img_5_6_load_26, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6674 'sparsemux' 'tmp_186' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6675 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_26 = load i5 %pad_img_6_0_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6675 'load' 'pad_img_6_0_load_26' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6676 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_26 = load i5 %pad_img_6_1_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6676 'load' 'pad_img_6_1_load_26' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6677 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_26 = load i5 %pad_img_6_2_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6677 'load' 'pad_img_6_2_load_26' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6678 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_26 = load i5 %pad_img_6_3_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6678 'load' 'pad_img_6_3_load_26' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6679 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_26 = load i5 %pad_img_6_4_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6679 'load' 'pad_img_6_4_load_26' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6680 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_26 = load i5 %pad_img_6_5_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6680 'load' 'pad_img_6_5_load_26' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6681 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_26 = load i5 %pad_img_6_6_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6681 'load' 'pad_img_6_6_load_26' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6682 [1/1] (2.18ns)   --->   "%tmp_187 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_6_0_load_26, i3 3, i24 %pad_img_6_1_load_26, i3 4, i24 %pad_img_6_2_load_26, i3 5, i24 %pad_img_6_3_load_26, i3 6, i24 %pad_img_6_4_load_26, i3 0, i24 %pad_img_6_5_load_26, i3 1, i24 %pad_img_6_6_load_26, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6682 'sparsemux' 'tmp_187' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6683 [1/1] (2.18ns)   --->   "%pixel_65 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %tmp_181, i3 5, i24 %tmp_182, i3 6, i24 %tmp_183, i3 0, i24 %tmp_184, i3 1, i24 %tmp_185, i3 2, i24 %tmp_186, i3 3, i24 %tmp_187, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6683 'sparsemux' 'pixel_65' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6684 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_27 = load i5 %pad_img_0_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6684 'load' 'pad_img_0_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6685 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_27 = load i5 %pad_img_0_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6685 'load' 'pad_img_0_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6686 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_27 = load i5 %pad_img_0_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6686 'load' 'pad_img_0_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6687 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_27 = load i5 %pad_img_0_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6687 'load' 'pad_img_0_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6688 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_27 = load i5 %pad_img_0_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6688 'load' 'pad_img_0_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6689 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_27 = load i5 %pad_img_0_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6689 'load' 'pad_img_0_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6690 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_27 = load i5 %pad_img_0_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6690 'load' 'pad_img_0_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6691 [1/1] (2.18ns)   --->   "%tmp_188 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_27, i3 2, i24 %pad_img_0_1_load_27, i3 3, i24 %pad_img_0_2_load_27, i3 4, i24 %pad_img_0_3_load_27, i3 5, i24 %pad_img_0_4_load_27, i3 6, i24 %pad_img_0_5_load_27, i3 0, i24 %pad_img_0_6_load_27, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6691 'sparsemux' 'tmp_188' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6692 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_27 = load i5 %pad_img_1_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6692 'load' 'pad_img_1_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6693 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_27 = load i5 %pad_img_1_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6693 'load' 'pad_img_1_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6694 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_27 = load i5 %pad_img_1_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6694 'load' 'pad_img_1_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6695 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_27 = load i5 %pad_img_1_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6695 'load' 'pad_img_1_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6696 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_27 = load i5 %pad_img_1_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6696 'load' 'pad_img_1_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6697 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_27 = load i5 %pad_img_1_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6697 'load' 'pad_img_1_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6698 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_27 = load i5 %pad_img_1_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6698 'load' 'pad_img_1_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6699 [1/1] (2.18ns)   --->   "%tmp_189 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_27, i3 2, i24 %pad_img_1_1_load_27, i3 3, i24 %pad_img_1_2_load_27, i3 4, i24 %pad_img_1_3_load_27, i3 5, i24 %pad_img_1_4_load_27, i3 6, i24 %pad_img_1_5_load_27, i3 0, i24 %pad_img_1_6_load_27, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6699 'sparsemux' 'tmp_189' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6700 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_27 = load i5 %pad_img_2_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6700 'load' 'pad_img_2_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6701 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_27 = load i5 %pad_img_2_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6701 'load' 'pad_img_2_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6702 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_27 = load i5 %pad_img_2_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6702 'load' 'pad_img_2_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6703 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_27 = load i5 %pad_img_2_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6703 'load' 'pad_img_2_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6704 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_27 = load i5 %pad_img_2_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6704 'load' 'pad_img_2_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6705 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_27 = load i5 %pad_img_2_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6705 'load' 'pad_img_2_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6706 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_27 = load i5 %pad_img_2_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6706 'load' 'pad_img_2_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6707 [1/1] (2.18ns)   --->   "%tmp_190 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_27, i3 2, i24 %pad_img_2_1_load_27, i3 3, i24 %pad_img_2_2_load_27, i3 4, i24 %pad_img_2_3_load_27, i3 5, i24 %pad_img_2_4_load_27, i3 6, i24 %pad_img_2_5_load_27, i3 0, i24 %pad_img_2_6_load_27, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6707 'sparsemux' 'tmp_190' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6708 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_27 = load i5 %pad_img_3_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6708 'load' 'pad_img_3_0_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6709 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_27 = load i5 %pad_img_3_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6709 'load' 'pad_img_3_1_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6710 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_27 = load i5 %pad_img_3_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6710 'load' 'pad_img_3_2_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6711 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_27 = load i5 %pad_img_3_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6711 'load' 'pad_img_3_3_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6712 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_27 = load i5 %pad_img_3_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6712 'load' 'pad_img_3_4_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6713 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_27 = load i5 %pad_img_3_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6713 'load' 'pad_img_3_5_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6714 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_27 = load i5 %pad_img_3_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6714 'load' 'pad_img_3_6_load_27' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6715 [1/1] (2.18ns)   --->   "%tmp_191 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_27, i3 2, i24 %pad_img_3_1_load_27, i3 3, i24 %pad_img_3_2_load_27, i3 4, i24 %pad_img_3_3_load_27, i3 5, i24 %pad_img_3_4_load_27, i3 6, i24 %pad_img_3_5_load_27, i3 0, i24 %pad_img_3_6_load_27, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6715 'sparsemux' 'tmp_191' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6716 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_27 = load i5 %pad_img_4_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6716 'load' 'pad_img_4_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6717 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_27 = load i5 %pad_img_4_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6717 'load' 'pad_img_4_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6718 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_27 = load i5 %pad_img_4_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6718 'load' 'pad_img_4_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6719 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_27 = load i5 %pad_img_4_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6719 'load' 'pad_img_4_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6720 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_27 = load i5 %pad_img_4_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6720 'load' 'pad_img_4_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6721 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_27 = load i5 %pad_img_4_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6721 'load' 'pad_img_4_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6722 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_27 = load i5 %pad_img_4_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6722 'load' 'pad_img_4_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6723 [1/1] (2.18ns)   --->   "%tmp_192 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_4_0_load_27, i3 2, i24 %pad_img_4_1_load_27, i3 3, i24 %pad_img_4_2_load_27, i3 4, i24 %pad_img_4_3_load_27, i3 5, i24 %pad_img_4_4_load_27, i3 6, i24 %pad_img_4_5_load_27, i3 0, i24 %pad_img_4_6_load_27, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6723 'sparsemux' 'tmp_192' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6724 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_27 = load i5 %pad_img_5_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6724 'load' 'pad_img_5_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6725 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_27 = load i5 %pad_img_5_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6725 'load' 'pad_img_5_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6726 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_27 = load i5 %pad_img_5_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6726 'load' 'pad_img_5_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6727 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_27 = load i5 %pad_img_5_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6727 'load' 'pad_img_5_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6728 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_27 = load i5 %pad_img_5_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6728 'load' 'pad_img_5_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6729 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_27 = load i5 %pad_img_5_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6729 'load' 'pad_img_5_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6730 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_27 = load i5 %pad_img_5_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6730 'load' 'pad_img_5_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6731 [1/1] (2.18ns)   --->   "%tmp_193 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_5_0_load_27, i3 2, i24 %pad_img_5_1_load_27, i3 3, i24 %pad_img_5_2_load_27, i3 4, i24 %pad_img_5_3_load_27, i3 5, i24 %pad_img_5_4_load_27, i3 6, i24 %pad_img_5_5_load_27, i3 0, i24 %pad_img_5_6_load_27, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6731 'sparsemux' 'tmp_193' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6732 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_27 = load i5 %pad_img_6_0_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6732 'load' 'pad_img_6_0_load_27' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6733 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_27 = load i5 %pad_img_6_1_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6733 'load' 'pad_img_6_1_load_27' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6734 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_27 = load i5 %pad_img_6_2_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6734 'load' 'pad_img_6_2_load_27' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6735 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_27 = load i5 %pad_img_6_3_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6735 'load' 'pad_img_6_3_load_27' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6736 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_27 = load i5 %pad_img_6_4_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6736 'load' 'pad_img_6_4_load_27' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6737 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_27 = load i5 %pad_img_6_5_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6737 'load' 'pad_img_6_5_load_27' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6738 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_27 = load i5 %pad_img_6_6_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6738 'load' 'pad_img_6_6_load_27' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6739 [1/1] (2.18ns)   --->   "%tmp_194 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_6_0_load_27, i3 2, i24 %pad_img_6_1_load_27, i3 3, i24 %pad_img_6_2_load_27, i3 4, i24 %pad_img_6_3_load_27, i3 5, i24 %pad_img_6_4_load_27, i3 6, i24 %pad_img_6_5_load_27, i3 0, i24 %pad_img_6_6_load_27, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6739 'sparsemux' 'tmp_194' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6740 [1/1] (2.18ns)   --->   "%pixel_66 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %tmp_188, i3 5, i24 %tmp_189, i3 6, i24 %tmp_190, i3 0, i24 %tmp_191, i3 1, i24 %tmp_192, i3 2, i24 %tmp_193, i3 3, i24 %tmp_194, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6740 'sparsemux' 'pixel_66' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6741 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_28 = load i5 %pad_img_0_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6741 'load' 'pad_img_0_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6742 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_28 = load i5 %pad_img_0_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6742 'load' 'pad_img_0_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6743 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_28 = load i5 %pad_img_0_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6743 'load' 'pad_img_0_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6744 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_28 = load i5 %pad_img_0_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6744 'load' 'pad_img_0_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6745 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_28 = load i5 %pad_img_0_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6745 'load' 'pad_img_0_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6746 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_28 = load i5 %pad_img_0_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6746 'load' 'pad_img_0_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6747 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_28 = load i5 %pad_img_0_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6747 'load' 'pad_img_0_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6748 [1/1] (2.18ns)   --->   "%tmp_195 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_28, i3 1, i24 %pad_img_0_1_load_28, i3 2, i24 %pad_img_0_2_load_28, i3 3, i24 %pad_img_0_3_load_28, i3 4, i24 %pad_img_0_4_load_28, i3 5, i24 %pad_img_0_5_load_28, i3 6, i24 %pad_img_0_6_load_28, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6748 'sparsemux' 'tmp_195' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6749 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_28 = load i5 %pad_img_1_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6749 'load' 'pad_img_1_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6750 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_28 = load i5 %pad_img_1_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6750 'load' 'pad_img_1_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6751 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_28 = load i5 %pad_img_1_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6751 'load' 'pad_img_1_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6752 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_28 = load i5 %pad_img_1_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6752 'load' 'pad_img_1_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6753 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_28 = load i5 %pad_img_1_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6753 'load' 'pad_img_1_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6754 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_28 = load i5 %pad_img_1_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6754 'load' 'pad_img_1_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6755 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_28 = load i5 %pad_img_1_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6755 'load' 'pad_img_1_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6756 [1/1] (2.18ns)   --->   "%tmp_196 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_28, i3 1, i24 %pad_img_1_1_load_28, i3 2, i24 %pad_img_1_2_load_28, i3 3, i24 %pad_img_1_3_load_28, i3 4, i24 %pad_img_1_4_load_28, i3 5, i24 %pad_img_1_5_load_28, i3 6, i24 %pad_img_1_6_load_28, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6756 'sparsemux' 'tmp_196' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6757 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_28 = load i5 %pad_img_2_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6757 'load' 'pad_img_2_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6758 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_28 = load i5 %pad_img_2_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6758 'load' 'pad_img_2_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6759 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_28 = load i5 %pad_img_2_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6759 'load' 'pad_img_2_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6760 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_28 = load i5 %pad_img_2_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6760 'load' 'pad_img_2_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6761 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_28 = load i5 %pad_img_2_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6761 'load' 'pad_img_2_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6762 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_28 = load i5 %pad_img_2_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6762 'load' 'pad_img_2_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6763 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_28 = load i5 %pad_img_2_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6763 'load' 'pad_img_2_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6764 [1/1] (2.18ns)   --->   "%tmp_197 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_28, i3 1, i24 %pad_img_2_1_load_28, i3 2, i24 %pad_img_2_2_load_28, i3 3, i24 %pad_img_2_3_load_28, i3 4, i24 %pad_img_2_4_load_28, i3 5, i24 %pad_img_2_5_load_28, i3 6, i24 %pad_img_2_6_load_28, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6764 'sparsemux' 'tmp_197' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6765 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_28 = load i5 %pad_img_3_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6765 'load' 'pad_img_3_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6766 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_28 = load i5 %pad_img_3_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6766 'load' 'pad_img_3_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6767 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_28 = load i5 %pad_img_3_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6767 'load' 'pad_img_3_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6768 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_28 = load i5 %pad_img_3_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6768 'load' 'pad_img_3_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6769 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_28 = load i5 %pad_img_3_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6769 'load' 'pad_img_3_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6770 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_28 = load i5 %pad_img_3_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6770 'load' 'pad_img_3_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6771 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_28 = load i5 %pad_img_3_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6771 'load' 'pad_img_3_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6772 [1/1] (2.18ns)   --->   "%tmp_198 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_28, i3 1, i24 %pad_img_3_1_load_28, i3 2, i24 %pad_img_3_2_load_28, i3 3, i24 %pad_img_3_3_load_28, i3 4, i24 %pad_img_3_4_load_28, i3 5, i24 %pad_img_3_5_load_28, i3 6, i24 %pad_img_3_6_load_28, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6772 'sparsemux' 'tmp_198' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6773 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_28 = load i5 %pad_img_4_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6773 'load' 'pad_img_4_0_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6774 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_28 = load i5 %pad_img_4_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6774 'load' 'pad_img_4_1_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6775 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_28 = load i5 %pad_img_4_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6775 'load' 'pad_img_4_2_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6776 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_28 = load i5 %pad_img_4_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6776 'load' 'pad_img_4_3_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6777 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_28 = load i5 %pad_img_4_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6777 'load' 'pad_img_4_4_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6778 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_28 = load i5 %pad_img_4_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6778 'load' 'pad_img_4_5_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6779 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_28 = load i5 %pad_img_4_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6779 'load' 'pad_img_4_6_load_28' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6780 [1/1] (2.18ns)   --->   "%tmp_199 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_4_0_load_28, i3 1, i24 %pad_img_4_1_load_28, i3 2, i24 %pad_img_4_2_load_28, i3 3, i24 %pad_img_4_3_load_28, i3 4, i24 %pad_img_4_4_load_28, i3 5, i24 %pad_img_4_5_load_28, i3 6, i24 %pad_img_4_6_load_28, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6780 'sparsemux' 'tmp_199' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6781 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_28 = load i5 %pad_img_5_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6781 'load' 'pad_img_5_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6782 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_28 = load i5 %pad_img_5_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6782 'load' 'pad_img_5_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6783 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_28 = load i5 %pad_img_5_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6783 'load' 'pad_img_5_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6784 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_28 = load i5 %pad_img_5_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6784 'load' 'pad_img_5_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6785 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_28 = load i5 %pad_img_5_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6785 'load' 'pad_img_5_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6786 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_28 = load i5 %pad_img_5_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6786 'load' 'pad_img_5_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6787 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_28 = load i5 %pad_img_5_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6787 'load' 'pad_img_5_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6788 [1/1] (2.18ns)   --->   "%tmp_200 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_5_0_load_28, i3 1, i24 %pad_img_5_1_load_28, i3 2, i24 %pad_img_5_2_load_28, i3 3, i24 %pad_img_5_3_load_28, i3 4, i24 %pad_img_5_4_load_28, i3 5, i24 %pad_img_5_5_load_28, i3 6, i24 %pad_img_5_6_load_28, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6788 'sparsemux' 'tmp_200' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6789 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_28 = load i5 %pad_img_6_0_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6789 'load' 'pad_img_6_0_load_28' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6790 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_28 = load i5 %pad_img_6_1_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6790 'load' 'pad_img_6_1_load_28' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6791 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_28 = load i5 %pad_img_6_2_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6791 'load' 'pad_img_6_2_load_28' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6792 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_28 = load i5 %pad_img_6_3_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6792 'load' 'pad_img_6_3_load_28' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6793 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_28 = load i5 %pad_img_6_4_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6793 'load' 'pad_img_6_4_load_28' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6794 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_28 = load i5 %pad_img_6_5_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6794 'load' 'pad_img_6_5_load_28' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6795 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_28 = load i5 %pad_img_6_6_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6795 'load' 'pad_img_6_6_load_28' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6796 [1/1] (2.18ns)   --->   "%tmp_201 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_6_0_load_28, i3 1, i24 %pad_img_6_1_load_28, i3 2, i24 %pad_img_6_2_load_28, i3 3, i24 %pad_img_6_3_load_28, i3 4, i24 %pad_img_6_4_load_28, i3 5, i24 %pad_img_6_5_load_28, i3 6, i24 %pad_img_6_6_load_28, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6796 'sparsemux' 'tmp_201' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6797 [1/1] (2.18ns)   --->   "%pixel_67 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %tmp_195, i3 4, i24 %tmp_196, i3 5, i24 %tmp_197, i3 6, i24 %tmp_198, i3 0, i24 %tmp_199, i3 1, i24 %tmp_200, i3 2, i24 %tmp_201, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6797 'sparsemux' 'pixel_67' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6798 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_29 = load i5 %pad_img_0_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6798 'load' 'pad_img_0_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6799 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_29 = load i5 %pad_img_0_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6799 'load' 'pad_img_0_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6800 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_29 = load i5 %pad_img_0_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6800 'load' 'pad_img_0_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6801 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_29 = load i5 %pad_img_0_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6801 'load' 'pad_img_0_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6802 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_29 = load i5 %pad_img_0_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6802 'load' 'pad_img_0_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6803 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_29 = load i5 %pad_img_0_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6803 'load' 'pad_img_0_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6804 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_29 = load i5 %pad_img_0_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6804 'load' 'pad_img_0_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6805 [1/1] (2.18ns)   --->   "%tmp_202 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_29, i3 0, i24 %pad_img_0_1_load_29, i3 1, i24 %pad_img_0_2_load_29, i3 2, i24 %pad_img_0_3_load_29, i3 3, i24 %pad_img_0_4_load_29, i3 4, i24 %pad_img_0_5_load_29, i3 5, i24 %pad_img_0_6_load_29, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6805 'sparsemux' 'tmp_202' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6806 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_29 = load i5 %pad_img_1_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6806 'load' 'pad_img_1_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6807 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_29 = load i5 %pad_img_1_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6807 'load' 'pad_img_1_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6808 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_29 = load i5 %pad_img_1_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6808 'load' 'pad_img_1_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6809 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_29 = load i5 %pad_img_1_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6809 'load' 'pad_img_1_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6810 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_29 = load i5 %pad_img_1_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6810 'load' 'pad_img_1_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6811 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_29 = load i5 %pad_img_1_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6811 'load' 'pad_img_1_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6812 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_29 = load i5 %pad_img_1_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6812 'load' 'pad_img_1_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6813 [1/1] (2.18ns)   --->   "%tmp_203 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_29, i3 0, i24 %pad_img_1_1_load_29, i3 1, i24 %pad_img_1_2_load_29, i3 2, i24 %pad_img_1_3_load_29, i3 3, i24 %pad_img_1_4_load_29, i3 4, i24 %pad_img_1_5_load_29, i3 5, i24 %pad_img_1_6_load_29, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6813 'sparsemux' 'tmp_203' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6814 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_29 = load i5 %pad_img_2_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6814 'load' 'pad_img_2_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6815 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_29 = load i5 %pad_img_2_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6815 'load' 'pad_img_2_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6816 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_29 = load i5 %pad_img_2_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6816 'load' 'pad_img_2_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6817 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_29 = load i5 %pad_img_2_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6817 'load' 'pad_img_2_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6818 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_29 = load i5 %pad_img_2_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6818 'load' 'pad_img_2_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6819 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_29 = load i5 %pad_img_2_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6819 'load' 'pad_img_2_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6820 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_29 = load i5 %pad_img_2_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6820 'load' 'pad_img_2_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6821 [1/1] (2.18ns)   --->   "%tmp_204 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_29, i3 0, i24 %pad_img_2_1_load_29, i3 1, i24 %pad_img_2_2_load_29, i3 2, i24 %pad_img_2_3_load_29, i3 3, i24 %pad_img_2_4_load_29, i3 4, i24 %pad_img_2_5_load_29, i3 5, i24 %pad_img_2_6_load_29, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6821 'sparsemux' 'tmp_204' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6822 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_29 = load i5 %pad_img_3_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6822 'load' 'pad_img_3_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6823 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_29 = load i5 %pad_img_3_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6823 'load' 'pad_img_3_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6824 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_29 = load i5 %pad_img_3_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6824 'load' 'pad_img_3_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6825 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_29 = load i5 %pad_img_3_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6825 'load' 'pad_img_3_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6826 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_29 = load i5 %pad_img_3_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6826 'load' 'pad_img_3_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6827 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_29 = load i5 %pad_img_3_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6827 'load' 'pad_img_3_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6828 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_29 = load i5 %pad_img_3_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6828 'load' 'pad_img_3_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6829 [1/1] (2.18ns)   --->   "%tmp_205 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_29, i3 0, i24 %pad_img_3_1_load_29, i3 1, i24 %pad_img_3_2_load_29, i3 2, i24 %pad_img_3_3_load_29, i3 3, i24 %pad_img_3_4_load_29, i3 4, i24 %pad_img_3_5_load_29, i3 5, i24 %pad_img_3_6_load_29, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6829 'sparsemux' 'tmp_205' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6830 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_29 = load i5 %pad_img_4_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6830 'load' 'pad_img_4_0_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6831 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_29 = load i5 %pad_img_4_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6831 'load' 'pad_img_4_1_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6832 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_29 = load i5 %pad_img_4_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6832 'load' 'pad_img_4_2_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6833 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_29 = load i5 %pad_img_4_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6833 'load' 'pad_img_4_3_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6834 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_29 = load i5 %pad_img_4_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6834 'load' 'pad_img_4_4_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6835 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_29 = load i5 %pad_img_4_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6835 'load' 'pad_img_4_5_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6836 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_29 = load i5 %pad_img_4_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6836 'load' 'pad_img_4_6_load_29' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6837 [1/1] (2.18ns)   --->   "%tmp_206 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_4_0_load_29, i3 0, i24 %pad_img_4_1_load_29, i3 1, i24 %pad_img_4_2_load_29, i3 2, i24 %pad_img_4_3_load_29, i3 3, i24 %pad_img_4_4_load_29, i3 4, i24 %pad_img_4_5_load_29, i3 5, i24 %pad_img_4_6_load_29, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6837 'sparsemux' 'tmp_206' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6838 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_29 = load i5 %pad_img_5_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6838 'load' 'pad_img_5_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6839 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_29 = load i5 %pad_img_5_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6839 'load' 'pad_img_5_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6840 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_29 = load i5 %pad_img_5_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6840 'load' 'pad_img_5_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6841 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_29 = load i5 %pad_img_5_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6841 'load' 'pad_img_5_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6842 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_29 = load i5 %pad_img_5_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6842 'load' 'pad_img_5_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6843 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_29 = load i5 %pad_img_5_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6843 'load' 'pad_img_5_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6844 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_29 = load i5 %pad_img_5_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6844 'load' 'pad_img_5_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6845 [1/1] (2.18ns)   --->   "%tmp_207 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_5_0_load_29, i3 0, i24 %pad_img_5_1_load_29, i3 1, i24 %pad_img_5_2_load_29, i3 2, i24 %pad_img_5_3_load_29, i3 3, i24 %pad_img_5_4_load_29, i3 4, i24 %pad_img_5_5_load_29, i3 5, i24 %pad_img_5_6_load_29, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6845 'sparsemux' 'tmp_207' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6846 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_29 = load i5 %pad_img_6_0_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6846 'load' 'pad_img_6_0_load_29' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6847 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_29 = load i5 %pad_img_6_1_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6847 'load' 'pad_img_6_1_load_29' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6848 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_29 = load i5 %pad_img_6_2_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6848 'load' 'pad_img_6_2_load_29' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6849 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_29 = load i5 %pad_img_6_3_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6849 'load' 'pad_img_6_3_load_29' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6850 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_29 = load i5 %pad_img_6_4_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6850 'load' 'pad_img_6_4_load_29' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6851 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_29 = load i5 %pad_img_6_5_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6851 'load' 'pad_img_6_5_load_29' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6852 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_29 = load i5 %pad_img_6_6_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6852 'load' 'pad_img_6_6_load_29' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6853 [1/1] (2.18ns)   --->   "%tmp_208 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_6_0_load_29, i3 0, i24 %pad_img_6_1_load_29, i3 1, i24 %pad_img_6_2_load_29, i3 2, i24 %pad_img_6_3_load_29, i3 3, i24 %pad_img_6_4_load_29, i3 4, i24 %pad_img_6_5_load_29, i3 5, i24 %pad_img_6_6_load_29, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6853 'sparsemux' 'tmp_208' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6854 [1/1] (2.18ns)   --->   "%pixel_68 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %tmp_202, i3 4, i24 %tmp_203, i3 5, i24 %tmp_204, i3 6, i24 %tmp_205, i3 0, i24 %tmp_206, i3 1, i24 %tmp_207, i3 2, i24 %tmp_208, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6854 'sparsemux' 'pixel_68' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6855 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_30 = load i5 %pad_img_0_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6855 'load' 'pad_img_0_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6856 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_30 = load i5 %pad_img_0_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6856 'load' 'pad_img_0_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6857 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_30 = load i5 %pad_img_0_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6857 'load' 'pad_img_0_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6858 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_30 = load i5 %pad_img_0_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6858 'load' 'pad_img_0_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6859 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_30 = load i5 %pad_img_0_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6859 'load' 'pad_img_0_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6860 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_30 = load i5 %pad_img_0_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6860 'load' 'pad_img_0_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6861 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_30 = load i5 %pad_img_0_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6861 'load' 'pad_img_0_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6862 [1/1] (2.18ns)   --->   "%tmp_209 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_30, i3 6, i24 %pad_img_0_1_load_30, i3 0, i24 %pad_img_0_2_load_30, i3 1, i24 %pad_img_0_3_load_30, i3 2, i24 %pad_img_0_4_load_30, i3 3, i24 %pad_img_0_5_load_30, i3 4, i24 %pad_img_0_6_load_30, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6862 'sparsemux' 'tmp_209' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6863 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_30 = load i5 %pad_img_1_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6863 'load' 'pad_img_1_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6864 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_30 = load i5 %pad_img_1_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6864 'load' 'pad_img_1_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6865 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_30 = load i5 %pad_img_1_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6865 'load' 'pad_img_1_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6866 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_30 = load i5 %pad_img_1_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6866 'load' 'pad_img_1_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6867 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_30 = load i5 %pad_img_1_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6867 'load' 'pad_img_1_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6868 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_30 = load i5 %pad_img_1_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6868 'load' 'pad_img_1_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6869 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_30 = load i5 %pad_img_1_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6869 'load' 'pad_img_1_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6870 [1/1] (2.18ns)   --->   "%tmp_210 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_30, i3 6, i24 %pad_img_1_1_load_30, i3 0, i24 %pad_img_1_2_load_30, i3 1, i24 %pad_img_1_3_load_30, i3 2, i24 %pad_img_1_4_load_30, i3 3, i24 %pad_img_1_5_load_30, i3 4, i24 %pad_img_1_6_load_30, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6870 'sparsemux' 'tmp_210' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6871 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_30 = load i5 %pad_img_2_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6871 'load' 'pad_img_2_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6872 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_30 = load i5 %pad_img_2_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6872 'load' 'pad_img_2_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6873 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_30 = load i5 %pad_img_2_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6873 'load' 'pad_img_2_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6874 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_30 = load i5 %pad_img_2_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6874 'load' 'pad_img_2_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6875 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_30 = load i5 %pad_img_2_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6875 'load' 'pad_img_2_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6876 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_30 = load i5 %pad_img_2_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6876 'load' 'pad_img_2_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6877 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_30 = load i5 %pad_img_2_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6877 'load' 'pad_img_2_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6878 [1/1] (2.18ns)   --->   "%tmp_211 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_30, i3 6, i24 %pad_img_2_1_load_30, i3 0, i24 %pad_img_2_2_load_30, i3 1, i24 %pad_img_2_3_load_30, i3 2, i24 %pad_img_2_4_load_30, i3 3, i24 %pad_img_2_5_load_30, i3 4, i24 %pad_img_2_6_load_30, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6878 'sparsemux' 'tmp_211' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6879 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_30 = load i5 %pad_img_3_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6879 'load' 'pad_img_3_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6880 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_30 = load i5 %pad_img_3_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6880 'load' 'pad_img_3_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6881 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_30 = load i5 %pad_img_3_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6881 'load' 'pad_img_3_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6882 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_30 = load i5 %pad_img_3_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6882 'load' 'pad_img_3_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6883 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_30 = load i5 %pad_img_3_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6883 'load' 'pad_img_3_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6884 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_30 = load i5 %pad_img_3_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6884 'load' 'pad_img_3_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6885 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_30 = load i5 %pad_img_3_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6885 'load' 'pad_img_3_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6886 [1/1] (2.18ns)   --->   "%tmp_212 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_30, i3 6, i24 %pad_img_3_1_load_30, i3 0, i24 %pad_img_3_2_load_30, i3 1, i24 %pad_img_3_3_load_30, i3 2, i24 %pad_img_3_4_load_30, i3 3, i24 %pad_img_3_5_load_30, i3 4, i24 %pad_img_3_6_load_30, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6886 'sparsemux' 'tmp_212' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6887 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_30 = load i5 %pad_img_4_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6887 'load' 'pad_img_4_0_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6888 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_30 = load i5 %pad_img_4_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6888 'load' 'pad_img_4_1_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6889 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_30 = load i5 %pad_img_4_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6889 'load' 'pad_img_4_2_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6890 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_30 = load i5 %pad_img_4_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6890 'load' 'pad_img_4_3_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6891 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_30 = load i5 %pad_img_4_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6891 'load' 'pad_img_4_4_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6892 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_30 = load i5 %pad_img_4_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6892 'load' 'pad_img_4_5_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6893 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_30 = load i5 %pad_img_4_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6893 'load' 'pad_img_4_6_load_30' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6894 [1/1] (2.18ns)   --->   "%tmp_213 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_4_0_load_30, i3 6, i24 %pad_img_4_1_load_30, i3 0, i24 %pad_img_4_2_load_30, i3 1, i24 %pad_img_4_3_load_30, i3 2, i24 %pad_img_4_4_load_30, i3 3, i24 %pad_img_4_5_load_30, i3 4, i24 %pad_img_4_6_load_30, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6894 'sparsemux' 'tmp_213' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6895 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_30 = load i5 %pad_img_5_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6895 'load' 'pad_img_5_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6896 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_30 = load i5 %pad_img_5_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6896 'load' 'pad_img_5_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6897 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_30 = load i5 %pad_img_5_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6897 'load' 'pad_img_5_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6898 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_30 = load i5 %pad_img_5_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6898 'load' 'pad_img_5_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6899 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_30 = load i5 %pad_img_5_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6899 'load' 'pad_img_5_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6900 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_30 = load i5 %pad_img_5_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6900 'load' 'pad_img_5_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6901 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_30 = load i5 %pad_img_5_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6901 'load' 'pad_img_5_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6902 [1/1] (2.18ns)   --->   "%tmp_214 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_5_0_load_30, i3 6, i24 %pad_img_5_1_load_30, i3 0, i24 %pad_img_5_2_load_30, i3 1, i24 %pad_img_5_3_load_30, i3 2, i24 %pad_img_5_4_load_30, i3 3, i24 %pad_img_5_5_load_30, i3 4, i24 %pad_img_5_6_load_30, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6902 'sparsemux' 'tmp_214' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6903 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_30 = load i5 %pad_img_6_0_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6903 'load' 'pad_img_6_0_load_30' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6904 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_30 = load i5 %pad_img_6_1_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6904 'load' 'pad_img_6_1_load_30' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6905 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_30 = load i5 %pad_img_6_2_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6905 'load' 'pad_img_6_2_load_30' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6906 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_30 = load i5 %pad_img_6_3_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6906 'load' 'pad_img_6_3_load_30' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6907 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_30 = load i5 %pad_img_6_4_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6907 'load' 'pad_img_6_4_load_30' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6908 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_30 = load i5 %pad_img_6_5_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6908 'load' 'pad_img_6_5_load_30' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6909 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_30 = load i5 %pad_img_6_6_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6909 'load' 'pad_img_6_6_load_30' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6910 [1/1] (2.18ns)   --->   "%tmp_215 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_6_0_load_30, i3 6, i24 %pad_img_6_1_load_30, i3 0, i24 %pad_img_6_2_load_30, i3 1, i24 %pad_img_6_3_load_30, i3 2, i24 %pad_img_6_4_load_30, i3 3, i24 %pad_img_6_5_load_30, i3 4, i24 %pad_img_6_6_load_30, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6910 'sparsemux' 'tmp_215' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6911 [1/1] (2.18ns)   --->   "%pixel_69 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %tmp_209, i3 4, i24 %tmp_210, i3 5, i24 %tmp_211, i3 6, i24 %tmp_212, i3 0, i24 %tmp_213, i3 1, i24 %tmp_214, i3 2, i24 %tmp_215, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6911 'sparsemux' 'pixel_69' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6912 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_31 = load i5 %pad_img_0_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6912 'load' 'pad_img_0_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6913 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_31 = load i5 %pad_img_0_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6913 'load' 'pad_img_0_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6914 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_31 = load i5 %pad_img_0_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6914 'load' 'pad_img_0_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6915 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_31 = load i5 %pad_img_0_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6915 'load' 'pad_img_0_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6916 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_31 = load i5 %pad_img_0_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6916 'load' 'pad_img_0_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6917 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_31 = load i5 %pad_img_0_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6917 'load' 'pad_img_0_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6918 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_31 = load i5 %pad_img_0_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6918 'load' 'pad_img_0_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6919 [1/1] (2.18ns)   --->   "%tmp_216 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_31, i3 5, i24 %pad_img_0_1_load_31, i3 6, i24 %pad_img_0_2_load_31, i3 0, i24 %pad_img_0_3_load_31, i3 1, i24 %pad_img_0_4_load_31, i3 2, i24 %pad_img_0_5_load_31, i3 3, i24 %pad_img_0_6_load_31, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6919 'sparsemux' 'tmp_216' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6920 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_31 = load i5 %pad_img_1_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6920 'load' 'pad_img_1_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6921 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_31 = load i5 %pad_img_1_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6921 'load' 'pad_img_1_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6922 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_31 = load i5 %pad_img_1_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6922 'load' 'pad_img_1_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6923 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_31 = load i5 %pad_img_1_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6923 'load' 'pad_img_1_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6924 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_31 = load i5 %pad_img_1_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6924 'load' 'pad_img_1_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6925 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_31 = load i5 %pad_img_1_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6925 'load' 'pad_img_1_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6926 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_31 = load i5 %pad_img_1_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6926 'load' 'pad_img_1_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6927 [1/1] (2.18ns)   --->   "%tmp_217 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_31, i3 5, i24 %pad_img_1_1_load_31, i3 6, i24 %pad_img_1_2_load_31, i3 0, i24 %pad_img_1_3_load_31, i3 1, i24 %pad_img_1_4_load_31, i3 2, i24 %pad_img_1_5_load_31, i3 3, i24 %pad_img_1_6_load_31, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6927 'sparsemux' 'tmp_217' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6928 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_31 = load i5 %pad_img_2_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6928 'load' 'pad_img_2_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6929 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_31 = load i5 %pad_img_2_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6929 'load' 'pad_img_2_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6930 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_31 = load i5 %pad_img_2_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6930 'load' 'pad_img_2_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6931 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_31 = load i5 %pad_img_2_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6931 'load' 'pad_img_2_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6932 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_31 = load i5 %pad_img_2_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6932 'load' 'pad_img_2_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6933 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_31 = load i5 %pad_img_2_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6933 'load' 'pad_img_2_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6934 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_31 = load i5 %pad_img_2_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6934 'load' 'pad_img_2_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6935 [1/1] (2.18ns)   --->   "%tmp_218 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_31, i3 5, i24 %pad_img_2_1_load_31, i3 6, i24 %pad_img_2_2_load_31, i3 0, i24 %pad_img_2_3_load_31, i3 1, i24 %pad_img_2_4_load_31, i3 2, i24 %pad_img_2_5_load_31, i3 3, i24 %pad_img_2_6_load_31, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6935 'sparsemux' 'tmp_218' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6936 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_31 = load i5 %pad_img_3_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6936 'load' 'pad_img_3_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6937 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_31 = load i5 %pad_img_3_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6937 'load' 'pad_img_3_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6938 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_31 = load i5 %pad_img_3_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6938 'load' 'pad_img_3_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6939 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_31 = load i5 %pad_img_3_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6939 'load' 'pad_img_3_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6940 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_31 = load i5 %pad_img_3_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6940 'load' 'pad_img_3_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6941 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_31 = load i5 %pad_img_3_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6941 'load' 'pad_img_3_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6942 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_31 = load i5 %pad_img_3_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6942 'load' 'pad_img_3_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6943 [1/1] (2.18ns)   --->   "%tmp_219 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_31, i3 5, i24 %pad_img_3_1_load_31, i3 6, i24 %pad_img_3_2_load_31, i3 0, i24 %pad_img_3_3_load_31, i3 1, i24 %pad_img_3_4_load_31, i3 2, i24 %pad_img_3_5_load_31, i3 3, i24 %pad_img_3_6_load_31, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6943 'sparsemux' 'tmp_219' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6944 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_31 = load i5 %pad_img_4_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6944 'load' 'pad_img_4_0_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6945 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_31 = load i5 %pad_img_4_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6945 'load' 'pad_img_4_1_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6946 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_31 = load i5 %pad_img_4_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6946 'load' 'pad_img_4_2_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6947 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_31 = load i5 %pad_img_4_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6947 'load' 'pad_img_4_3_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6948 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_31 = load i5 %pad_img_4_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6948 'load' 'pad_img_4_4_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6949 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_31 = load i5 %pad_img_4_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6949 'load' 'pad_img_4_5_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6950 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_31 = load i5 %pad_img_4_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6950 'load' 'pad_img_4_6_load_31' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6951 [1/1] (2.18ns)   --->   "%tmp_220 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_4_0_load_31, i3 5, i24 %pad_img_4_1_load_31, i3 6, i24 %pad_img_4_2_load_31, i3 0, i24 %pad_img_4_3_load_31, i3 1, i24 %pad_img_4_4_load_31, i3 2, i24 %pad_img_4_5_load_31, i3 3, i24 %pad_img_4_6_load_31, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6951 'sparsemux' 'tmp_220' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6952 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_31 = load i5 %pad_img_5_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6952 'load' 'pad_img_5_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6953 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_31 = load i5 %pad_img_5_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6953 'load' 'pad_img_5_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6954 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_31 = load i5 %pad_img_5_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6954 'load' 'pad_img_5_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6955 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_31 = load i5 %pad_img_5_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6955 'load' 'pad_img_5_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6956 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_31 = load i5 %pad_img_5_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6956 'load' 'pad_img_5_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6957 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_31 = load i5 %pad_img_5_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6957 'load' 'pad_img_5_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6958 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_31 = load i5 %pad_img_5_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6958 'load' 'pad_img_5_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6959 [1/1] (2.18ns)   --->   "%tmp_221 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_5_0_load_31, i3 5, i24 %pad_img_5_1_load_31, i3 6, i24 %pad_img_5_2_load_31, i3 0, i24 %pad_img_5_3_load_31, i3 1, i24 %pad_img_5_4_load_31, i3 2, i24 %pad_img_5_5_load_31, i3 3, i24 %pad_img_5_6_load_31, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6959 'sparsemux' 'tmp_221' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6960 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_31 = load i5 %pad_img_6_0_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6960 'load' 'pad_img_6_0_load_31' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6961 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_31 = load i5 %pad_img_6_1_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6961 'load' 'pad_img_6_1_load_31' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6962 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_31 = load i5 %pad_img_6_2_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6962 'load' 'pad_img_6_2_load_31' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6963 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_31 = load i5 %pad_img_6_3_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6963 'load' 'pad_img_6_3_load_31' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6964 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_31 = load i5 %pad_img_6_4_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6964 'load' 'pad_img_6_4_load_31' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6965 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_31 = load i5 %pad_img_6_5_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6965 'load' 'pad_img_6_5_load_31' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6966 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_31 = load i5 %pad_img_6_6_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6966 'load' 'pad_img_6_6_load_31' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6967 [1/1] (2.18ns)   --->   "%tmp_222 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_6_0_load_31, i3 5, i24 %pad_img_6_1_load_31, i3 6, i24 %pad_img_6_2_load_31, i3 0, i24 %pad_img_6_3_load_31, i3 1, i24 %pad_img_6_4_load_31, i3 2, i24 %pad_img_6_5_load_31, i3 3, i24 %pad_img_6_6_load_31, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6967 'sparsemux' 'tmp_222' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6968 [1/1] (2.18ns)   --->   "%pixel_70 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %tmp_216, i3 4, i24 %tmp_217, i3 5, i24 %tmp_218, i3 6, i24 %tmp_219, i3 0, i24 %tmp_220, i3 1, i24 %tmp_221, i3 2, i24 %tmp_222, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6968 'sparsemux' 'pixel_70' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6969 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_32 = load i5 %pad_img_0_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6969 'load' 'pad_img_0_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6970 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_32 = load i5 %pad_img_0_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6970 'load' 'pad_img_0_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6971 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_32 = load i5 %pad_img_0_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6971 'load' 'pad_img_0_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6972 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_32 = load i5 %pad_img_0_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6972 'load' 'pad_img_0_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6973 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_32 = load i5 %pad_img_0_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6973 'load' 'pad_img_0_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6974 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_32 = load i5 %pad_img_0_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6974 'load' 'pad_img_0_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6975 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_32 = load i5 %pad_img_0_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6975 'load' 'pad_img_0_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6976 [1/1] (2.18ns)   --->   "%tmp_223 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_32, i3 4, i24 %pad_img_0_1_load_32, i3 5, i24 %pad_img_0_2_load_32, i3 6, i24 %pad_img_0_3_load_32, i3 0, i24 %pad_img_0_4_load_32, i3 1, i24 %pad_img_0_5_load_32, i3 2, i24 %pad_img_0_6_load_32, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6976 'sparsemux' 'tmp_223' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6977 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_32 = load i5 %pad_img_1_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6977 'load' 'pad_img_1_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6978 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_32 = load i5 %pad_img_1_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6978 'load' 'pad_img_1_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6979 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_32 = load i5 %pad_img_1_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6979 'load' 'pad_img_1_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6980 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_32 = load i5 %pad_img_1_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6980 'load' 'pad_img_1_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6981 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_32 = load i5 %pad_img_1_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6981 'load' 'pad_img_1_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6982 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_32 = load i5 %pad_img_1_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6982 'load' 'pad_img_1_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6983 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_32 = load i5 %pad_img_1_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6983 'load' 'pad_img_1_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6984 [1/1] (2.18ns)   --->   "%tmp_224 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_32, i3 4, i24 %pad_img_1_1_load_32, i3 5, i24 %pad_img_1_2_load_32, i3 6, i24 %pad_img_1_3_load_32, i3 0, i24 %pad_img_1_4_load_32, i3 1, i24 %pad_img_1_5_load_32, i3 2, i24 %pad_img_1_6_load_32, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6984 'sparsemux' 'tmp_224' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6985 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_32 = load i5 %pad_img_2_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6985 'load' 'pad_img_2_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6986 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_32 = load i5 %pad_img_2_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6986 'load' 'pad_img_2_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6987 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_32 = load i5 %pad_img_2_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6987 'load' 'pad_img_2_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6988 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_32 = load i5 %pad_img_2_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6988 'load' 'pad_img_2_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6989 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_32 = load i5 %pad_img_2_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6989 'load' 'pad_img_2_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6990 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_32 = load i5 %pad_img_2_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6990 'load' 'pad_img_2_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6991 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_32 = load i5 %pad_img_2_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6991 'load' 'pad_img_2_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6992 [1/1] (2.18ns)   --->   "%tmp_225 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_32, i3 4, i24 %pad_img_2_1_load_32, i3 5, i24 %pad_img_2_2_load_32, i3 6, i24 %pad_img_2_3_load_32, i3 0, i24 %pad_img_2_4_load_32, i3 1, i24 %pad_img_2_5_load_32, i3 2, i24 %pad_img_2_6_load_32, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6992 'sparsemux' 'tmp_225' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6993 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_32 = load i5 %pad_img_3_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6993 'load' 'pad_img_3_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6994 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_32 = load i5 %pad_img_3_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6994 'load' 'pad_img_3_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6995 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_32 = load i5 %pad_img_3_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6995 'load' 'pad_img_3_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6996 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_32 = load i5 %pad_img_3_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6996 'load' 'pad_img_3_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6997 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_32 = load i5 %pad_img_3_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6997 'load' 'pad_img_3_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6998 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_32 = load i5 %pad_img_3_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6998 'load' 'pad_img_3_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 6999 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_32 = load i5 %pad_img_3_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 6999 'load' 'pad_img_3_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7000 [1/1] (2.18ns)   --->   "%tmp_226 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_32, i3 4, i24 %pad_img_3_1_load_32, i3 5, i24 %pad_img_3_2_load_32, i3 6, i24 %pad_img_3_3_load_32, i3 0, i24 %pad_img_3_4_load_32, i3 1, i24 %pad_img_3_5_load_32, i3 2, i24 %pad_img_3_6_load_32, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7000 'sparsemux' 'tmp_226' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7001 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_32 = load i5 %pad_img_4_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7001 'load' 'pad_img_4_0_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7002 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_32 = load i5 %pad_img_4_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7002 'load' 'pad_img_4_1_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7003 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_32 = load i5 %pad_img_4_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7003 'load' 'pad_img_4_2_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7004 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_32 = load i5 %pad_img_4_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7004 'load' 'pad_img_4_3_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7005 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_32 = load i5 %pad_img_4_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7005 'load' 'pad_img_4_4_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7006 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_32 = load i5 %pad_img_4_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7006 'load' 'pad_img_4_5_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7007 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_32 = load i5 %pad_img_4_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7007 'load' 'pad_img_4_6_load_32' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7008 [1/1] (2.18ns)   --->   "%tmp_227 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_4_0_load_32, i3 4, i24 %pad_img_4_1_load_32, i3 5, i24 %pad_img_4_2_load_32, i3 6, i24 %pad_img_4_3_load_32, i3 0, i24 %pad_img_4_4_load_32, i3 1, i24 %pad_img_4_5_load_32, i3 2, i24 %pad_img_4_6_load_32, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7008 'sparsemux' 'tmp_227' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7009 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_32 = load i5 %pad_img_5_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7009 'load' 'pad_img_5_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7010 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_32 = load i5 %pad_img_5_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7010 'load' 'pad_img_5_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7011 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_32 = load i5 %pad_img_5_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7011 'load' 'pad_img_5_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7012 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_32 = load i5 %pad_img_5_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7012 'load' 'pad_img_5_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7013 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_32 = load i5 %pad_img_5_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7013 'load' 'pad_img_5_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7014 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_32 = load i5 %pad_img_5_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7014 'load' 'pad_img_5_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7015 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_32 = load i5 %pad_img_5_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7015 'load' 'pad_img_5_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7016 [1/1] (2.18ns)   --->   "%tmp_228 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_5_0_load_32, i3 4, i24 %pad_img_5_1_load_32, i3 5, i24 %pad_img_5_2_load_32, i3 6, i24 %pad_img_5_3_load_32, i3 0, i24 %pad_img_5_4_load_32, i3 1, i24 %pad_img_5_5_load_32, i3 2, i24 %pad_img_5_6_load_32, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7016 'sparsemux' 'tmp_228' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7017 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_32 = load i5 %pad_img_6_0_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7017 'load' 'pad_img_6_0_load_32' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7018 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_32 = load i5 %pad_img_6_1_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7018 'load' 'pad_img_6_1_load_32' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7019 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_32 = load i5 %pad_img_6_2_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7019 'load' 'pad_img_6_2_load_32' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7020 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_32 = load i5 %pad_img_6_3_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7020 'load' 'pad_img_6_3_load_32' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7021 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_32 = load i5 %pad_img_6_4_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7021 'load' 'pad_img_6_4_load_32' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7022 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_32 = load i5 %pad_img_6_5_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7022 'load' 'pad_img_6_5_load_32' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7023 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_32 = load i5 %pad_img_6_6_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7023 'load' 'pad_img_6_6_load_32' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7024 [1/1] (2.18ns)   --->   "%tmp_229 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_6_0_load_32, i3 4, i24 %pad_img_6_1_load_32, i3 5, i24 %pad_img_6_2_load_32, i3 6, i24 %pad_img_6_3_load_32, i3 0, i24 %pad_img_6_4_load_32, i3 1, i24 %pad_img_6_5_load_32, i3 2, i24 %pad_img_6_6_load_32, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7024 'sparsemux' 'tmp_229' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7025 [1/1] (2.18ns)   --->   "%pixel_71 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %tmp_223, i3 4, i24 %tmp_224, i3 5, i24 %tmp_225, i3 6, i24 %tmp_226, i3 0, i24 %tmp_227, i3 1, i24 %tmp_228, i3 2, i24 %tmp_229, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7025 'sparsemux' 'pixel_71' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7026 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_33 = load i5 %pad_img_0_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7026 'load' 'pad_img_0_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7027 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_33 = load i5 %pad_img_0_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7027 'load' 'pad_img_0_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7028 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_33 = load i5 %pad_img_0_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7028 'load' 'pad_img_0_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7029 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_33 = load i5 %pad_img_0_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7029 'load' 'pad_img_0_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7030 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_33 = load i5 %pad_img_0_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7030 'load' 'pad_img_0_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7031 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_33 = load i5 %pad_img_0_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7031 'load' 'pad_img_0_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7032 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_33 = load i5 %pad_img_0_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7032 'load' 'pad_img_0_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7033 [1/1] (2.18ns)   --->   "%tmp_230 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_33, i3 3, i24 %pad_img_0_1_load_33, i3 4, i24 %pad_img_0_2_load_33, i3 5, i24 %pad_img_0_3_load_33, i3 6, i24 %pad_img_0_4_load_33, i3 0, i24 %pad_img_0_5_load_33, i3 1, i24 %pad_img_0_6_load_33, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7033 'sparsemux' 'tmp_230' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7034 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_33 = load i5 %pad_img_1_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7034 'load' 'pad_img_1_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7035 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_33 = load i5 %pad_img_1_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7035 'load' 'pad_img_1_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7036 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_33 = load i5 %pad_img_1_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7036 'load' 'pad_img_1_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7037 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_33 = load i5 %pad_img_1_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7037 'load' 'pad_img_1_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7038 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_33 = load i5 %pad_img_1_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7038 'load' 'pad_img_1_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7039 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_33 = load i5 %pad_img_1_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7039 'load' 'pad_img_1_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7040 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_33 = load i5 %pad_img_1_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7040 'load' 'pad_img_1_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7041 [1/1] (2.18ns)   --->   "%tmp_231 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_33, i3 3, i24 %pad_img_1_1_load_33, i3 4, i24 %pad_img_1_2_load_33, i3 5, i24 %pad_img_1_3_load_33, i3 6, i24 %pad_img_1_4_load_33, i3 0, i24 %pad_img_1_5_load_33, i3 1, i24 %pad_img_1_6_load_33, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7041 'sparsemux' 'tmp_231' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7042 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_33 = load i5 %pad_img_2_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7042 'load' 'pad_img_2_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7043 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_33 = load i5 %pad_img_2_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7043 'load' 'pad_img_2_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7044 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_33 = load i5 %pad_img_2_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7044 'load' 'pad_img_2_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7045 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_33 = load i5 %pad_img_2_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7045 'load' 'pad_img_2_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7046 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_33 = load i5 %pad_img_2_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7046 'load' 'pad_img_2_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7047 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_33 = load i5 %pad_img_2_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7047 'load' 'pad_img_2_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7048 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_33 = load i5 %pad_img_2_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7048 'load' 'pad_img_2_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7049 [1/1] (2.18ns)   --->   "%tmp_232 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_33, i3 3, i24 %pad_img_2_1_load_33, i3 4, i24 %pad_img_2_2_load_33, i3 5, i24 %pad_img_2_3_load_33, i3 6, i24 %pad_img_2_4_load_33, i3 0, i24 %pad_img_2_5_load_33, i3 1, i24 %pad_img_2_6_load_33, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7049 'sparsemux' 'tmp_232' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7050 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_33 = load i5 %pad_img_3_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7050 'load' 'pad_img_3_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7051 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_33 = load i5 %pad_img_3_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7051 'load' 'pad_img_3_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7052 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_33 = load i5 %pad_img_3_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7052 'load' 'pad_img_3_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7053 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_33 = load i5 %pad_img_3_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7053 'load' 'pad_img_3_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7054 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_33 = load i5 %pad_img_3_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7054 'load' 'pad_img_3_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7055 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_33 = load i5 %pad_img_3_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7055 'load' 'pad_img_3_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7056 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_33 = load i5 %pad_img_3_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7056 'load' 'pad_img_3_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7057 [1/1] (2.18ns)   --->   "%tmp_233 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_33, i3 3, i24 %pad_img_3_1_load_33, i3 4, i24 %pad_img_3_2_load_33, i3 5, i24 %pad_img_3_3_load_33, i3 6, i24 %pad_img_3_4_load_33, i3 0, i24 %pad_img_3_5_load_33, i3 1, i24 %pad_img_3_6_load_33, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7057 'sparsemux' 'tmp_233' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7058 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_33 = load i5 %pad_img_4_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7058 'load' 'pad_img_4_0_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7059 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_33 = load i5 %pad_img_4_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7059 'load' 'pad_img_4_1_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7060 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_33 = load i5 %pad_img_4_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7060 'load' 'pad_img_4_2_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7061 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_33 = load i5 %pad_img_4_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7061 'load' 'pad_img_4_3_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7062 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_33 = load i5 %pad_img_4_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7062 'load' 'pad_img_4_4_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7063 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_33 = load i5 %pad_img_4_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7063 'load' 'pad_img_4_5_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7064 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_33 = load i5 %pad_img_4_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7064 'load' 'pad_img_4_6_load_33' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7065 [1/1] (2.18ns)   --->   "%tmp_234 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_4_0_load_33, i3 3, i24 %pad_img_4_1_load_33, i3 4, i24 %pad_img_4_2_load_33, i3 5, i24 %pad_img_4_3_load_33, i3 6, i24 %pad_img_4_4_load_33, i3 0, i24 %pad_img_4_5_load_33, i3 1, i24 %pad_img_4_6_load_33, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7065 'sparsemux' 'tmp_234' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7066 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_33 = load i5 %pad_img_5_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7066 'load' 'pad_img_5_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7067 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_33 = load i5 %pad_img_5_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7067 'load' 'pad_img_5_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7068 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_33 = load i5 %pad_img_5_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7068 'load' 'pad_img_5_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7069 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_33 = load i5 %pad_img_5_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7069 'load' 'pad_img_5_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7070 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_33 = load i5 %pad_img_5_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7070 'load' 'pad_img_5_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7071 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_33 = load i5 %pad_img_5_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7071 'load' 'pad_img_5_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7072 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_33 = load i5 %pad_img_5_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7072 'load' 'pad_img_5_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7073 [1/1] (2.18ns)   --->   "%tmp_235 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_5_0_load_33, i3 3, i24 %pad_img_5_1_load_33, i3 4, i24 %pad_img_5_2_load_33, i3 5, i24 %pad_img_5_3_load_33, i3 6, i24 %pad_img_5_4_load_33, i3 0, i24 %pad_img_5_5_load_33, i3 1, i24 %pad_img_5_6_load_33, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7073 'sparsemux' 'tmp_235' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7074 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_33 = load i5 %pad_img_6_0_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7074 'load' 'pad_img_6_0_load_33' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7075 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_33 = load i5 %pad_img_6_1_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7075 'load' 'pad_img_6_1_load_33' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7076 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_33 = load i5 %pad_img_6_2_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7076 'load' 'pad_img_6_2_load_33' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7077 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_33 = load i5 %pad_img_6_3_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7077 'load' 'pad_img_6_3_load_33' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7078 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_33 = load i5 %pad_img_6_4_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7078 'load' 'pad_img_6_4_load_33' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7079 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_33 = load i5 %pad_img_6_5_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7079 'load' 'pad_img_6_5_load_33' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7080 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_33 = load i5 %pad_img_6_6_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7080 'load' 'pad_img_6_6_load_33' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7081 [1/1] (2.18ns)   --->   "%tmp_236 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_6_0_load_33, i3 3, i24 %pad_img_6_1_load_33, i3 4, i24 %pad_img_6_2_load_33, i3 5, i24 %pad_img_6_3_load_33, i3 6, i24 %pad_img_6_4_load_33, i3 0, i24 %pad_img_6_5_load_33, i3 1, i24 %pad_img_6_6_load_33, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7081 'sparsemux' 'tmp_236' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7082 [1/1] (2.18ns)   --->   "%pixel_72 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %tmp_230, i3 4, i24 %tmp_231, i3 5, i24 %tmp_232, i3 6, i24 %tmp_233, i3 0, i24 %tmp_234, i3 1, i24 %tmp_235, i3 2, i24 %tmp_236, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7082 'sparsemux' 'pixel_72' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7083 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_34 = load i5 %pad_img_0_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7083 'load' 'pad_img_0_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7084 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_34 = load i5 %pad_img_0_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7084 'load' 'pad_img_0_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7085 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_34 = load i5 %pad_img_0_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7085 'load' 'pad_img_0_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7086 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_34 = load i5 %pad_img_0_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7086 'load' 'pad_img_0_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7087 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_34 = load i5 %pad_img_0_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7087 'load' 'pad_img_0_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7088 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_34 = load i5 %pad_img_0_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7088 'load' 'pad_img_0_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7089 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_34 = load i5 %pad_img_0_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7089 'load' 'pad_img_0_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7090 [1/1] (2.18ns)   --->   "%tmp_237 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_34, i3 2, i24 %pad_img_0_1_load_34, i3 3, i24 %pad_img_0_2_load_34, i3 4, i24 %pad_img_0_3_load_34, i3 5, i24 %pad_img_0_4_load_34, i3 6, i24 %pad_img_0_5_load_34, i3 0, i24 %pad_img_0_6_load_34, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7090 'sparsemux' 'tmp_237' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7091 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_34 = load i5 %pad_img_1_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7091 'load' 'pad_img_1_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7092 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_34 = load i5 %pad_img_1_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7092 'load' 'pad_img_1_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7093 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_34 = load i5 %pad_img_1_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7093 'load' 'pad_img_1_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7094 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_34 = load i5 %pad_img_1_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7094 'load' 'pad_img_1_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7095 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_34 = load i5 %pad_img_1_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7095 'load' 'pad_img_1_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7096 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_34 = load i5 %pad_img_1_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7096 'load' 'pad_img_1_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7097 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_34 = load i5 %pad_img_1_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7097 'load' 'pad_img_1_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7098 [1/1] (2.18ns)   --->   "%tmp_238 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_34, i3 2, i24 %pad_img_1_1_load_34, i3 3, i24 %pad_img_1_2_load_34, i3 4, i24 %pad_img_1_3_load_34, i3 5, i24 %pad_img_1_4_load_34, i3 6, i24 %pad_img_1_5_load_34, i3 0, i24 %pad_img_1_6_load_34, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7098 'sparsemux' 'tmp_238' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7099 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_34 = load i5 %pad_img_2_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7099 'load' 'pad_img_2_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7100 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_34 = load i5 %pad_img_2_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7100 'load' 'pad_img_2_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7101 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_34 = load i5 %pad_img_2_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7101 'load' 'pad_img_2_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7102 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_34 = load i5 %pad_img_2_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7102 'load' 'pad_img_2_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7103 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_34 = load i5 %pad_img_2_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7103 'load' 'pad_img_2_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7104 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_34 = load i5 %pad_img_2_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7104 'load' 'pad_img_2_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7105 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_34 = load i5 %pad_img_2_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7105 'load' 'pad_img_2_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7106 [1/1] (2.18ns)   --->   "%tmp_239 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_34, i3 2, i24 %pad_img_2_1_load_34, i3 3, i24 %pad_img_2_2_load_34, i3 4, i24 %pad_img_2_3_load_34, i3 5, i24 %pad_img_2_4_load_34, i3 6, i24 %pad_img_2_5_load_34, i3 0, i24 %pad_img_2_6_load_34, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7106 'sparsemux' 'tmp_239' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7107 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_34 = load i5 %pad_img_3_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7107 'load' 'pad_img_3_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7108 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_34 = load i5 %pad_img_3_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7108 'load' 'pad_img_3_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7109 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_34 = load i5 %pad_img_3_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7109 'load' 'pad_img_3_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7110 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_34 = load i5 %pad_img_3_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7110 'load' 'pad_img_3_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7111 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_34 = load i5 %pad_img_3_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7111 'load' 'pad_img_3_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7112 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_34 = load i5 %pad_img_3_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7112 'load' 'pad_img_3_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7113 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_34 = load i5 %pad_img_3_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7113 'load' 'pad_img_3_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7114 [1/1] (2.18ns)   --->   "%tmp_240 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_34, i3 2, i24 %pad_img_3_1_load_34, i3 3, i24 %pad_img_3_2_load_34, i3 4, i24 %pad_img_3_3_load_34, i3 5, i24 %pad_img_3_4_load_34, i3 6, i24 %pad_img_3_5_load_34, i3 0, i24 %pad_img_3_6_load_34, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7114 'sparsemux' 'tmp_240' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7115 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_34 = load i5 %pad_img_4_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7115 'load' 'pad_img_4_0_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7116 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_34 = load i5 %pad_img_4_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7116 'load' 'pad_img_4_1_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7117 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_34 = load i5 %pad_img_4_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7117 'load' 'pad_img_4_2_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7118 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_34 = load i5 %pad_img_4_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7118 'load' 'pad_img_4_3_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7119 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_34 = load i5 %pad_img_4_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7119 'load' 'pad_img_4_4_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7120 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_34 = load i5 %pad_img_4_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7120 'load' 'pad_img_4_5_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7121 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_34 = load i5 %pad_img_4_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7121 'load' 'pad_img_4_6_load_34' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7122 [1/1] (2.18ns)   --->   "%tmp_241 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_4_0_load_34, i3 2, i24 %pad_img_4_1_load_34, i3 3, i24 %pad_img_4_2_load_34, i3 4, i24 %pad_img_4_3_load_34, i3 5, i24 %pad_img_4_4_load_34, i3 6, i24 %pad_img_4_5_load_34, i3 0, i24 %pad_img_4_6_load_34, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7122 'sparsemux' 'tmp_241' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7123 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_34 = load i5 %pad_img_5_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7123 'load' 'pad_img_5_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7124 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_34 = load i5 %pad_img_5_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7124 'load' 'pad_img_5_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7125 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_34 = load i5 %pad_img_5_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7125 'load' 'pad_img_5_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7126 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_34 = load i5 %pad_img_5_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7126 'load' 'pad_img_5_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7127 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_34 = load i5 %pad_img_5_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7127 'load' 'pad_img_5_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7128 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_34 = load i5 %pad_img_5_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7128 'load' 'pad_img_5_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7129 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_34 = load i5 %pad_img_5_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7129 'load' 'pad_img_5_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7130 [1/1] (2.18ns)   --->   "%tmp_242 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_5_0_load_34, i3 2, i24 %pad_img_5_1_load_34, i3 3, i24 %pad_img_5_2_load_34, i3 4, i24 %pad_img_5_3_load_34, i3 5, i24 %pad_img_5_4_load_34, i3 6, i24 %pad_img_5_5_load_34, i3 0, i24 %pad_img_5_6_load_34, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7130 'sparsemux' 'tmp_242' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7131 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_34 = load i5 %pad_img_6_0_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7131 'load' 'pad_img_6_0_load_34' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7132 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_34 = load i5 %pad_img_6_1_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7132 'load' 'pad_img_6_1_load_34' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7133 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_34 = load i5 %pad_img_6_2_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7133 'load' 'pad_img_6_2_load_34' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7134 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_34 = load i5 %pad_img_6_3_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7134 'load' 'pad_img_6_3_load_34' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7135 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_34 = load i5 %pad_img_6_4_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7135 'load' 'pad_img_6_4_load_34' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7136 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_34 = load i5 %pad_img_6_5_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7136 'load' 'pad_img_6_5_load_34' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7137 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_34 = load i5 %pad_img_6_6_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7137 'load' 'pad_img_6_6_load_34' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7138 [1/1] (2.18ns)   --->   "%tmp_243 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_6_0_load_34, i3 2, i24 %pad_img_6_1_load_34, i3 3, i24 %pad_img_6_2_load_34, i3 4, i24 %pad_img_6_3_load_34, i3 5, i24 %pad_img_6_4_load_34, i3 6, i24 %pad_img_6_5_load_34, i3 0, i24 %pad_img_6_6_load_34, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7138 'sparsemux' 'tmp_243' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7139 [1/1] (2.18ns)   --->   "%pixel_73 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %tmp_237, i3 4, i24 %tmp_238, i3 5, i24 %tmp_239, i3 6, i24 %tmp_240, i3 0, i24 %tmp_241, i3 1, i24 %tmp_242, i3 2, i24 %tmp_243, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7139 'sparsemux' 'pixel_73' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7140 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_35 = load i5 %pad_img_0_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7140 'load' 'pad_img_0_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7141 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_35 = load i5 %pad_img_0_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7141 'load' 'pad_img_0_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7142 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_35 = load i5 %pad_img_0_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7142 'load' 'pad_img_0_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7143 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_35 = load i5 %pad_img_0_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7143 'load' 'pad_img_0_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7144 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_35 = load i5 %pad_img_0_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7144 'load' 'pad_img_0_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7145 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_35 = load i5 %pad_img_0_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7145 'load' 'pad_img_0_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7146 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_35 = load i5 %pad_img_0_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7146 'load' 'pad_img_0_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7147 [1/1] (2.18ns)   --->   "%tmp_244 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_35, i3 1, i24 %pad_img_0_1_load_35, i3 2, i24 %pad_img_0_2_load_35, i3 3, i24 %pad_img_0_3_load_35, i3 4, i24 %pad_img_0_4_load_35, i3 5, i24 %pad_img_0_5_load_35, i3 6, i24 %pad_img_0_6_load_35, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7147 'sparsemux' 'tmp_244' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7148 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_35 = load i5 %pad_img_1_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7148 'load' 'pad_img_1_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7149 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_35 = load i5 %pad_img_1_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7149 'load' 'pad_img_1_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7150 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_35 = load i5 %pad_img_1_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7150 'load' 'pad_img_1_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7151 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_35 = load i5 %pad_img_1_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7151 'load' 'pad_img_1_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7152 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_35 = load i5 %pad_img_1_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7152 'load' 'pad_img_1_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7153 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_35 = load i5 %pad_img_1_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7153 'load' 'pad_img_1_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7154 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_35 = load i5 %pad_img_1_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7154 'load' 'pad_img_1_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7155 [1/1] (2.18ns)   --->   "%tmp_245 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_35, i3 1, i24 %pad_img_1_1_load_35, i3 2, i24 %pad_img_1_2_load_35, i3 3, i24 %pad_img_1_3_load_35, i3 4, i24 %pad_img_1_4_load_35, i3 5, i24 %pad_img_1_5_load_35, i3 6, i24 %pad_img_1_6_load_35, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7155 'sparsemux' 'tmp_245' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7156 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_35 = load i5 %pad_img_2_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7156 'load' 'pad_img_2_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7157 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_35 = load i5 %pad_img_2_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7157 'load' 'pad_img_2_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7158 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_35 = load i5 %pad_img_2_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7158 'load' 'pad_img_2_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7159 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_35 = load i5 %pad_img_2_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7159 'load' 'pad_img_2_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7160 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_35 = load i5 %pad_img_2_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7160 'load' 'pad_img_2_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7161 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_35 = load i5 %pad_img_2_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7161 'load' 'pad_img_2_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7162 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_35 = load i5 %pad_img_2_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7162 'load' 'pad_img_2_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7163 [1/1] (2.18ns)   --->   "%tmp_246 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_35, i3 1, i24 %pad_img_2_1_load_35, i3 2, i24 %pad_img_2_2_load_35, i3 3, i24 %pad_img_2_3_load_35, i3 4, i24 %pad_img_2_4_load_35, i3 5, i24 %pad_img_2_5_load_35, i3 6, i24 %pad_img_2_6_load_35, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7163 'sparsemux' 'tmp_246' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7164 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_35 = load i5 %pad_img_3_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7164 'load' 'pad_img_3_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7165 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_35 = load i5 %pad_img_3_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7165 'load' 'pad_img_3_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7166 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_35 = load i5 %pad_img_3_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7166 'load' 'pad_img_3_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7167 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_35 = load i5 %pad_img_3_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7167 'load' 'pad_img_3_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7168 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_35 = load i5 %pad_img_3_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7168 'load' 'pad_img_3_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7169 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_35 = load i5 %pad_img_3_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7169 'load' 'pad_img_3_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7170 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_35 = load i5 %pad_img_3_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7170 'load' 'pad_img_3_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7171 [1/1] (2.18ns)   --->   "%tmp_247 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_35, i3 1, i24 %pad_img_3_1_load_35, i3 2, i24 %pad_img_3_2_load_35, i3 3, i24 %pad_img_3_3_load_35, i3 4, i24 %pad_img_3_4_load_35, i3 5, i24 %pad_img_3_5_load_35, i3 6, i24 %pad_img_3_6_load_35, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7171 'sparsemux' 'tmp_247' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7172 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_35 = load i5 %pad_img_4_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7172 'load' 'pad_img_4_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7173 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_35 = load i5 %pad_img_4_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7173 'load' 'pad_img_4_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7174 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_35 = load i5 %pad_img_4_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7174 'load' 'pad_img_4_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7175 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_35 = load i5 %pad_img_4_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7175 'load' 'pad_img_4_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7176 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_35 = load i5 %pad_img_4_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7176 'load' 'pad_img_4_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7177 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_35 = load i5 %pad_img_4_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7177 'load' 'pad_img_4_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7178 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_35 = load i5 %pad_img_4_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7178 'load' 'pad_img_4_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7179 [1/1] (2.18ns)   --->   "%tmp_248 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_4_0_load_35, i3 1, i24 %pad_img_4_1_load_35, i3 2, i24 %pad_img_4_2_load_35, i3 3, i24 %pad_img_4_3_load_35, i3 4, i24 %pad_img_4_4_load_35, i3 5, i24 %pad_img_4_5_load_35, i3 6, i24 %pad_img_4_6_load_35, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7179 'sparsemux' 'tmp_248' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7180 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_35 = load i5 %pad_img_5_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7180 'load' 'pad_img_5_0_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7181 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_35 = load i5 %pad_img_5_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7181 'load' 'pad_img_5_1_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7182 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_35 = load i5 %pad_img_5_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7182 'load' 'pad_img_5_2_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7183 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_35 = load i5 %pad_img_5_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7183 'load' 'pad_img_5_3_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7184 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_35 = load i5 %pad_img_5_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7184 'load' 'pad_img_5_4_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7185 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_35 = load i5 %pad_img_5_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7185 'load' 'pad_img_5_5_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7186 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_35 = load i5 %pad_img_5_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7186 'load' 'pad_img_5_6_load_35' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7187 [1/1] (2.18ns)   --->   "%tmp_249 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_5_0_load_35, i3 1, i24 %pad_img_5_1_load_35, i3 2, i24 %pad_img_5_2_load_35, i3 3, i24 %pad_img_5_3_load_35, i3 4, i24 %pad_img_5_4_load_35, i3 5, i24 %pad_img_5_5_load_35, i3 6, i24 %pad_img_5_6_load_35, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7187 'sparsemux' 'tmp_249' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7188 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_35 = load i5 %pad_img_6_0_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7188 'load' 'pad_img_6_0_load_35' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7189 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_35 = load i5 %pad_img_6_1_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7189 'load' 'pad_img_6_1_load_35' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7190 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_35 = load i5 %pad_img_6_2_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7190 'load' 'pad_img_6_2_load_35' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7191 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_35 = load i5 %pad_img_6_3_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7191 'load' 'pad_img_6_3_load_35' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7192 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_35 = load i5 %pad_img_6_4_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7192 'load' 'pad_img_6_4_load_35' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7193 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_35 = load i5 %pad_img_6_5_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7193 'load' 'pad_img_6_5_load_35' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7194 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_35 = load i5 %pad_img_6_6_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7194 'load' 'pad_img_6_6_load_35' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7195 [1/1] (2.18ns)   --->   "%tmp_250 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_6_0_load_35, i3 1, i24 %pad_img_6_1_load_35, i3 2, i24 %pad_img_6_2_load_35, i3 3, i24 %pad_img_6_3_load_35, i3 4, i24 %pad_img_6_4_load_35, i3 5, i24 %pad_img_6_5_load_35, i3 6, i24 %pad_img_6_6_load_35, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7195 'sparsemux' 'tmp_250' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7196 [1/1] (2.18ns)   --->   "%pixel_74 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %tmp_244, i3 3, i24 %tmp_245, i3 4, i24 %tmp_246, i3 5, i24 %tmp_247, i3 6, i24 %tmp_248, i3 0, i24 %tmp_249, i3 1, i24 %tmp_250, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7196 'sparsemux' 'pixel_74' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7197 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_36 = load i5 %pad_img_0_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7197 'load' 'pad_img_0_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7198 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_36 = load i5 %pad_img_0_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7198 'load' 'pad_img_0_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7199 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_36 = load i5 %pad_img_0_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7199 'load' 'pad_img_0_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7200 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_36 = load i5 %pad_img_0_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7200 'load' 'pad_img_0_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7201 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_36 = load i5 %pad_img_0_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7201 'load' 'pad_img_0_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7202 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_36 = load i5 %pad_img_0_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7202 'load' 'pad_img_0_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7203 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_36 = load i5 %pad_img_0_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7203 'load' 'pad_img_0_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7204 [1/1] (2.18ns)   --->   "%tmp_251 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_36, i3 0, i24 %pad_img_0_1_load_36, i3 1, i24 %pad_img_0_2_load_36, i3 2, i24 %pad_img_0_3_load_36, i3 3, i24 %pad_img_0_4_load_36, i3 4, i24 %pad_img_0_5_load_36, i3 5, i24 %pad_img_0_6_load_36, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7204 'sparsemux' 'tmp_251' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7205 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_36 = load i5 %pad_img_1_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7205 'load' 'pad_img_1_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7206 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_36 = load i5 %pad_img_1_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7206 'load' 'pad_img_1_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7207 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_36 = load i5 %pad_img_1_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7207 'load' 'pad_img_1_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7208 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_36 = load i5 %pad_img_1_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7208 'load' 'pad_img_1_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7209 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_36 = load i5 %pad_img_1_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7209 'load' 'pad_img_1_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7210 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_36 = load i5 %pad_img_1_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7210 'load' 'pad_img_1_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7211 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_36 = load i5 %pad_img_1_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7211 'load' 'pad_img_1_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7212 [1/1] (2.18ns)   --->   "%tmp_252 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_36, i3 0, i24 %pad_img_1_1_load_36, i3 1, i24 %pad_img_1_2_load_36, i3 2, i24 %pad_img_1_3_load_36, i3 3, i24 %pad_img_1_4_load_36, i3 4, i24 %pad_img_1_5_load_36, i3 5, i24 %pad_img_1_6_load_36, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7212 'sparsemux' 'tmp_252' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7213 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_36 = load i5 %pad_img_2_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7213 'load' 'pad_img_2_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7214 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_36 = load i5 %pad_img_2_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7214 'load' 'pad_img_2_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7215 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_36 = load i5 %pad_img_2_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7215 'load' 'pad_img_2_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7216 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_36 = load i5 %pad_img_2_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7216 'load' 'pad_img_2_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7217 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_36 = load i5 %pad_img_2_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7217 'load' 'pad_img_2_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7218 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_36 = load i5 %pad_img_2_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7218 'load' 'pad_img_2_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7219 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_36 = load i5 %pad_img_2_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7219 'load' 'pad_img_2_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7220 [1/1] (2.18ns)   --->   "%tmp_253 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_36, i3 0, i24 %pad_img_2_1_load_36, i3 1, i24 %pad_img_2_2_load_36, i3 2, i24 %pad_img_2_3_load_36, i3 3, i24 %pad_img_2_4_load_36, i3 4, i24 %pad_img_2_5_load_36, i3 5, i24 %pad_img_2_6_load_36, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7220 'sparsemux' 'tmp_253' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7221 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_36 = load i5 %pad_img_3_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7221 'load' 'pad_img_3_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7222 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_36 = load i5 %pad_img_3_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7222 'load' 'pad_img_3_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7223 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_36 = load i5 %pad_img_3_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7223 'load' 'pad_img_3_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7224 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_36 = load i5 %pad_img_3_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7224 'load' 'pad_img_3_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7225 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_36 = load i5 %pad_img_3_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7225 'load' 'pad_img_3_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7226 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_36 = load i5 %pad_img_3_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7226 'load' 'pad_img_3_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7227 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_36 = load i5 %pad_img_3_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7227 'load' 'pad_img_3_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7228 [1/1] (2.18ns)   --->   "%tmp_254 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_36, i3 0, i24 %pad_img_3_1_load_36, i3 1, i24 %pad_img_3_2_load_36, i3 2, i24 %pad_img_3_3_load_36, i3 3, i24 %pad_img_3_4_load_36, i3 4, i24 %pad_img_3_5_load_36, i3 5, i24 %pad_img_3_6_load_36, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7228 'sparsemux' 'tmp_254' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7229 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_36 = load i5 %pad_img_4_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7229 'load' 'pad_img_4_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7230 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_36 = load i5 %pad_img_4_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7230 'load' 'pad_img_4_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7231 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_36 = load i5 %pad_img_4_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7231 'load' 'pad_img_4_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7232 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_36 = load i5 %pad_img_4_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7232 'load' 'pad_img_4_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7233 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_36 = load i5 %pad_img_4_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7233 'load' 'pad_img_4_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7234 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_36 = load i5 %pad_img_4_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7234 'load' 'pad_img_4_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7235 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_36 = load i5 %pad_img_4_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7235 'load' 'pad_img_4_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7236 [1/1] (2.18ns)   --->   "%tmp_255 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_4_0_load_36, i3 0, i24 %pad_img_4_1_load_36, i3 1, i24 %pad_img_4_2_load_36, i3 2, i24 %pad_img_4_3_load_36, i3 3, i24 %pad_img_4_4_load_36, i3 4, i24 %pad_img_4_5_load_36, i3 5, i24 %pad_img_4_6_load_36, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7236 'sparsemux' 'tmp_255' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7237 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_36 = load i5 %pad_img_5_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7237 'load' 'pad_img_5_0_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7238 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_36 = load i5 %pad_img_5_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7238 'load' 'pad_img_5_1_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7239 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_36 = load i5 %pad_img_5_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7239 'load' 'pad_img_5_2_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7240 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_36 = load i5 %pad_img_5_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7240 'load' 'pad_img_5_3_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7241 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_36 = load i5 %pad_img_5_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7241 'load' 'pad_img_5_4_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7242 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_36 = load i5 %pad_img_5_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7242 'load' 'pad_img_5_5_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7243 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_36 = load i5 %pad_img_5_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7243 'load' 'pad_img_5_6_load_36' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7244 [1/1] (2.18ns)   --->   "%tmp_256 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_5_0_load_36, i3 0, i24 %pad_img_5_1_load_36, i3 1, i24 %pad_img_5_2_load_36, i3 2, i24 %pad_img_5_3_load_36, i3 3, i24 %pad_img_5_4_load_36, i3 4, i24 %pad_img_5_5_load_36, i3 5, i24 %pad_img_5_6_load_36, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7244 'sparsemux' 'tmp_256' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7245 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_36 = load i5 %pad_img_6_0_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7245 'load' 'pad_img_6_0_load_36' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7246 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_36 = load i5 %pad_img_6_1_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7246 'load' 'pad_img_6_1_load_36' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7247 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_36 = load i5 %pad_img_6_2_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7247 'load' 'pad_img_6_2_load_36' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7248 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_36 = load i5 %pad_img_6_3_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7248 'load' 'pad_img_6_3_load_36' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7249 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_36 = load i5 %pad_img_6_4_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7249 'load' 'pad_img_6_4_load_36' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7250 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_36 = load i5 %pad_img_6_5_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7250 'load' 'pad_img_6_5_load_36' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7251 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_36 = load i5 %pad_img_6_6_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7251 'load' 'pad_img_6_6_load_36' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7252 [1/1] (2.18ns)   --->   "%tmp_257 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_6_0_load_36, i3 0, i24 %pad_img_6_1_load_36, i3 1, i24 %pad_img_6_2_load_36, i3 2, i24 %pad_img_6_3_load_36, i3 3, i24 %pad_img_6_4_load_36, i3 4, i24 %pad_img_6_5_load_36, i3 5, i24 %pad_img_6_6_load_36, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7252 'sparsemux' 'tmp_257' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7253 [1/1] (2.18ns)   --->   "%pixel_75 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %tmp_251, i3 3, i24 %tmp_252, i3 4, i24 %tmp_253, i3 5, i24 %tmp_254, i3 6, i24 %tmp_255, i3 0, i24 %tmp_256, i3 1, i24 %tmp_257, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7253 'sparsemux' 'pixel_75' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7254 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_37 = load i5 %pad_img_0_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7254 'load' 'pad_img_0_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7255 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_37 = load i5 %pad_img_0_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7255 'load' 'pad_img_0_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7256 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_37 = load i5 %pad_img_0_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7256 'load' 'pad_img_0_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7257 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_37 = load i5 %pad_img_0_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7257 'load' 'pad_img_0_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7258 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_37 = load i5 %pad_img_0_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7258 'load' 'pad_img_0_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7259 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_37 = load i5 %pad_img_0_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7259 'load' 'pad_img_0_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7260 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_37 = load i5 %pad_img_0_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7260 'load' 'pad_img_0_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7261 [1/1] (2.18ns)   --->   "%tmp_258 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_37, i3 6, i24 %pad_img_0_1_load_37, i3 0, i24 %pad_img_0_2_load_37, i3 1, i24 %pad_img_0_3_load_37, i3 2, i24 %pad_img_0_4_load_37, i3 3, i24 %pad_img_0_5_load_37, i3 4, i24 %pad_img_0_6_load_37, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7261 'sparsemux' 'tmp_258' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7262 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_37 = load i5 %pad_img_1_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7262 'load' 'pad_img_1_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7263 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_37 = load i5 %pad_img_1_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7263 'load' 'pad_img_1_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7264 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_37 = load i5 %pad_img_1_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7264 'load' 'pad_img_1_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7265 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_37 = load i5 %pad_img_1_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7265 'load' 'pad_img_1_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7266 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_37 = load i5 %pad_img_1_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7266 'load' 'pad_img_1_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7267 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_37 = load i5 %pad_img_1_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7267 'load' 'pad_img_1_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7268 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_37 = load i5 %pad_img_1_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7268 'load' 'pad_img_1_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7269 [1/1] (2.18ns)   --->   "%tmp_259 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_37, i3 6, i24 %pad_img_1_1_load_37, i3 0, i24 %pad_img_1_2_load_37, i3 1, i24 %pad_img_1_3_load_37, i3 2, i24 %pad_img_1_4_load_37, i3 3, i24 %pad_img_1_5_load_37, i3 4, i24 %pad_img_1_6_load_37, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7269 'sparsemux' 'tmp_259' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7270 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_37 = load i5 %pad_img_2_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7270 'load' 'pad_img_2_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7271 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_37 = load i5 %pad_img_2_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7271 'load' 'pad_img_2_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7272 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_37 = load i5 %pad_img_2_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7272 'load' 'pad_img_2_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7273 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_37 = load i5 %pad_img_2_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7273 'load' 'pad_img_2_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7274 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_37 = load i5 %pad_img_2_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7274 'load' 'pad_img_2_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7275 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_37 = load i5 %pad_img_2_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7275 'load' 'pad_img_2_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7276 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_37 = load i5 %pad_img_2_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7276 'load' 'pad_img_2_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7277 [1/1] (2.18ns)   --->   "%tmp_260 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_37, i3 6, i24 %pad_img_2_1_load_37, i3 0, i24 %pad_img_2_2_load_37, i3 1, i24 %pad_img_2_3_load_37, i3 2, i24 %pad_img_2_4_load_37, i3 3, i24 %pad_img_2_5_load_37, i3 4, i24 %pad_img_2_6_load_37, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7277 'sparsemux' 'tmp_260' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7278 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_37 = load i5 %pad_img_3_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7278 'load' 'pad_img_3_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7279 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_37 = load i5 %pad_img_3_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7279 'load' 'pad_img_3_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7280 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_37 = load i5 %pad_img_3_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7280 'load' 'pad_img_3_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7281 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_37 = load i5 %pad_img_3_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7281 'load' 'pad_img_3_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7282 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_37 = load i5 %pad_img_3_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7282 'load' 'pad_img_3_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7283 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_37 = load i5 %pad_img_3_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7283 'load' 'pad_img_3_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7284 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_37 = load i5 %pad_img_3_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7284 'load' 'pad_img_3_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7285 [1/1] (2.18ns)   --->   "%tmp_261 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_37, i3 6, i24 %pad_img_3_1_load_37, i3 0, i24 %pad_img_3_2_load_37, i3 1, i24 %pad_img_3_3_load_37, i3 2, i24 %pad_img_3_4_load_37, i3 3, i24 %pad_img_3_5_load_37, i3 4, i24 %pad_img_3_6_load_37, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7285 'sparsemux' 'tmp_261' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7286 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_37 = load i5 %pad_img_4_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7286 'load' 'pad_img_4_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7287 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_37 = load i5 %pad_img_4_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7287 'load' 'pad_img_4_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7288 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_37 = load i5 %pad_img_4_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7288 'load' 'pad_img_4_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7289 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_37 = load i5 %pad_img_4_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7289 'load' 'pad_img_4_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7290 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_37 = load i5 %pad_img_4_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7290 'load' 'pad_img_4_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7291 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_37 = load i5 %pad_img_4_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7291 'load' 'pad_img_4_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7292 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_37 = load i5 %pad_img_4_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7292 'load' 'pad_img_4_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7293 [1/1] (2.18ns)   --->   "%tmp_262 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_4_0_load_37, i3 6, i24 %pad_img_4_1_load_37, i3 0, i24 %pad_img_4_2_load_37, i3 1, i24 %pad_img_4_3_load_37, i3 2, i24 %pad_img_4_4_load_37, i3 3, i24 %pad_img_4_5_load_37, i3 4, i24 %pad_img_4_6_load_37, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7293 'sparsemux' 'tmp_262' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7294 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_37 = load i5 %pad_img_5_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7294 'load' 'pad_img_5_0_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7295 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_37 = load i5 %pad_img_5_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7295 'load' 'pad_img_5_1_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7296 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_37 = load i5 %pad_img_5_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7296 'load' 'pad_img_5_2_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7297 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_37 = load i5 %pad_img_5_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7297 'load' 'pad_img_5_3_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7298 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_37 = load i5 %pad_img_5_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7298 'load' 'pad_img_5_4_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7299 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_37 = load i5 %pad_img_5_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7299 'load' 'pad_img_5_5_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7300 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_37 = load i5 %pad_img_5_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7300 'load' 'pad_img_5_6_load_37' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7301 [1/1] (2.18ns)   --->   "%tmp_263 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_5_0_load_37, i3 6, i24 %pad_img_5_1_load_37, i3 0, i24 %pad_img_5_2_load_37, i3 1, i24 %pad_img_5_3_load_37, i3 2, i24 %pad_img_5_4_load_37, i3 3, i24 %pad_img_5_5_load_37, i3 4, i24 %pad_img_5_6_load_37, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7301 'sparsemux' 'tmp_263' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7302 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_37 = load i5 %pad_img_6_0_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7302 'load' 'pad_img_6_0_load_37' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7303 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_37 = load i5 %pad_img_6_1_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7303 'load' 'pad_img_6_1_load_37' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7304 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_37 = load i5 %pad_img_6_2_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7304 'load' 'pad_img_6_2_load_37' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7305 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_37 = load i5 %pad_img_6_3_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7305 'load' 'pad_img_6_3_load_37' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7306 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_37 = load i5 %pad_img_6_4_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7306 'load' 'pad_img_6_4_load_37' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7307 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_37 = load i5 %pad_img_6_5_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7307 'load' 'pad_img_6_5_load_37' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7308 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_37 = load i5 %pad_img_6_6_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7308 'load' 'pad_img_6_6_load_37' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7309 [1/1] (2.18ns)   --->   "%tmp_264 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_6_0_load_37, i3 6, i24 %pad_img_6_1_load_37, i3 0, i24 %pad_img_6_2_load_37, i3 1, i24 %pad_img_6_3_load_37, i3 2, i24 %pad_img_6_4_load_37, i3 3, i24 %pad_img_6_5_load_37, i3 4, i24 %pad_img_6_6_load_37, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7309 'sparsemux' 'tmp_264' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7310 [1/1] (2.18ns)   --->   "%pixel_76 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %tmp_258, i3 3, i24 %tmp_259, i3 4, i24 %tmp_260, i3 5, i24 %tmp_261, i3 6, i24 %tmp_262, i3 0, i24 %tmp_263, i3 1, i24 %tmp_264, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7310 'sparsemux' 'pixel_76' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7311 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_38 = load i5 %pad_img_0_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7311 'load' 'pad_img_0_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7312 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_38 = load i5 %pad_img_0_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7312 'load' 'pad_img_0_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7313 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_38 = load i5 %pad_img_0_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7313 'load' 'pad_img_0_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7314 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_38 = load i5 %pad_img_0_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7314 'load' 'pad_img_0_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7315 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_38 = load i5 %pad_img_0_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7315 'load' 'pad_img_0_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7316 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_38 = load i5 %pad_img_0_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7316 'load' 'pad_img_0_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7317 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_38 = load i5 %pad_img_0_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7317 'load' 'pad_img_0_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7318 [1/1] (2.18ns)   --->   "%tmp_265 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_38, i3 5, i24 %pad_img_0_1_load_38, i3 6, i24 %pad_img_0_2_load_38, i3 0, i24 %pad_img_0_3_load_38, i3 1, i24 %pad_img_0_4_load_38, i3 2, i24 %pad_img_0_5_load_38, i3 3, i24 %pad_img_0_6_load_38, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7318 'sparsemux' 'tmp_265' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7319 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_38 = load i5 %pad_img_1_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7319 'load' 'pad_img_1_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7320 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_38 = load i5 %pad_img_1_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7320 'load' 'pad_img_1_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7321 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_38 = load i5 %pad_img_1_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7321 'load' 'pad_img_1_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7322 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_38 = load i5 %pad_img_1_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7322 'load' 'pad_img_1_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7323 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_38 = load i5 %pad_img_1_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7323 'load' 'pad_img_1_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7324 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_38 = load i5 %pad_img_1_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7324 'load' 'pad_img_1_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7325 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_38 = load i5 %pad_img_1_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7325 'load' 'pad_img_1_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7326 [1/1] (2.18ns)   --->   "%tmp_266 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_38, i3 5, i24 %pad_img_1_1_load_38, i3 6, i24 %pad_img_1_2_load_38, i3 0, i24 %pad_img_1_3_load_38, i3 1, i24 %pad_img_1_4_load_38, i3 2, i24 %pad_img_1_5_load_38, i3 3, i24 %pad_img_1_6_load_38, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7326 'sparsemux' 'tmp_266' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7327 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_38 = load i5 %pad_img_2_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7327 'load' 'pad_img_2_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7328 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_38 = load i5 %pad_img_2_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7328 'load' 'pad_img_2_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7329 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_38 = load i5 %pad_img_2_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7329 'load' 'pad_img_2_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7330 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_38 = load i5 %pad_img_2_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7330 'load' 'pad_img_2_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7331 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_38 = load i5 %pad_img_2_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7331 'load' 'pad_img_2_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7332 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_38 = load i5 %pad_img_2_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7332 'load' 'pad_img_2_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7333 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_38 = load i5 %pad_img_2_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7333 'load' 'pad_img_2_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7334 [1/1] (2.18ns)   --->   "%tmp_267 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_38, i3 5, i24 %pad_img_2_1_load_38, i3 6, i24 %pad_img_2_2_load_38, i3 0, i24 %pad_img_2_3_load_38, i3 1, i24 %pad_img_2_4_load_38, i3 2, i24 %pad_img_2_5_load_38, i3 3, i24 %pad_img_2_6_load_38, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7334 'sparsemux' 'tmp_267' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7335 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_38 = load i5 %pad_img_3_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7335 'load' 'pad_img_3_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7336 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_38 = load i5 %pad_img_3_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7336 'load' 'pad_img_3_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7337 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_38 = load i5 %pad_img_3_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7337 'load' 'pad_img_3_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7338 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_38 = load i5 %pad_img_3_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7338 'load' 'pad_img_3_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7339 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_38 = load i5 %pad_img_3_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7339 'load' 'pad_img_3_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7340 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_38 = load i5 %pad_img_3_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7340 'load' 'pad_img_3_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7341 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_38 = load i5 %pad_img_3_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7341 'load' 'pad_img_3_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7342 [1/1] (2.18ns)   --->   "%tmp_268 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_38, i3 5, i24 %pad_img_3_1_load_38, i3 6, i24 %pad_img_3_2_load_38, i3 0, i24 %pad_img_3_3_load_38, i3 1, i24 %pad_img_3_4_load_38, i3 2, i24 %pad_img_3_5_load_38, i3 3, i24 %pad_img_3_6_load_38, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7342 'sparsemux' 'tmp_268' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7343 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_38 = load i5 %pad_img_4_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7343 'load' 'pad_img_4_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7344 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_38 = load i5 %pad_img_4_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7344 'load' 'pad_img_4_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7345 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_38 = load i5 %pad_img_4_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7345 'load' 'pad_img_4_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7346 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_38 = load i5 %pad_img_4_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7346 'load' 'pad_img_4_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7347 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_38 = load i5 %pad_img_4_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7347 'load' 'pad_img_4_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7348 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_38 = load i5 %pad_img_4_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7348 'load' 'pad_img_4_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7349 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_38 = load i5 %pad_img_4_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7349 'load' 'pad_img_4_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7350 [1/1] (2.18ns)   --->   "%tmp_269 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_4_0_load_38, i3 5, i24 %pad_img_4_1_load_38, i3 6, i24 %pad_img_4_2_load_38, i3 0, i24 %pad_img_4_3_load_38, i3 1, i24 %pad_img_4_4_load_38, i3 2, i24 %pad_img_4_5_load_38, i3 3, i24 %pad_img_4_6_load_38, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7350 'sparsemux' 'tmp_269' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7351 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_38 = load i5 %pad_img_5_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7351 'load' 'pad_img_5_0_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7352 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_38 = load i5 %pad_img_5_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7352 'load' 'pad_img_5_1_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7353 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_38 = load i5 %pad_img_5_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7353 'load' 'pad_img_5_2_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7354 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_38 = load i5 %pad_img_5_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7354 'load' 'pad_img_5_3_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7355 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_38 = load i5 %pad_img_5_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7355 'load' 'pad_img_5_4_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7356 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_38 = load i5 %pad_img_5_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7356 'load' 'pad_img_5_5_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7357 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_38 = load i5 %pad_img_5_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7357 'load' 'pad_img_5_6_load_38' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7358 [1/1] (2.18ns)   --->   "%tmp_270 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_5_0_load_38, i3 5, i24 %pad_img_5_1_load_38, i3 6, i24 %pad_img_5_2_load_38, i3 0, i24 %pad_img_5_3_load_38, i3 1, i24 %pad_img_5_4_load_38, i3 2, i24 %pad_img_5_5_load_38, i3 3, i24 %pad_img_5_6_load_38, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7358 'sparsemux' 'tmp_270' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7359 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_38 = load i5 %pad_img_6_0_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7359 'load' 'pad_img_6_0_load_38' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7360 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_38 = load i5 %pad_img_6_1_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7360 'load' 'pad_img_6_1_load_38' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7361 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_38 = load i5 %pad_img_6_2_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7361 'load' 'pad_img_6_2_load_38' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7362 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_38 = load i5 %pad_img_6_3_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7362 'load' 'pad_img_6_3_load_38' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7363 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_38 = load i5 %pad_img_6_4_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7363 'load' 'pad_img_6_4_load_38' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7364 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_38 = load i5 %pad_img_6_5_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7364 'load' 'pad_img_6_5_load_38' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7365 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_38 = load i5 %pad_img_6_6_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7365 'load' 'pad_img_6_6_load_38' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7366 [1/1] (2.18ns)   --->   "%tmp_271 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_6_0_load_38, i3 5, i24 %pad_img_6_1_load_38, i3 6, i24 %pad_img_6_2_load_38, i3 0, i24 %pad_img_6_3_load_38, i3 1, i24 %pad_img_6_4_load_38, i3 2, i24 %pad_img_6_5_load_38, i3 3, i24 %pad_img_6_6_load_38, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7366 'sparsemux' 'tmp_271' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7367 [1/1] (2.18ns)   --->   "%pixel_77 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %tmp_265, i3 3, i24 %tmp_266, i3 4, i24 %tmp_267, i3 5, i24 %tmp_268, i3 6, i24 %tmp_269, i3 0, i24 %tmp_270, i3 1, i24 %tmp_271, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7367 'sparsemux' 'pixel_77' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7368 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_39 = load i5 %pad_img_0_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7368 'load' 'pad_img_0_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7369 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_39 = load i5 %pad_img_0_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7369 'load' 'pad_img_0_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7370 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_39 = load i5 %pad_img_0_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7370 'load' 'pad_img_0_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7371 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_39 = load i5 %pad_img_0_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7371 'load' 'pad_img_0_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7372 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_39 = load i5 %pad_img_0_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7372 'load' 'pad_img_0_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7373 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_39 = load i5 %pad_img_0_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7373 'load' 'pad_img_0_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7374 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_39 = load i5 %pad_img_0_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7374 'load' 'pad_img_0_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7375 [1/1] (2.18ns)   --->   "%tmp_272 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_39, i3 4, i24 %pad_img_0_1_load_39, i3 5, i24 %pad_img_0_2_load_39, i3 6, i24 %pad_img_0_3_load_39, i3 0, i24 %pad_img_0_4_load_39, i3 1, i24 %pad_img_0_5_load_39, i3 2, i24 %pad_img_0_6_load_39, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7375 'sparsemux' 'tmp_272' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7376 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_39 = load i5 %pad_img_1_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7376 'load' 'pad_img_1_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7377 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_39 = load i5 %pad_img_1_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7377 'load' 'pad_img_1_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7378 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_39 = load i5 %pad_img_1_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7378 'load' 'pad_img_1_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7379 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_39 = load i5 %pad_img_1_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7379 'load' 'pad_img_1_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7380 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_39 = load i5 %pad_img_1_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7380 'load' 'pad_img_1_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7381 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_39 = load i5 %pad_img_1_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7381 'load' 'pad_img_1_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7382 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_39 = load i5 %pad_img_1_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7382 'load' 'pad_img_1_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7383 [1/1] (2.18ns)   --->   "%tmp_273 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_39, i3 4, i24 %pad_img_1_1_load_39, i3 5, i24 %pad_img_1_2_load_39, i3 6, i24 %pad_img_1_3_load_39, i3 0, i24 %pad_img_1_4_load_39, i3 1, i24 %pad_img_1_5_load_39, i3 2, i24 %pad_img_1_6_load_39, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7383 'sparsemux' 'tmp_273' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7384 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_39 = load i5 %pad_img_2_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7384 'load' 'pad_img_2_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7385 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_39 = load i5 %pad_img_2_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7385 'load' 'pad_img_2_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7386 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_39 = load i5 %pad_img_2_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7386 'load' 'pad_img_2_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7387 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_39 = load i5 %pad_img_2_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7387 'load' 'pad_img_2_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7388 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_39 = load i5 %pad_img_2_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7388 'load' 'pad_img_2_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7389 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_39 = load i5 %pad_img_2_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7389 'load' 'pad_img_2_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7390 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_39 = load i5 %pad_img_2_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7390 'load' 'pad_img_2_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7391 [1/1] (2.18ns)   --->   "%tmp_274 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_39, i3 4, i24 %pad_img_2_1_load_39, i3 5, i24 %pad_img_2_2_load_39, i3 6, i24 %pad_img_2_3_load_39, i3 0, i24 %pad_img_2_4_load_39, i3 1, i24 %pad_img_2_5_load_39, i3 2, i24 %pad_img_2_6_load_39, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7391 'sparsemux' 'tmp_274' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7392 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_39 = load i5 %pad_img_3_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7392 'load' 'pad_img_3_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7393 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_39 = load i5 %pad_img_3_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7393 'load' 'pad_img_3_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7394 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_39 = load i5 %pad_img_3_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7394 'load' 'pad_img_3_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7395 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_39 = load i5 %pad_img_3_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7395 'load' 'pad_img_3_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7396 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_39 = load i5 %pad_img_3_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7396 'load' 'pad_img_3_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7397 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_39 = load i5 %pad_img_3_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7397 'load' 'pad_img_3_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7398 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_39 = load i5 %pad_img_3_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7398 'load' 'pad_img_3_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7399 [1/1] (2.18ns)   --->   "%tmp_275 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_39, i3 4, i24 %pad_img_3_1_load_39, i3 5, i24 %pad_img_3_2_load_39, i3 6, i24 %pad_img_3_3_load_39, i3 0, i24 %pad_img_3_4_load_39, i3 1, i24 %pad_img_3_5_load_39, i3 2, i24 %pad_img_3_6_load_39, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7399 'sparsemux' 'tmp_275' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7400 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_39 = load i5 %pad_img_4_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7400 'load' 'pad_img_4_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7401 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_39 = load i5 %pad_img_4_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7401 'load' 'pad_img_4_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7402 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_39 = load i5 %pad_img_4_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7402 'load' 'pad_img_4_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7403 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_39 = load i5 %pad_img_4_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7403 'load' 'pad_img_4_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7404 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_39 = load i5 %pad_img_4_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7404 'load' 'pad_img_4_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7405 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_39 = load i5 %pad_img_4_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7405 'load' 'pad_img_4_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7406 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_39 = load i5 %pad_img_4_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7406 'load' 'pad_img_4_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7407 [1/1] (2.18ns)   --->   "%tmp_276 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_4_0_load_39, i3 4, i24 %pad_img_4_1_load_39, i3 5, i24 %pad_img_4_2_load_39, i3 6, i24 %pad_img_4_3_load_39, i3 0, i24 %pad_img_4_4_load_39, i3 1, i24 %pad_img_4_5_load_39, i3 2, i24 %pad_img_4_6_load_39, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7407 'sparsemux' 'tmp_276' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7408 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_39 = load i5 %pad_img_5_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7408 'load' 'pad_img_5_0_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7409 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_39 = load i5 %pad_img_5_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7409 'load' 'pad_img_5_1_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7410 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_39 = load i5 %pad_img_5_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7410 'load' 'pad_img_5_2_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7411 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_39 = load i5 %pad_img_5_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7411 'load' 'pad_img_5_3_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7412 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_39 = load i5 %pad_img_5_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7412 'load' 'pad_img_5_4_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7413 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_39 = load i5 %pad_img_5_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7413 'load' 'pad_img_5_5_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7414 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_39 = load i5 %pad_img_5_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7414 'load' 'pad_img_5_6_load_39' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7415 [1/1] (2.18ns)   --->   "%tmp_277 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_5_0_load_39, i3 4, i24 %pad_img_5_1_load_39, i3 5, i24 %pad_img_5_2_load_39, i3 6, i24 %pad_img_5_3_load_39, i3 0, i24 %pad_img_5_4_load_39, i3 1, i24 %pad_img_5_5_load_39, i3 2, i24 %pad_img_5_6_load_39, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7415 'sparsemux' 'tmp_277' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7416 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_39 = load i5 %pad_img_6_0_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7416 'load' 'pad_img_6_0_load_39' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7417 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_39 = load i5 %pad_img_6_1_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7417 'load' 'pad_img_6_1_load_39' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7418 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_39 = load i5 %pad_img_6_2_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7418 'load' 'pad_img_6_2_load_39' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7419 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_39 = load i5 %pad_img_6_3_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7419 'load' 'pad_img_6_3_load_39' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7420 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_39 = load i5 %pad_img_6_4_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7420 'load' 'pad_img_6_4_load_39' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7421 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_39 = load i5 %pad_img_6_5_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7421 'load' 'pad_img_6_5_load_39' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7422 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_39 = load i5 %pad_img_6_6_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7422 'load' 'pad_img_6_6_load_39' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7423 [1/1] (2.18ns)   --->   "%tmp_278 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_6_0_load_39, i3 4, i24 %pad_img_6_1_load_39, i3 5, i24 %pad_img_6_2_load_39, i3 6, i24 %pad_img_6_3_load_39, i3 0, i24 %pad_img_6_4_load_39, i3 1, i24 %pad_img_6_5_load_39, i3 2, i24 %pad_img_6_6_load_39, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7423 'sparsemux' 'tmp_278' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7424 [1/1] (2.18ns)   --->   "%pixel_78 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %tmp_272, i3 3, i24 %tmp_273, i3 4, i24 %tmp_274, i3 5, i24 %tmp_275, i3 6, i24 %tmp_276, i3 0, i24 %tmp_277, i3 1, i24 %tmp_278, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7424 'sparsemux' 'pixel_78' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7425 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_40 = load i5 %pad_img_0_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7425 'load' 'pad_img_0_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7426 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_40 = load i5 %pad_img_0_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7426 'load' 'pad_img_0_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7427 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_40 = load i5 %pad_img_0_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7427 'load' 'pad_img_0_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7428 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_40 = load i5 %pad_img_0_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7428 'load' 'pad_img_0_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7429 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_40 = load i5 %pad_img_0_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7429 'load' 'pad_img_0_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7430 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_40 = load i5 %pad_img_0_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7430 'load' 'pad_img_0_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7431 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_40 = load i5 %pad_img_0_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7431 'load' 'pad_img_0_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7432 [1/1] (2.18ns)   --->   "%tmp_279 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_40, i3 3, i24 %pad_img_0_1_load_40, i3 4, i24 %pad_img_0_2_load_40, i3 5, i24 %pad_img_0_3_load_40, i3 6, i24 %pad_img_0_4_load_40, i3 0, i24 %pad_img_0_5_load_40, i3 1, i24 %pad_img_0_6_load_40, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7432 'sparsemux' 'tmp_279' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7433 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_40 = load i5 %pad_img_1_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7433 'load' 'pad_img_1_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7434 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_40 = load i5 %pad_img_1_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7434 'load' 'pad_img_1_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7435 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_40 = load i5 %pad_img_1_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7435 'load' 'pad_img_1_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7436 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_40 = load i5 %pad_img_1_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7436 'load' 'pad_img_1_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7437 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_40 = load i5 %pad_img_1_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7437 'load' 'pad_img_1_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7438 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_40 = load i5 %pad_img_1_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7438 'load' 'pad_img_1_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7439 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_40 = load i5 %pad_img_1_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7439 'load' 'pad_img_1_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7440 [1/1] (2.18ns)   --->   "%tmp_280 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_40, i3 3, i24 %pad_img_1_1_load_40, i3 4, i24 %pad_img_1_2_load_40, i3 5, i24 %pad_img_1_3_load_40, i3 6, i24 %pad_img_1_4_load_40, i3 0, i24 %pad_img_1_5_load_40, i3 1, i24 %pad_img_1_6_load_40, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7440 'sparsemux' 'tmp_280' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7441 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_40 = load i5 %pad_img_2_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7441 'load' 'pad_img_2_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7442 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_40 = load i5 %pad_img_2_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7442 'load' 'pad_img_2_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7443 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_40 = load i5 %pad_img_2_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7443 'load' 'pad_img_2_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7444 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_40 = load i5 %pad_img_2_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7444 'load' 'pad_img_2_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7445 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_40 = load i5 %pad_img_2_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7445 'load' 'pad_img_2_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7446 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_40 = load i5 %pad_img_2_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7446 'load' 'pad_img_2_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7447 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_40 = load i5 %pad_img_2_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7447 'load' 'pad_img_2_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7448 [1/1] (2.18ns)   --->   "%tmp_281 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_40, i3 3, i24 %pad_img_2_1_load_40, i3 4, i24 %pad_img_2_2_load_40, i3 5, i24 %pad_img_2_3_load_40, i3 6, i24 %pad_img_2_4_load_40, i3 0, i24 %pad_img_2_5_load_40, i3 1, i24 %pad_img_2_6_load_40, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7448 'sparsemux' 'tmp_281' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7449 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_40 = load i5 %pad_img_3_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7449 'load' 'pad_img_3_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7450 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_40 = load i5 %pad_img_3_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7450 'load' 'pad_img_3_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7451 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_40 = load i5 %pad_img_3_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7451 'load' 'pad_img_3_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7452 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_40 = load i5 %pad_img_3_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7452 'load' 'pad_img_3_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7453 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_40 = load i5 %pad_img_3_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7453 'load' 'pad_img_3_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7454 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_40 = load i5 %pad_img_3_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7454 'load' 'pad_img_3_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7455 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_40 = load i5 %pad_img_3_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7455 'load' 'pad_img_3_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7456 [1/1] (2.18ns)   --->   "%tmp_282 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_40, i3 3, i24 %pad_img_3_1_load_40, i3 4, i24 %pad_img_3_2_load_40, i3 5, i24 %pad_img_3_3_load_40, i3 6, i24 %pad_img_3_4_load_40, i3 0, i24 %pad_img_3_5_load_40, i3 1, i24 %pad_img_3_6_load_40, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7456 'sparsemux' 'tmp_282' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7457 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_40 = load i5 %pad_img_4_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7457 'load' 'pad_img_4_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7458 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_40 = load i5 %pad_img_4_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7458 'load' 'pad_img_4_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7459 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_40 = load i5 %pad_img_4_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7459 'load' 'pad_img_4_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7460 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_40 = load i5 %pad_img_4_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7460 'load' 'pad_img_4_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7461 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_40 = load i5 %pad_img_4_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7461 'load' 'pad_img_4_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7462 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_40 = load i5 %pad_img_4_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7462 'load' 'pad_img_4_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7463 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_40 = load i5 %pad_img_4_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7463 'load' 'pad_img_4_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7464 [1/1] (2.18ns)   --->   "%tmp_283 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_4_0_load_40, i3 3, i24 %pad_img_4_1_load_40, i3 4, i24 %pad_img_4_2_load_40, i3 5, i24 %pad_img_4_3_load_40, i3 6, i24 %pad_img_4_4_load_40, i3 0, i24 %pad_img_4_5_load_40, i3 1, i24 %pad_img_4_6_load_40, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7464 'sparsemux' 'tmp_283' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7465 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_40 = load i5 %pad_img_5_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7465 'load' 'pad_img_5_0_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7466 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_40 = load i5 %pad_img_5_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7466 'load' 'pad_img_5_1_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7467 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_40 = load i5 %pad_img_5_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7467 'load' 'pad_img_5_2_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7468 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_40 = load i5 %pad_img_5_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7468 'load' 'pad_img_5_3_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7469 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_40 = load i5 %pad_img_5_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7469 'load' 'pad_img_5_4_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7470 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_40 = load i5 %pad_img_5_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7470 'load' 'pad_img_5_5_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7471 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_40 = load i5 %pad_img_5_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7471 'load' 'pad_img_5_6_load_40' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7472 [1/1] (2.18ns)   --->   "%tmp_284 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_5_0_load_40, i3 3, i24 %pad_img_5_1_load_40, i3 4, i24 %pad_img_5_2_load_40, i3 5, i24 %pad_img_5_3_load_40, i3 6, i24 %pad_img_5_4_load_40, i3 0, i24 %pad_img_5_5_load_40, i3 1, i24 %pad_img_5_6_load_40, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7472 'sparsemux' 'tmp_284' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7473 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_40 = load i5 %pad_img_6_0_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7473 'load' 'pad_img_6_0_load_40' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7474 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_40 = load i5 %pad_img_6_1_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7474 'load' 'pad_img_6_1_load_40' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7475 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_40 = load i5 %pad_img_6_2_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7475 'load' 'pad_img_6_2_load_40' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7476 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_40 = load i5 %pad_img_6_3_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7476 'load' 'pad_img_6_3_load_40' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7477 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_40 = load i5 %pad_img_6_4_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7477 'load' 'pad_img_6_4_load_40' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7478 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_40 = load i5 %pad_img_6_5_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7478 'load' 'pad_img_6_5_load_40' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7479 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_40 = load i5 %pad_img_6_6_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7479 'load' 'pad_img_6_6_load_40' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7480 [1/1] (2.18ns)   --->   "%tmp_285 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_6_0_load_40, i3 3, i24 %pad_img_6_1_load_40, i3 4, i24 %pad_img_6_2_load_40, i3 5, i24 %pad_img_6_3_load_40, i3 6, i24 %pad_img_6_4_load_40, i3 0, i24 %pad_img_6_5_load_40, i3 1, i24 %pad_img_6_6_load_40, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7480 'sparsemux' 'tmp_285' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7481 [1/1] (2.18ns)   --->   "%pixel_79 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %tmp_279, i3 3, i24 %tmp_280, i3 4, i24 %tmp_281, i3 5, i24 %tmp_282, i3 6, i24 %tmp_283, i3 0, i24 %tmp_284, i3 1, i24 %tmp_285, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7481 'sparsemux' 'pixel_79' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7482 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_41 = load i5 %pad_img_0_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7482 'load' 'pad_img_0_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7483 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_41 = load i5 %pad_img_0_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7483 'load' 'pad_img_0_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7484 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_41 = load i5 %pad_img_0_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7484 'load' 'pad_img_0_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7485 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_41 = load i5 %pad_img_0_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7485 'load' 'pad_img_0_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7486 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_41 = load i5 %pad_img_0_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7486 'load' 'pad_img_0_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7487 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_41 = load i5 %pad_img_0_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7487 'load' 'pad_img_0_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7488 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_41 = load i5 %pad_img_0_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7488 'load' 'pad_img_0_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7489 [1/1] (2.18ns)   --->   "%tmp_286 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_41, i3 2, i24 %pad_img_0_1_load_41, i3 3, i24 %pad_img_0_2_load_41, i3 4, i24 %pad_img_0_3_load_41, i3 5, i24 %pad_img_0_4_load_41, i3 6, i24 %pad_img_0_5_load_41, i3 0, i24 %pad_img_0_6_load_41, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7489 'sparsemux' 'tmp_286' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7490 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_41 = load i5 %pad_img_1_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7490 'load' 'pad_img_1_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7491 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_41 = load i5 %pad_img_1_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7491 'load' 'pad_img_1_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7492 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_41 = load i5 %pad_img_1_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7492 'load' 'pad_img_1_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7493 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_41 = load i5 %pad_img_1_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7493 'load' 'pad_img_1_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7494 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_41 = load i5 %pad_img_1_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7494 'load' 'pad_img_1_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7495 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_41 = load i5 %pad_img_1_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7495 'load' 'pad_img_1_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7496 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_41 = load i5 %pad_img_1_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7496 'load' 'pad_img_1_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7497 [1/1] (2.18ns)   --->   "%tmp_287 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_41, i3 2, i24 %pad_img_1_1_load_41, i3 3, i24 %pad_img_1_2_load_41, i3 4, i24 %pad_img_1_3_load_41, i3 5, i24 %pad_img_1_4_load_41, i3 6, i24 %pad_img_1_5_load_41, i3 0, i24 %pad_img_1_6_load_41, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7497 'sparsemux' 'tmp_287' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7498 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_41 = load i5 %pad_img_2_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7498 'load' 'pad_img_2_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7499 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_41 = load i5 %pad_img_2_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7499 'load' 'pad_img_2_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7500 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_41 = load i5 %pad_img_2_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7500 'load' 'pad_img_2_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7501 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_41 = load i5 %pad_img_2_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7501 'load' 'pad_img_2_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7502 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_41 = load i5 %pad_img_2_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7502 'load' 'pad_img_2_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7503 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_41 = load i5 %pad_img_2_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7503 'load' 'pad_img_2_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7504 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_41 = load i5 %pad_img_2_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7504 'load' 'pad_img_2_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7505 [1/1] (2.18ns)   --->   "%tmp_288 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_41, i3 2, i24 %pad_img_2_1_load_41, i3 3, i24 %pad_img_2_2_load_41, i3 4, i24 %pad_img_2_3_load_41, i3 5, i24 %pad_img_2_4_load_41, i3 6, i24 %pad_img_2_5_load_41, i3 0, i24 %pad_img_2_6_load_41, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7505 'sparsemux' 'tmp_288' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7506 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_41 = load i5 %pad_img_3_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7506 'load' 'pad_img_3_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7507 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_41 = load i5 %pad_img_3_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7507 'load' 'pad_img_3_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7508 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_41 = load i5 %pad_img_3_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7508 'load' 'pad_img_3_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7509 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_41 = load i5 %pad_img_3_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7509 'load' 'pad_img_3_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7510 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_41 = load i5 %pad_img_3_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7510 'load' 'pad_img_3_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7511 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_41 = load i5 %pad_img_3_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7511 'load' 'pad_img_3_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7512 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_41 = load i5 %pad_img_3_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7512 'load' 'pad_img_3_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7513 [1/1] (2.18ns)   --->   "%tmp_289 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_41, i3 2, i24 %pad_img_3_1_load_41, i3 3, i24 %pad_img_3_2_load_41, i3 4, i24 %pad_img_3_3_load_41, i3 5, i24 %pad_img_3_4_load_41, i3 6, i24 %pad_img_3_5_load_41, i3 0, i24 %pad_img_3_6_load_41, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7513 'sparsemux' 'tmp_289' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7514 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_41 = load i5 %pad_img_4_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7514 'load' 'pad_img_4_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7515 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_41 = load i5 %pad_img_4_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7515 'load' 'pad_img_4_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7516 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_41 = load i5 %pad_img_4_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7516 'load' 'pad_img_4_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7517 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_41 = load i5 %pad_img_4_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7517 'load' 'pad_img_4_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7518 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_41 = load i5 %pad_img_4_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7518 'load' 'pad_img_4_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7519 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_41 = load i5 %pad_img_4_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7519 'load' 'pad_img_4_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7520 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_41 = load i5 %pad_img_4_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7520 'load' 'pad_img_4_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7521 [1/1] (2.18ns)   --->   "%tmp_290 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_4_0_load_41, i3 2, i24 %pad_img_4_1_load_41, i3 3, i24 %pad_img_4_2_load_41, i3 4, i24 %pad_img_4_3_load_41, i3 5, i24 %pad_img_4_4_load_41, i3 6, i24 %pad_img_4_5_load_41, i3 0, i24 %pad_img_4_6_load_41, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7521 'sparsemux' 'tmp_290' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7522 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_41 = load i5 %pad_img_5_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7522 'load' 'pad_img_5_0_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7523 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_41 = load i5 %pad_img_5_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7523 'load' 'pad_img_5_1_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7524 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_41 = load i5 %pad_img_5_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7524 'load' 'pad_img_5_2_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7525 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_41 = load i5 %pad_img_5_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7525 'load' 'pad_img_5_3_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7526 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_41 = load i5 %pad_img_5_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7526 'load' 'pad_img_5_4_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7527 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_41 = load i5 %pad_img_5_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7527 'load' 'pad_img_5_5_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7528 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_41 = load i5 %pad_img_5_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7528 'load' 'pad_img_5_6_load_41' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7529 [1/1] (2.18ns)   --->   "%tmp_291 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_5_0_load_41, i3 2, i24 %pad_img_5_1_load_41, i3 3, i24 %pad_img_5_2_load_41, i3 4, i24 %pad_img_5_3_load_41, i3 5, i24 %pad_img_5_4_load_41, i3 6, i24 %pad_img_5_5_load_41, i3 0, i24 %pad_img_5_6_load_41, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7529 'sparsemux' 'tmp_291' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7530 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_41 = load i5 %pad_img_6_0_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7530 'load' 'pad_img_6_0_load_41' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7531 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_41 = load i5 %pad_img_6_1_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7531 'load' 'pad_img_6_1_load_41' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7532 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_41 = load i5 %pad_img_6_2_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7532 'load' 'pad_img_6_2_load_41' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7533 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_41 = load i5 %pad_img_6_3_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7533 'load' 'pad_img_6_3_load_41' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7534 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_41 = load i5 %pad_img_6_4_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7534 'load' 'pad_img_6_4_load_41' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7535 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_41 = load i5 %pad_img_6_5_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7535 'load' 'pad_img_6_5_load_41' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7536 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_41 = load i5 %pad_img_6_6_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7536 'load' 'pad_img_6_6_load_41' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7537 [1/1] (2.18ns)   --->   "%tmp_292 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_6_0_load_41, i3 2, i24 %pad_img_6_1_load_41, i3 3, i24 %pad_img_6_2_load_41, i3 4, i24 %pad_img_6_3_load_41, i3 5, i24 %pad_img_6_4_load_41, i3 6, i24 %pad_img_6_5_load_41, i3 0, i24 %pad_img_6_6_load_41, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7537 'sparsemux' 'tmp_292' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7538 [1/1] (2.18ns)   --->   "%pixel_80 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %tmp_286, i3 3, i24 %tmp_287, i3 4, i24 %tmp_288, i3 5, i24 %tmp_289, i3 6, i24 %tmp_290, i3 0, i24 %tmp_291, i3 1, i24 %tmp_292, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7538 'sparsemux' 'pixel_80' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7539 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_42 = load i5 %pad_img_0_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7539 'load' 'pad_img_0_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7540 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_42 = load i5 %pad_img_0_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7540 'load' 'pad_img_0_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7541 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_42 = load i5 %pad_img_0_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7541 'load' 'pad_img_0_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7542 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_42 = load i5 %pad_img_0_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7542 'load' 'pad_img_0_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7543 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_42 = load i5 %pad_img_0_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7543 'load' 'pad_img_0_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7544 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_42 = load i5 %pad_img_0_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7544 'load' 'pad_img_0_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7545 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_42 = load i5 %pad_img_0_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7545 'load' 'pad_img_0_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7546 [1/1] (2.18ns)   --->   "%tmp_293 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_42, i3 1, i24 %pad_img_0_1_load_42, i3 2, i24 %pad_img_0_2_load_42, i3 3, i24 %pad_img_0_3_load_42, i3 4, i24 %pad_img_0_4_load_42, i3 5, i24 %pad_img_0_5_load_42, i3 6, i24 %pad_img_0_6_load_42, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7546 'sparsemux' 'tmp_293' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7547 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_42 = load i5 %pad_img_1_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7547 'load' 'pad_img_1_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7548 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_42 = load i5 %pad_img_1_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7548 'load' 'pad_img_1_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7549 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_42 = load i5 %pad_img_1_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7549 'load' 'pad_img_1_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7550 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_42 = load i5 %pad_img_1_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7550 'load' 'pad_img_1_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7551 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_42 = load i5 %pad_img_1_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7551 'load' 'pad_img_1_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7552 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_42 = load i5 %pad_img_1_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7552 'load' 'pad_img_1_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7553 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_42 = load i5 %pad_img_1_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7553 'load' 'pad_img_1_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7554 [1/1] (2.18ns)   --->   "%tmp_294 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_42, i3 1, i24 %pad_img_1_1_load_42, i3 2, i24 %pad_img_1_2_load_42, i3 3, i24 %pad_img_1_3_load_42, i3 4, i24 %pad_img_1_4_load_42, i3 5, i24 %pad_img_1_5_load_42, i3 6, i24 %pad_img_1_6_load_42, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7554 'sparsemux' 'tmp_294' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7555 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_42 = load i5 %pad_img_2_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7555 'load' 'pad_img_2_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7556 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_42 = load i5 %pad_img_2_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7556 'load' 'pad_img_2_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7557 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_42 = load i5 %pad_img_2_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7557 'load' 'pad_img_2_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7558 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_42 = load i5 %pad_img_2_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7558 'load' 'pad_img_2_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7559 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_42 = load i5 %pad_img_2_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7559 'load' 'pad_img_2_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7560 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_42 = load i5 %pad_img_2_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7560 'load' 'pad_img_2_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7561 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_42 = load i5 %pad_img_2_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7561 'load' 'pad_img_2_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7562 [1/1] (2.18ns)   --->   "%tmp_295 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_42, i3 1, i24 %pad_img_2_1_load_42, i3 2, i24 %pad_img_2_2_load_42, i3 3, i24 %pad_img_2_3_load_42, i3 4, i24 %pad_img_2_4_load_42, i3 5, i24 %pad_img_2_5_load_42, i3 6, i24 %pad_img_2_6_load_42, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7562 'sparsemux' 'tmp_295' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7563 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_42 = load i5 %pad_img_3_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7563 'load' 'pad_img_3_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7564 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_42 = load i5 %pad_img_3_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7564 'load' 'pad_img_3_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7565 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_42 = load i5 %pad_img_3_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7565 'load' 'pad_img_3_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7566 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_42 = load i5 %pad_img_3_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7566 'load' 'pad_img_3_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7567 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_42 = load i5 %pad_img_3_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7567 'load' 'pad_img_3_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7568 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_42 = load i5 %pad_img_3_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7568 'load' 'pad_img_3_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7569 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_42 = load i5 %pad_img_3_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7569 'load' 'pad_img_3_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7570 [1/1] (2.18ns)   --->   "%tmp_296 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_42, i3 1, i24 %pad_img_3_1_load_42, i3 2, i24 %pad_img_3_2_load_42, i3 3, i24 %pad_img_3_3_load_42, i3 4, i24 %pad_img_3_4_load_42, i3 5, i24 %pad_img_3_5_load_42, i3 6, i24 %pad_img_3_6_load_42, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7570 'sparsemux' 'tmp_296' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7571 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_42 = load i5 %pad_img_4_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7571 'load' 'pad_img_4_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7572 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_42 = load i5 %pad_img_4_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7572 'load' 'pad_img_4_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7573 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_42 = load i5 %pad_img_4_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7573 'load' 'pad_img_4_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7574 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_42 = load i5 %pad_img_4_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7574 'load' 'pad_img_4_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7575 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_42 = load i5 %pad_img_4_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7575 'load' 'pad_img_4_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7576 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_42 = load i5 %pad_img_4_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7576 'load' 'pad_img_4_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7577 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_42 = load i5 %pad_img_4_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7577 'load' 'pad_img_4_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7578 [1/1] (2.18ns)   --->   "%tmp_297 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_4_0_load_42, i3 1, i24 %pad_img_4_1_load_42, i3 2, i24 %pad_img_4_2_load_42, i3 3, i24 %pad_img_4_3_load_42, i3 4, i24 %pad_img_4_4_load_42, i3 5, i24 %pad_img_4_5_load_42, i3 6, i24 %pad_img_4_6_load_42, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7578 'sparsemux' 'tmp_297' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7579 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_42 = load i5 %pad_img_5_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7579 'load' 'pad_img_5_0_load_42' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7580 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_42 = load i5 %pad_img_5_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7580 'load' 'pad_img_5_1_load_42' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7581 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_42 = load i5 %pad_img_5_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7581 'load' 'pad_img_5_2_load_42' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7582 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_42 = load i5 %pad_img_5_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7582 'load' 'pad_img_5_3_load_42' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7583 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_42 = load i5 %pad_img_5_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7583 'load' 'pad_img_5_4_load_42' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7584 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_42 = load i5 %pad_img_5_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7584 'load' 'pad_img_5_5_load_42' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7585 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_42 = load i5 %pad_img_5_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7585 'load' 'pad_img_5_6_load_42' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7586 [1/1] (2.18ns)   --->   "%tmp_298 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_5_0_load_42, i3 1, i24 %pad_img_5_1_load_42, i3 2, i24 %pad_img_5_2_load_42, i3 3, i24 %pad_img_5_3_load_42, i3 4, i24 %pad_img_5_4_load_42, i3 5, i24 %pad_img_5_5_load_42, i3 6, i24 %pad_img_5_6_load_42, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7586 'sparsemux' 'tmp_298' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7587 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_42 = load i5 %pad_img_6_0_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7587 'load' 'pad_img_6_0_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7588 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_42 = load i5 %pad_img_6_1_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7588 'load' 'pad_img_6_1_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7589 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_42 = load i5 %pad_img_6_2_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7589 'load' 'pad_img_6_2_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7590 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_42 = load i5 %pad_img_6_3_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7590 'load' 'pad_img_6_3_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7591 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_42 = load i5 %pad_img_6_4_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7591 'load' 'pad_img_6_4_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7592 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_42 = load i5 %pad_img_6_5_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7592 'load' 'pad_img_6_5_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7593 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_42 = load i5 %pad_img_6_6_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7593 'load' 'pad_img_6_6_load_42' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7594 [1/1] (2.18ns)   --->   "%tmp_299 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_6_0_load_42, i3 1, i24 %pad_img_6_1_load_42, i3 2, i24 %pad_img_6_2_load_42, i3 3, i24 %pad_img_6_3_load_42, i3 4, i24 %pad_img_6_4_load_42, i3 5, i24 %pad_img_6_5_load_42, i3 6, i24 %pad_img_6_6_load_42, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7594 'sparsemux' 'tmp_299' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7595 [1/1] (2.18ns)   --->   "%pixel_81 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %tmp_293, i3 2, i24 %tmp_294, i3 3, i24 %tmp_295, i3 4, i24 %tmp_296, i3 5, i24 %tmp_297, i3 6, i24 %tmp_298, i3 0, i24 %tmp_299, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7595 'sparsemux' 'pixel_81' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7596 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_43 = load i5 %pad_img_0_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7596 'load' 'pad_img_0_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7597 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_43 = load i5 %pad_img_0_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7597 'load' 'pad_img_0_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7598 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_43 = load i5 %pad_img_0_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7598 'load' 'pad_img_0_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7599 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_43 = load i5 %pad_img_0_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7599 'load' 'pad_img_0_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7600 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_43 = load i5 %pad_img_0_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7600 'load' 'pad_img_0_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7601 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_43 = load i5 %pad_img_0_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7601 'load' 'pad_img_0_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7602 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_43 = load i5 %pad_img_0_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7602 'load' 'pad_img_0_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7603 [1/1] (2.18ns)   --->   "%tmp_300 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_43, i3 0, i24 %pad_img_0_1_load_43, i3 1, i24 %pad_img_0_2_load_43, i3 2, i24 %pad_img_0_3_load_43, i3 3, i24 %pad_img_0_4_load_43, i3 4, i24 %pad_img_0_5_load_43, i3 5, i24 %pad_img_0_6_load_43, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7603 'sparsemux' 'tmp_300' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7604 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_43 = load i5 %pad_img_1_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7604 'load' 'pad_img_1_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7605 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_43 = load i5 %pad_img_1_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7605 'load' 'pad_img_1_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7606 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_43 = load i5 %pad_img_1_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7606 'load' 'pad_img_1_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7607 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_43 = load i5 %pad_img_1_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7607 'load' 'pad_img_1_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7608 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_43 = load i5 %pad_img_1_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7608 'load' 'pad_img_1_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7609 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_43 = load i5 %pad_img_1_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7609 'load' 'pad_img_1_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7610 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_43 = load i5 %pad_img_1_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7610 'load' 'pad_img_1_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7611 [1/1] (2.18ns)   --->   "%tmp_301 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_43, i3 0, i24 %pad_img_1_1_load_43, i3 1, i24 %pad_img_1_2_load_43, i3 2, i24 %pad_img_1_3_load_43, i3 3, i24 %pad_img_1_4_load_43, i3 4, i24 %pad_img_1_5_load_43, i3 5, i24 %pad_img_1_6_load_43, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7611 'sparsemux' 'tmp_301' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7612 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_43 = load i5 %pad_img_2_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7612 'load' 'pad_img_2_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7613 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_43 = load i5 %pad_img_2_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7613 'load' 'pad_img_2_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7614 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_43 = load i5 %pad_img_2_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7614 'load' 'pad_img_2_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7615 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_43 = load i5 %pad_img_2_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7615 'load' 'pad_img_2_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7616 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_43 = load i5 %pad_img_2_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7616 'load' 'pad_img_2_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7617 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_43 = load i5 %pad_img_2_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7617 'load' 'pad_img_2_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7618 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_43 = load i5 %pad_img_2_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7618 'load' 'pad_img_2_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7619 [1/1] (2.18ns)   --->   "%tmp_302 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_43, i3 0, i24 %pad_img_2_1_load_43, i3 1, i24 %pad_img_2_2_load_43, i3 2, i24 %pad_img_2_3_load_43, i3 3, i24 %pad_img_2_4_load_43, i3 4, i24 %pad_img_2_5_load_43, i3 5, i24 %pad_img_2_6_load_43, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7619 'sparsemux' 'tmp_302' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7620 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_43 = load i5 %pad_img_3_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7620 'load' 'pad_img_3_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7621 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_43 = load i5 %pad_img_3_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7621 'load' 'pad_img_3_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7622 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_43 = load i5 %pad_img_3_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7622 'load' 'pad_img_3_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7623 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_43 = load i5 %pad_img_3_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7623 'load' 'pad_img_3_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7624 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_43 = load i5 %pad_img_3_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7624 'load' 'pad_img_3_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7625 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_43 = load i5 %pad_img_3_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7625 'load' 'pad_img_3_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7626 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_43 = load i5 %pad_img_3_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7626 'load' 'pad_img_3_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7627 [1/1] (2.18ns)   --->   "%tmp_303 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_43, i3 0, i24 %pad_img_3_1_load_43, i3 1, i24 %pad_img_3_2_load_43, i3 2, i24 %pad_img_3_3_load_43, i3 3, i24 %pad_img_3_4_load_43, i3 4, i24 %pad_img_3_5_load_43, i3 5, i24 %pad_img_3_6_load_43, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7627 'sparsemux' 'tmp_303' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7628 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_43 = load i5 %pad_img_4_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7628 'load' 'pad_img_4_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7629 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_43 = load i5 %pad_img_4_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7629 'load' 'pad_img_4_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7630 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_43 = load i5 %pad_img_4_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7630 'load' 'pad_img_4_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7631 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_43 = load i5 %pad_img_4_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7631 'load' 'pad_img_4_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7632 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_43 = load i5 %pad_img_4_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7632 'load' 'pad_img_4_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7633 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_43 = load i5 %pad_img_4_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7633 'load' 'pad_img_4_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7634 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_43 = load i5 %pad_img_4_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7634 'load' 'pad_img_4_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7635 [1/1] (2.18ns)   --->   "%tmp_304 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_4_0_load_43, i3 0, i24 %pad_img_4_1_load_43, i3 1, i24 %pad_img_4_2_load_43, i3 2, i24 %pad_img_4_3_load_43, i3 3, i24 %pad_img_4_4_load_43, i3 4, i24 %pad_img_4_5_load_43, i3 5, i24 %pad_img_4_6_load_43, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7635 'sparsemux' 'tmp_304' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7636 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_43 = load i5 %pad_img_5_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7636 'load' 'pad_img_5_0_load_43' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7637 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_43 = load i5 %pad_img_5_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7637 'load' 'pad_img_5_1_load_43' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7638 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_43 = load i5 %pad_img_5_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7638 'load' 'pad_img_5_2_load_43' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7639 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_43 = load i5 %pad_img_5_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7639 'load' 'pad_img_5_3_load_43' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7640 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_43 = load i5 %pad_img_5_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7640 'load' 'pad_img_5_4_load_43' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7641 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_43 = load i5 %pad_img_5_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7641 'load' 'pad_img_5_5_load_43' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7642 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_43 = load i5 %pad_img_5_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7642 'load' 'pad_img_5_6_load_43' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7643 [1/1] (2.18ns)   --->   "%tmp_305 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_5_0_load_43, i3 0, i24 %pad_img_5_1_load_43, i3 1, i24 %pad_img_5_2_load_43, i3 2, i24 %pad_img_5_3_load_43, i3 3, i24 %pad_img_5_4_load_43, i3 4, i24 %pad_img_5_5_load_43, i3 5, i24 %pad_img_5_6_load_43, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7643 'sparsemux' 'tmp_305' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7644 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_43 = load i5 %pad_img_6_0_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7644 'load' 'pad_img_6_0_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7645 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_43 = load i5 %pad_img_6_1_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7645 'load' 'pad_img_6_1_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7646 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_43 = load i5 %pad_img_6_2_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7646 'load' 'pad_img_6_2_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7647 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_43 = load i5 %pad_img_6_3_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7647 'load' 'pad_img_6_3_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7648 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_43 = load i5 %pad_img_6_4_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7648 'load' 'pad_img_6_4_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7649 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_43 = load i5 %pad_img_6_5_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7649 'load' 'pad_img_6_5_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7650 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_43 = load i5 %pad_img_6_6_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7650 'load' 'pad_img_6_6_load_43' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7651 [1/1] (2.18ns)   --->   "%tmp_306 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_6_0_load_43, i3 0, i24 %pad_img_6_1_load_43, i3 1, i24 %pad_img_6_2_load_43, i3 2, i24 %pad_img_6_3_load_43, i3 3, i24 %pad_img_6_4_load_43, i3 4, i24 %pad_img_6_5_load_43, i3 5, i24 %pad_img_6_6_load_43, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7651 'sparsemux' 'tmp_306' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7652 [1/1] (2.18ns)   --->   "%pixel_82 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %tmp_300, i3 2, i24 %tmp_301, i3 3, i24 %tmp_302, i3 4, i24 %tmp_303, i3 5, i24 %tmp_304, i3 6, i24 %tmp_305, i3 0, i24 %tmp_306, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7652 'sparsemux' 'pixel_82' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7653 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_44 = load i5 %pad_img_0_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7653 'load' 'pad_img_0_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7654 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_44 = load i5 %pad_img_0_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7654 'load' 'pad_img_0_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7655 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_44 = load i5 %pad_img_0_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7655 'load' 'pad_img_0_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7656 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_44 = load i5 %pad_img_0_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7656 'load' 'pad_img_0_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7657 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_44 = load i5 %pad_img_0_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7657 'load' 'pad_img_0_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7658 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_44 = load i5 %pad_img_0_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7658 'load' 'pad_img_0_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7659 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_44 = load i5 %pad_img_0_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7659 'load' 'pad_img_0_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7660 [1/1] (2.18ns)   --->   "%tmp_307 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_44, i3 6, i24 %pad_img_0_1_load_44, i3 0, i24 %pad_img_0_2_load_44, i3 1, i24 %pad_img_0_3_load_44, i3 2, i24 %pad_img_0_4_load_44, i3 3, i24 %pad_img_0_5_load_44, i3 4, i24 %pad_img_0_6_load_44, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7660 'sparsemux' 'tmp_307' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7661 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_44 = load i5 %pad_img_1_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7661 'load' 'pad_img_1_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7662 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_44 = load i5 %pad_img_1_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7662 'load' 'pad_img_1_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7663 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_44 = load i5 %pad_img_1_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7663 'load' 'pad_img_1_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7664 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_44 = load i5 %pad_img_1_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7664 'load' 'pad_img_1_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7665 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_44 = load i5 %pad_img_1_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7665 'load' 'pad_img_1_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7666 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_44 = load i5 %pad_img_1_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7666 'load' 'pad_img_1_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7667 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_44 = load i5 %pad_img_1_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7667 'load' 'pad_img_1_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7668 [1/1] (2.18ns)   --->   "%tmp_308 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_44, i3 6, i24 %pad_img_1_1_load_44, i3 0, i24 %pad_img_1_2_load_44, i3 1, i24 %pad_img_1_3_load_44, i3 2, i24 %pad_img_1_4_load_44, i3 3, i24 %pad_img_1_5_load_44, i3 4, i24 %pad_img_1_6_load_44, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7668 'sparsemux' 'tmp_308' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7669 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_44 = load i5 %pad_img_2_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7669 'load' 'pad_img_2_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7670 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_44 = load i5 %pad_img_2_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7670 'load' 'pad_img_2_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7671 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_44 = load i5 %pad_img_2_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7671 'load' 'pad_img_2_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7672 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_44 = load i5 %pad_img_2_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7672 'load' 'pad_img_2_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7673 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_44 = load i5 %pad_img_2_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7673 'load' 'pad_img_2_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7674 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_44 = load i5 %pad_img_2_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7674 'load' 'pad_img_2_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7675 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_44 = load i5 %pad_img_2_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7675 'load' 'pad_img_2_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7676 [1/1] (2.18ns)   --->   "%tmp_309 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_44, i3 6, i24 %pad_img_2_1_load_44, i3 0, i24 %pad_img_2_2_load_44, i3 1, i24 %pad_img_2_3_load_44, i3 2, i24 %pad_img_2_4_load_44, i3 3, i24 %pad_img_2_5_load_44, i3 4, i24 %pad_img_2_6_load_44, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7676 'sparsemux' 'tmp_309' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7677 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_44 = load i5 %pad_img_3_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7677 'load' 'pad_img_3_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7678 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_44 = load i5 %pad_img_3_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7678 'load' 'pad_img_3_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7679 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_44 = load i5 %pad_img_3_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7679 'load' 'pad_img_3_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7680 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_44 = load i5 %pad_img_3_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7680 'load' 'pad_img_3_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7681 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_44 = load i5 %pad_img_3_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7681 'load' 'pad_img_3_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7682 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_44 = load i5 %pad_img_3_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7682 'load' 'pad_img_3_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7683 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_44 = load i5 %pad_img_3_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7683 'load' 'pad_img_3_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7684 [1/1] (2.18ns)   --->   "%tmp_310 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_44, i3 6, i24 %pad_img_3_1_load_44, i3 0, i24 %pad_img_3_2_load_44, i3 1, i24 %pad_img_3_3_load_44, i3 2, i24 %pad_img_3_4_load_44, i3 3, i24 %pad_img_3_5_load_44, i3 4, i24 %pad_img_3_6_load_44, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7684 'sparsemux' 'tmp_310' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7685 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_44 = load i5 %pad_img_4_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7685 'load' 'pad_img_4_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7686 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_44 = load i5 %pad_img_4_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7686 'load' 'pad_img_4_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7687 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_44 = load i5 %pad_img_4_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7687 'load' 'pad_img_4_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7688 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_44 = load i5 %pad_img_4_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7688 'load' 'pad_img_4_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7689 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_44 = load i5 %pad_img_4_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7689 'load' 'pad_img_4_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7690 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_44 = load i5 %pad_img_4_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7690 'load' 'pad_img_4_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7691 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_44 = load i5 %pad_img_4_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7691 'load' 'pad_img_4_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7692 [1/1] (2.18ns)   --->   "%tmp_311 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_4_0_load_44, i3 6, i24 %pad_img_4_1_load_44, i3 0, i24 %pad_img_4_2_load_44, i3 1, i24 %pad_img_4_3_load_44, i3 2, i24 %pad_img_4_4_load_44, i3 3, i24 %pad_img_4_5_load_44, i3 4, i24 %pad_img_4_6_load_44, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7692 'sparsemux' 'tmp_311' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7693 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_44 = load i5 %pad_img_5_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7693 'load' 'pad_img_5_0_load_44' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7694 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_44 = load i5 %pad_img_5_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7694 'load' 'pad_img_5_1_load_44' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7695 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_44 = load i5 %pad_img_5_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7695 'load' 'pad_img_5_2_load_44' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7696 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_44 = load i5 %pad_img_5_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7696 'load' 'pad_img_5_3_load_44' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7697 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_44 = load i5 %pad_img_5_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7697 'load' 'pad_img_5_4_load_44' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7698 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_44 = load i5 %pad_img_5_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7698 'load' 'pad_img_5_5_load_44' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7699 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_44 = load i5 %pad_img_5_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7699 'load' 'pad_img_5_6_load_44' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7700 [1/1] (2.18ns)   --->   "%tmp_312 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_5_0_load_44, i3 6, i24 %pad_img_5_1_load_44, i3 0, i24 %pad_img_5_2_load_44, i3 1, i24 %pad_img_5_3_load_44, i3 2, i24 %pad_img_5_4_load_44, i3 3, i24 %pad_img_5_5_load_44, i3 4, i24 %pad_img_5_6_load_44, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7700 'sparsemux' 'tmp_312' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7701 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_44 = load i5 %pad_img_6_0_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7701 'load' 'pad_img_6_0_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7702 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_44 = load i5 %pad_img_6_1_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7702 'load' 'pad_img_6_1_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7703 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_44 = load i5 %pad_img_6_2_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7703 'load' 'pad_img_6_2_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7704 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_44 = load i5 %pad_img_6_3_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7704 'load' 'pad_img_6_3_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7705 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_44 = load i5 %pad_img_6_4_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7705 'load' 'pad_img_6_4_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7706 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_44 = load i5 %pad_img_6_5_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7706 'load' 'pad_img_6_5_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7707 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_44 = load i5 %pad_img_6_6_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7707 'load' 'pad_img_6_6_load_44' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7708 [1/1] (2.18ns)   --->   "%tmp_313 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_6_0_load_44, i3 6, i24 %pad_img_6_1_load_44, i3 0, i24 %pad_img_6_2_load_44, i3 1, i24 %pad_img_6_3_load_44, i3 2, i24 %pad_img_6_4_load_44, i3 3, i24 %pad_img_6_5_load_44, i3 4, i24 %pad_img_6_6_load_44, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7708 'sparsemux' 'tmp_313' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7709 [1/1] (2.18ns)   --->   "%pixel_83 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %tmp_307, i3 2, i24 %tmp_308, i3 3, i24 %tmp_309, i3 4, i24 %tmp_310, i3 5, i24 %tmp_311, i3 6, i24 %tmp_312, i3 0, i24 %tmp_313, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7709 'sparsemux' 'pixel_83' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7710 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_45 = load i5 %pad_img_0_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7710 'load' 'pad_img_0_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7711 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_45 = load i5 %pad_img_0_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7711 'load' 'pad_img_0_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7712 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_45 = load i5 %pad_img_0_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7712 'load' 'pad_img_0_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7713 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_45 = load i5 %pad_img_0_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7713 'load' 'pad_img_0_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7714 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_45 = load i5 %pad_img_0_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7714 'load' 'pad_img_0_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7715 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_45 = load i5 %pad_img_0_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7715 'load' 'pad_img_0_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7716 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_45 = load i5 %pad_img_0_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7716 'load' 'pad_img_0_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7717 [1/1] (2.18ns)   --->   "%tmp_314 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_45, i3 5, i24 %pad_img_0_1_load_45, i3 6, i24 %pad_img_0_2_load_45, i3 0, i24 %pad_img_0_3_load_45, i3 1, i24 %pad_img_0_4_load_45, i3 2, i24 %pad_img_0_5_load_45, i3 3, i24 %pad_img_0_6_load_45, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7717 'sparsemux' 'tmp_314' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7718 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_45 = load i5 %pad_img_1_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7718 'load' 'pad_img_1_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7719 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_45 = load i5 %pad_img_1_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7719 'load' 'pad_img_1_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7720 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_45 = load i5 %pad_img_1_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7720 'load' 'pad_img_1_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7721 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_45 = load i5 %pad_img_1_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7721 'load' 'pad_img_1_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7722 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_45 = load i5 %pad_img_1_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7722 'load' 'pad_img_1_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7723 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_45 = load i5 %pad_img_1_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7723 'load' 'pad_img_1_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7724 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_45 = load i5 %pad_img_1_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7724 'load' 'pad_img_1_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7725 [1/1] (2.18ns)   --->   "%tmp_315 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_45, i3 5, i24 %pad_img_1_1_load_45, i3 6, i24 %pad_img_1_2_load_45, i3 0, i24 %pad_img_1_3_load_45, i3 1, i24 %pad_img_1_4_load_45, i3 2, i24 %pad_img_1_5_load_45, i3 3, i24 %pad_img_1_6_load_45, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7725 'sparsemux' 'tmp_315' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7726 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_45 = load i5 %pad_img_2_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7726 'load' 'pad_img_2_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7727 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_45 = load i5 %pad_img_2_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7727 'load' 'pad_img_2_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7728 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_45 = load i5 %pad_img_2_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7728 'load' 'pad_img_2_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7729 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_45 = load i5 %pad_img_2_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7729 'load' 'pad_img_2_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7730 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_45 = load i5 %pad_img_2_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7730 'load' 'pad_img_2_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7731 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_45 = load i5 %pad_img_2_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7731 'load' 'pad_img_2_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7732 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_45 = load i5 %pad_img_2_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7732 'load' 'pad_img_2_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7733 [1/1] (2.18ns)   --->   "%tmp_316 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_45, i3 5, i24 %pad_img_2_1_load_45, i3 6, i24 %pad_img_2_2_load_45, i3 0, i24 %pad_img_2_3_load_45, i3 1, i24 %pad_img_2_4_load_45, i3 2, i24 %pad_img_2_5_load_45, i3 3, i24 %pad_img_2_6_load_45, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7733 'sparsemux' 'tmp_316' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7734 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_45 = load i5 %pad_img_3_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7734 'load' 'pad_img_3_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7735 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_45 = load i5 %pad_img_3_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7735 'load' 'pad_img_3_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7736 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_45 = load i5 %pad_img_3_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7736 'load' 'pad_img_3_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7737 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_45 = load i5 %pad_img_3_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7737 'load' 'pad_img_3_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7738 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_45 = load i5 %pad_img_3_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7738 'load' 'pad_img_3_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7739 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_45 = load i5 %pad_img_3_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7739 'load' 'pad_img_3_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7740 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_45 = load i5 %pad_img_3_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7740 'load' 'pad_img_3_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7741 [1/1] (2.18ns)   --->   "%tmp_317 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_45, i3 5, i24 %pad_img_3_1_load_45, i3 6, i24 %pad_img_3_2_load_45, i3 0, i24 %pad_img_3_3_load_45, i3 1, i24 %pad_img_3_4_load_45, i3 2, i24 %pad_img_3_5_load_45, i3 3, i24 %pad_img_3_6_load_45, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7741 'sparsemux' 'tmp_317' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7742 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_45 = load i5 %pad_img_4_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7742 'load' 'pad_img_4_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7743 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_45 = load i5 %pad_img_4_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7743 'load' 'pad_img_4_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7744 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_45 = load i5 %pad_img_4_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7744 'load' 'pad_img_4_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7745 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_45 = load i5 %pad_img_4_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7745 'load' 'pad_img_4_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7746 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_45 = load i5 %pad_img_4_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7746 'load' 'pad_img_4_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7747 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_45 = load i5 %pad_img_4_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7747 'load' 'pad_img_4_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7748 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_45 = load i5 %pad_img_4_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7748 'load' 'pad_img_4_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7749 [1/1] (2.18ns)   --->   "%tmp_318 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_4_0_load_45, i3 5, i24 %pad_img_4_1_load_45, i3 6, i24 %pad_img_4_2_load_45, i3 0, i24 %pad_img_4_3_load_45, i3 1, i24 %pad_img_4_4_load_45, i3 2, i24 %pad_img_4_5_load_45, i3 3, i24 %pad_img_4_6_load_45, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7749 'sparsemux' 'tmp_318' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7750 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_45 = load i5 %pad_img_5_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7750 'load' 'pad_img_5_0_load_45' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7751 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_45 = load i5 %pad_img_5_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7751 'load' 'pad_img_5_1_load_45' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7752 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_45 = load i5 %pad_img_5_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7752 'load' 'pad_img_5_2_load_45' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7753 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_45 = load i5 %pad_img_5_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7753 'load' 'pad_img_5_3_load_45' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7754 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_45 = load i5 %pad_img_5_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7754 'load' 'pad_img_5_4_load_45' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7755 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_45 = load i5 %pad_img_5_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7755 'load' 'pad_img_5_5_load_45' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7756 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_45 = load i5 %pad_img_5_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7756 'load' 'pad_img_5_6_load_45' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7757 [1/1] (2.18ns)   --->   "%tmp_319 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_5_0_load_45, i3 5, i24 %pad_img_5_1_load_45, i3 6, i24 %pad_img_5_2_load_45, i3 0, i24 %pad_img_5_3_load_45, i3 1, i24 %pad_img_5_4_load_45, i3 2, i24 %pad_img_5_5_load_45, i3 3, i24 %pad_img_5_6_load_45, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7757 'sparsemux' 'tmp_319' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7758 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_45 = load i5 %pad_img_6_0_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7758 'load' 'pad_img_6_0_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7759 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_45 = load i5 %pad_img_6_1_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7759 'load' 'pad_img_6_1_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7760 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_45 = load i5 %pad_img_6_2_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7760 'load' 'pad_img_6_2_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7761 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_45 = load i5 %pad_img_6_3_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7761 'load' 'pad_img_6_3_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7762 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_45 = load i5 %pad_img_6_4_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7762 'load' 'pad_img_6_4_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7763 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_45 = load i5 %pad_img_6_5_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7763 'load' 'pad_img_6_5_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7764 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_45 = load i5 %pad_img_6_6_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7764 'load' 'pad_img_6_6_load_45' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7765 [1/1] (2.18ns)   --->   "%tmp_320 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_6_0_load_45, i3 5, i24 %pad_img_6_1_load_45, i3 6, i24 %pad_img_6_2_load_45, i3 0, i24 %pad_img_6_3_load_45, i3 1, i24 %pad_img_6_4_load_45, i3 2, i24 %pad_img_6_5_load_45, i3 3, i24 %pad_img_6_6_load_45, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7765 'sparsemux' 'tmp_320' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7766 [1/1] (2.18ns)   --->   "%pixel_84 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %tmp_314, i3 2, i24 %tmp_315, i3 3, i24 %tmp_316, i3 4, i24 %tmp_317, i3 5, i24 %tmp_318, i3 6, i24 %tmp_319, i3 0, i24 %tmp_320, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7766 'sparsemux' 'pixel_84' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7767 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_46 = load i5 %pad_img_0_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7767 'load' 'pad_img_0_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7768 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_46 = load i5 %pad_img_0_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7768 'load' 'pad_img_0_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7769 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_46 = load i5 %pad_img_0_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7769 'load' 'pad_img_0_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7770 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_46 = load i5 %pad_img_0_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7770 'load' 'pad_img_0_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7771 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_46 = load i5 %pad_img_0_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7771 'load' 'pad_img_0_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7772 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_46 = load i5 %pad_img_0_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7772 'load' 'pad_img_0_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7773 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_46 = load i5 %pad_img_0_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7773 'load' 'pad_img_0_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7774 [1/1] (2.18ns)   --->   "%tmp_321 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_46, i3 4, i24 %pad_img_0_1_load_46, i3 5, i24 %pad_img_0_2_load_46, i3 6, i24 %pad_img_0_3_load_46, i3 0, i24 %pad_img_0_4_load_46, i3 1, i24 %pad_img_0_5_load_46, i3 2, i24 %pad_img_0_6_load_46, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7774 'sparsemux' 'tmp_321' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7775 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_46 = load i5 %pad_img_1_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7775 'load' 'pad_img_1_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7776 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_46 = load i5 %pad_img_1_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7776 'load' 'pad_img_1_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7777 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_46 = load i5 %pad_img_1_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7777 'load' 'pad_img_1_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7778 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_46 = load i5 %pad_img_1_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7778 'load' 'pad_img_1_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7779 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_46 = load i5 %pad_img_1_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7779 'load' 'pad_img_1_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7780 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_46 = load i5 %pad_img_1_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7780 'load' 'pad_img_1_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7781 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_46 = load i5 %pad_img_1_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7781 'load' 'pad_img_1_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7782 [1/1] (2.18ns)   --->   "%tmp_322 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_46, i3 4, i24 %pad_img_1_1_load_46, i3 5, i24 %pad_img_1_2_load_46, i3 6, i24 %pad_img_1_3_load_46, i3 0, i24 %pad_img_1_4_load_46, i3 1, i24 %pad_img_1_5_load_46, i3 2, i24 %pad_img_1_6_load_46, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7782 'sparsemux' 'tmp_322' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7783 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_46 = load i5 %pad_img_2_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7783 'load' 'pad_img_2_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7784 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_46 = load i5 %pad_img_2_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7784 'load' 'pad_img_2_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7785 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_46 = load i5 %pad_img_2_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7785 'load' 'pad_img_2_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7786 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_46 = load i5 %pad_img_2_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7786 'load' 'pad_img_2_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7787 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_46 = load i5 %pad_img_2_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7787 'load' 'pad_img_2_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7788 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_46 = load i5 %pad_img_2_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7788 'load' 'pad_img_2_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7789 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_46 = load i5 %pad_img_2_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7789 'load' 'pad_img_2_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7790 [1/1] (2.18ns)   --->   "%tmp_323 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_46, i3 4, i24 %pad_img_2_1_load_46, i3 5, i24 %pad_img_2_2_load_46, i3 6, i24 %pad_img_2_3_load_46, i3 0, i24 %pad_img_2_4_load_46, i3 1, i24 %pad_img_2_5_load_46, i3 2, i24 %pad_img_2_6_load_46, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7790 'sparsemux' 'tmp_323' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7791 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_46 = load i5 %pad_img_3_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7791 'load' 'pad_img_3_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7792 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_46 = load i5 %pad_img_3_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7792 'load' 'pad_img_3_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7793 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_46 = load i5 %pad_img_3_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7793 'load' 'pad_img_3_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7794 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_46 = load i5 %pad_img_3_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7794 'load' 'pad_img_3_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7795 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_46 = load i5 %pad_img_3_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7795 'load' 'pad_img_3_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7796 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_46 = load i5 %pad_img_3_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7796 'load' 'pad_img_3_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7797 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_46 = load i5 %pad_img_3_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7797 'load' 'pad_img_3_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7798 [1/1] (2.18ns)   --->   "%tmp_324 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_46, i3 4, i24 %pad_img_3_1_load_46, i3 5, i24 %pad_img_3_2_load_46, i3 6, i24 %pad_img_3_3_load_46, i3 0, i24 %pad_img_3_4_load_46, i3 1, i24 %pad_img_3_5_load_46, i3 2, i24 %pad_img_3_6_load_46, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7798 'sparsemux' 'tmp_324' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7799 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_46 = load i5 %pad_img_4_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7799 'load' 'pad_img_4_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7800 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_46 = load i5 %pad_img_4_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7800 'load' 'pad_img_4_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7801 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_46 = load i5 %pad_img_4_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7801 'load' 'pad_img_4_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7802 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_46 = load i5 %pad_img_4_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7802 'load' 'pad_img_4_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7803 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_46 = load i5 %pad_img_4_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7803 'load' 'pad_img_4_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7804 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_46 = load i5 %pad_img_4_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7804 'load' 'pad_img_4_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7805 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_46 = load i5 %pad_img_4_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7805 'load' 'pad_img_4_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7806 [1/1] (2.18ns)   --->   "%tmp_325 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_4_0_load_46, i3 4, i24 %pad_img_4_1_load_46, i3 5, i24 %pad_img_4_2_load_46, i3 6, i24 %pad_img_4_3_load_46, i3 0, i24 %pad_img_4_4_load_46, i3 1, i24 %pad_img_4_5_load_46, i3 2, i24 %pad_img_4_6_load_46, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7806 'sparsemux' 'tmp_325' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7807 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_46 = load i5 %pad_img_5_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7807 'load' 'pad_img_5_0_load_46' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7808 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_46 = load i5 %pad_img_5_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7808 'load' 'pad_img_5_1_load_46' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7809 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_46 = load i5 %pad_img_5_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7809 'load' 'pad_img_5_2_load_46' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7810 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_46 = load i5 %pad_img_5_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7810 'load' 'pad_img_5_3_load_46' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7811 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_46 = load i5 %pad_img_5_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7811 'load' 'pad_img_5_4_load_46' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7812 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_46 = load i5 %pad_img_5_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7812 'load' 'pad_img_5_5_load_46' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7813 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_46 = load i5 %pad_img_5_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7813 'load' 'pad_img_5_6_load_46' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7814 [1/1] (2.18ns)   --->   "%tmp_326 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_5_0_load_46, i3 4, i24 %pad_img_5_1_load_46, i3 5, i24 %pad_img_5_2_load_46, i3 6, i24 %pad_img_5_3_load_46, i3 0, i24 %pad_img_5_4_load_46, i3 1, i24 %pad_img_5_5_load_46, i3 2, i24 %pad_img_5_6_load_46, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7814 'sparsemux' 'tmp_326' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7815 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_46 = load i5 %pad_img_6_0_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7815 'load' 'pad_img_6_0_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7816 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_46 = load i5 %pad_img_6_1_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7816 'load' 'pad_img_6_1_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7817 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_46 = load i5 %pad_img_6_2_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7817 'load' 'pad_img_6_2_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7818 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_46 = load i5 %pad_img_6_3_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7818 'load' 'pad_img_6_3_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7819 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_46 = load i5 %pad_img_6_4_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7819 'load' 'pad_img_6_4_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7820 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_46 = load i5 %pad_img_6_5_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7820 'load' 'pad_img_6_5_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7821 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_46 = load i5 %pad_img_6_6_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7821 'load' 'pad_img_6_6_load_46' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7822 [1/1] (2.18ns)   --->   "%tmp_327 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_6_0_load_46, i3 4, i24 %pad_img_6_1_load_46, i3 5, i24 %pad_img_6_2_load_46, i3 6, i24 %pad_img_6_3_load_46, i3 0, i24 %pad_img_6_4_load_46, i3 1, i24 %pad_img_6_5_load_46, i3 2, i24 %pad_img_6_6_load_46, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7822 'sparsemux' 'tmp_327' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7823 [1/1] (2.18ns)   --->   "%pixel_85 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %tmp_321, i3 2, i24 %tmp_322, i3 3, i24 %tmp_323, i3 4, i24 %tmp_324, i3 5, i24 %tmp_325, i3 6, i24 %tmp_326, i3 0, i24 %tmp_327, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7823 'sparsemux' 'pixel_85' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7824 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_47 = load i5 %pad_img_0_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7824 'load' 'pad_img_0_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7825 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_47 = load i5 %pad_img_0_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7825 'load' 'pad_img_0_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7826 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_47 = load i5 %pad_img_0_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7826 'load' 'pad_img_0_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7827 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_47 = load i5 %pad_img_0_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7827 'load' 'pad_img_0_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7828 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_47 = load i5 %pad_img_0_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7828 'load' 'pad_img_0_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7829 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_47 = load i5 %pad_img_0_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7829 'load' 'pad_img_0_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7830 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_47 = load i5 %pad_img_0_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7830 'load' 'pad_img_0_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7831 [1/1] (2.18ns)   --->   "%tmp_328 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_47, i3 3, i24 %pad_img_0_1_load_47, i3 4, i24 %pad_img_0_2_load_47, i3 5, i24 %pad_img_0_3_load_47, i3 6, i24 %pad_img_0_4_load_47, i3 0, i24 %pad_img_0_5_load_47, i3 1, i24 %pad_img_0_6_load_47, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7831 'sparsemux' 'tmp_328' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7832 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_47 = load i5 %pad_img_1_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7832 'load' 'pad_img_1_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7833 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_47 = load i5 %pad_img_1_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7833 'load' 'pad_img_1_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7834 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_47 = load i5 %pad_img_1_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7834 'load' 'pad_img_1_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7835 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_47 = load i5 %pad_img_1_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7835 'load' 'pad_img_1_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7836 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_47 = load i5 %pad_img_1_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7836 'load' 'pad_img_1_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7837 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_47 = load i5 %pad_img_1_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7837 'load' 'pad_img_1_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7838 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_47 = load i5 %pad_img_1_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7838 'load' 'pad_img_1_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7839 [1/1] (2.18ns)   --->   "%tmp_329 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_47, i3 3, i24 %pad_img_1_1_load_47, i3 4, i24 %pad_img_1_2_load_47, i3 5, i24 %pad_img_1_3_load_47, i3 6, i24 %pad_img_1_4_load_47, i3 0, i24 %pad_img_1_5_load_47, i3 1, i24 %pad_img_1_6_load_47, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7839 'sparsemux' 'tmp_329' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7840 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_47 = load i5 %pad_img_2_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7840 'load' 'pad_img_2_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7841 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_47 = load i5 %pad_img_2_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7841 'load' 'pad_img_2_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7842 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_47 = load i5 %pad_img_2_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7842 'load' 'pad_img_2_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7843 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_47 = load i5 %pad_img_2_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7843 'load' 'pad_img_2_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7844 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_47 = load i5 %pad_img_2_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7844 'load' 'pad_img_2_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7845 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_47 = load i5 %pad_img_2_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7845 'load' 'pad_img_2_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7846 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_47 = load i5 %pad_img_2_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7846 'load' 'pad_img_2_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7847 [1/1] (2.18ns)   --->   "%tmp_330 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_47, i3 3, i24 %pad_img_2_1_load_47, i3 4, i24 %pad_img_2_2_load_47, i3 5, i24 %pad_img_2_3_load_47, i3 6, i24 %pad_img_2_4_load_47, i3 0, i24 %pad_img_2_5_load_47, i3 1, i24 %pad_img_2_6_load_47, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7847 'sparsemux' 'tmp_330' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7848 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_47 = load i5 %pad_img_3_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7848 'load' 'pad_img_3_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7849 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_47 = load i5 %pad_img_3_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7849 'load' 'pad_img_3_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7850 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_47 = load i5 %pad_img_3_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7850 'load' 'pad_img_3_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7851 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_47 = load i5 %pad_img_3_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7851 'load' 'pad_img_3_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7852 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_47 = load i5 %pad_img_3_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7852 'load' 'pad_img_3_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7853 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_47 = load i5 %pad_img_3_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7853 'load' 'pad_img_3_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7854 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_47 = load i5 %pad_img_3_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7854 'load' 'pad_img_3_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7855 [1/1] (2.18ns)   --->   "%tmp_331 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_47, i3 3, i24 %pad_img_3_1_load_47, i3 4, i24 %pad_img_3_2_load_47, i3 5, i24 %pad_img_3_3_load_47, i3 6, i24 %pad_img_3_4_load_47, i3 0, i24 %pad_img_3_5_load_47, i3 1, i24 %pad_img_3_6_load_47, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7855 'sparsemux' 'tmp_331' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7856 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_47 = load i5 %pad_img_4_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7856 'load' 'pad_img_4_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7857 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_47 = load i5 %pad_img_4_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7857 'load' 'pad_img_4_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7858 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_47 = load i5 %pad_img_4_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7858 'load' 'pad_img_4_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7859 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_47 = load i5 %pad_img_4_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7859 'load' 'pad_img_4_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7860 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_47 = load i5 %pad_img_4_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7860 'load' 'pad_img_4_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7861 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_47 = load i5 %pad_img_4_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7861 'load' 'pad_img_4_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7862 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_47 = load i5 %pad_img_4_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7862 'load' 'pad_img_4_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7863 [1/1] (2.18ns)   --->   "%tmp_332 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_4_0_load_47, i3 3, i24 %pad_img_4_1_load_47, i3 4, i24 %pad_img_4_2_load_47, i3 5, i24 %pad_img_4_3_load_47, i3 6, i24 %pad_img_4_4_load_47, i3 0, i24 %pad_img_4_5_load_47, i3 1, i24 %pad_img_4_6_load_47, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7863 'sparsemux' 'tmp_332' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7864 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_47 = load i5 %pad_img_5_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7864 'load' 'pad_img_5_0_load_47' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7865 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_47 = load i5 %pad_img_5_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7865 'load' 'pad_img_5_1_load_47' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7866 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_47 = load i5 %pad_img_5_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7866 'load' 'pad_img_5_2_load_47' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7867 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_47 = load i5 %pad_img_5_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7867 'load' 'pad_img_5_3_load_47' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7868 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_47 = load i5 %pad_img_5_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7868 'load' 'pad_img_5_4_load_47' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7869 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_47 = load i5 %pad_img_5_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7869 'load' 'pad_img_5_5_load_47' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7870 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_47 = load i5 %pad_img_5_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7870 'load' 'pad_img_5_6_load_47' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7871 [1/1] (2.18ns)   --->   "%tmp_333 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_5_0_load_47, i3 3, i24 %pad_img_5_1_load_47, i3 4, i24 %pad_img_5_2_load_47, i3 5, i24 %pad_img_5_3_load_47, i3 6, i24 %pad_img_5_4_load_47, i3 0, i24 %pad_img_5_5_load_47, i3 1, i24 %pad_img_5_6_load_47, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7871 'sparsemux' 'tmp_333' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7872 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_47 = load i5 %pad_img_6_0_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7872 'load' 'pad_img_6_0_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7873 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_47 = load i5 %pad_img_6_1_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7873 'load' 'pad_img_6_1_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7874 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_47 = load i5 %pad_img_6_2_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7874 'load' 'pad_img_6_2_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7875 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_47 = load i5 %pad_img_6_3_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7875 'load' 'pad_img_6_3_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7876 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_47 = load i5 %pad_img_6_4_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7876 'load' 'pad_img_6_4_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7877 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_47 = load i5 %pad_img_6_5_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7877 'load' 'pad_img_6_5_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7878 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_47 = load i5 %pad_img_6_6_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7878 'load' 'pad_img_6_6_load_47' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7879 [1/1] (2.18ns)   --->   "%tmp_334 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_6_0_load_47, i3 3, i24 %pad_img_6_1_load_47, i3 4, i24 %pad_img_6_2_load_47, i3 5, i24 %pad_img_6_3_load_47, i3 6, i24 %pad_img_6_4_load_47, i3 0, i24 %pad_img_6_5_load_47, i3 1, i24 %pad_img_6_6_load_47, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7879 'sparsemux' 'tmp_334' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7880 [1/1] (2.18ns)   --->   "%pixel_86 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %tmp_328, i3 2, i24 %tmp_329, i3 3, i24 %tmp_330, i3 4, i24 %tmp_331, i3 5, i24 %tmp_332, i3 6, i24 %tmp_333, i3 0, i24 %tmp_334, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7880 'sparsemux' 'pixel_86' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7881 [1/2] (2.32ns)   --->   "%pad_img_0_0_load_48 = load i5 %pad_img_0_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7881 'load' 'pad_img_0_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7882 [1/2] (2.32ns)   --->   "%pad_img_0_1_load_48 = load i5 %pad_img_0_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7882 'load' 'pad_img_0_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7883 [1/2] (2.32ns)   --->   "%pad_img_0_2_load_48 = load i5 %pad_img_0_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7883 'load' 'pad_img_0_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7884 [1/2] (2.32ns)   --->   "%pad_img_0_3_load_48 = load i5 %pad_img_0_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7884 'load' 'pad_img_0_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7885 [1/2] (2.32ns)   --->   "%pad_img_0_4_load_48 = load i5 %pad_img_0_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7885 'load' 'pad_img_0_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7886 [1/2] (2.32ns)   --->   "%pad_img_0_5_load_48 = load i5 %pad_img_0_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7886 'load' 'pad_img_0_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7887 [1/2] (2.32ns)   --->   "%pad_img_0_6_load_48 = load i5 %pad_img_0_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7887 'load' 'pad_img_0_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7888 [1/1] (2.18ns)   --->   "%tmp_335 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_48, i3 2, i24 %pad_img_0_1_load_48, i3 3, i24 %pad_img_0_2_load_48, i3 4, i24 %pad_img_0_3_load_48, i3 5, i24 %pad_img_0_4_load_48, i3 6, i24 %pad_img_0_5_load_48, i3 0, i24 %pad_img_0_6_load_48, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7888 'sparsemux' 'tmp_335' <Predicate = (trunc_ln28 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7889 [1/2] (2.32ns)   --->   "%pad_img_1_0_load_48 = load i5 %pad_img_1_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7889 'load' 'pad_img_1_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7890 [1/2] (2.32ns)   --->   "%pad_img_1_1_load_48 = load i5 %pad_img_1_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7890 'load' 'pad_img_1_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7891 [1/2] (2.32ns)   --->   "%pad_img_1_2_load_48 = load i5 %pad_img_1_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7891 'load' 'pad_img_1_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7892 [1/2] (2.32ns)   --->   "%pad_img_1_3_load_48 = load i5 %pad_img_1_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7892 'load' 'pad_img_1_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7893 [1/2] (2.32ns)   --->   "%pad_img_1_4_load_48 = load i5 %pad_img_1_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7893 'load' 'pad_img_1_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7894 [1/2] (2.32ns)   --->   "%pad_img_1_5_load_48 = load i5 %pad_img_1_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7894 'load' 'pad_img_1_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7895 [1/2] (2.32ns)   --->   "%pad_img_1_6_load_48 = load i5 %pad_img_1_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7895 'load' 'pad_img_1_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7896 [1/1] (2.18ns)   --->   "%tmp_336 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_48, i3 2, i24 %pad_img_1_1_load_48, i3 3, i24 %pad_img_1_2_load_48, i3 4, i24 %pad_img_1_3_load_48, i3 5, i24 %pad_img_1_4_load_48, i3 6, i24 %pad_img_1_5_load_48, i3 0, i24 %pad_img_1_6_load_48, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7896 'sparsemux' 'tmp_336' <Predicate = (trunc_ln28 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7897 [1/2] (2.32ns)   --->   "%pad_img_2_0_load_48 = load i5 %pad_img_2_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7897 'load' 'pad_img_2_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7898 [1/2] (2.32ns)   --->   "%pad_img_2_1_load_48 = load i5 %pad_img_2_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7898 'load' 'pad_img_2_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7899 [1/2] (2.32ns)   --->   "%pad_img_2_2_load_48 = load i5 %pad_img_2_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7899 'load' 'pad_img_2_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7900 [1/2] (2.32ns)   --->   "%pad_img_2_3_load_48 = load i5 %pad_img_2_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7900 'load' 'pad_img_2_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7901 [1/2] (2.32ns)   --->   "%pad_img_2_4_load_48 = load i5 %pad_img_2_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7901 'load' 'pad_img_2_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7902 [1/2] (2.32ns)   --->   "%pad_img_2_5_load_48 = load i5 %pad_img_2_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7902 'load' 'pad_img_2_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7903 [1/2] (2.32ns)   --->   "%pad_img_2_6_load_48 = load i5 %pad_img_2_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7903 'load' 'pad_img_2_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7904 [1/1] (2.18ns)   --->   "%tmp_337 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_48, i3 2, i24 %pad_img_2_1_load_48, i3 3, i24 %pad_img_2_2_load_48, i3 4, i24 %pad_img_2_3_load_48, i3 5, i24 %pad_img_2_4_load_48, i3 6, i24 %pad_img_2_5_load_48, i3 0, i24 %pad_img_2_6_load_48, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7904 'sparsemux' 'tmp_337' <Predicate = (trunc_ln28 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7905 [1/2] (2.32ns)   --->   "%pad_img_3_0_load_48 = load i5 %pad_img_3_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7905 'load' 'pad_img_3_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7906 [1/2] (2.32ns)   --->   "%pad_img_3_1_load_48 = load i5 %pad_img_3_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7906 'load' 'pad_img_3_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7907 [1/2] (2.32ns)   --->   "%pad_img_3_2_load_48 = load i5 %pad_img_3_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7907 'load' 'pad_img_3_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7908 [1/2] (2.32ns)   --->   "%pad_img_3_3_load_48 = load i5 %pad_img_3_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7908 'load' 'pad_img_3_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7909 [1/2] (2.32ns)   --->   "%pad_img_3_4_load_48 = load i5 %pad_img_3_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7909 'load' 'pad_img_3_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7910 [1/2] (2.32ns)   --->   "%pad_img_3_5_load_48 = load i5 %pad_img_3_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7910 'load' 'pad_img_3_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7911 [1/2] (2.32ns)   --->   "%pad_img_3_6_load_48 = load i5 %pad_img_3_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7911 'load' 'pad_img_3_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7912 [1/1] (2.18ns)   --->   "%tmp_338 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_48, i3 2, i24 %pad_img_3_1_load_48, i3 3, i24 %pad_img_3_2_load_48, i3 4, i24 %pad_img_3_3_load_48, i3 5, i24 %pad_img_3_4_load_48, i3 6, i24 %pad_img_3_5_load_48, i3 0, i24 %pad_img_3_6_load_48, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7912 'sparsemux' 'tmp_338' <Predicate = (trunc_ln28 == 4)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7913 [1/2] (2.32ns)   --->   "%pad_img_4_0_load_48 = load i5 %pad_img_4_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7913 'load' 'pad_img_4_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7914 [1/2] (2.32ns)   --->   "%pad_img_4_1_load_48 = load i5 %pad_img_4_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7914 'load' 'pad_img_4_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7915 [1/2] (2.32ns)   --->   "%pad_img_4_2_load_48 = load i5 %pad_img_4_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7915 'load' 'pad_img_4_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7916 [1/2] (2.32ns)   --->   "%pad_img_4_3_load_48 = load i5 %pad_img_4_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7916 'load' 'pad_img_4_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7917 [1/2] (2.32ns)   --->   "%pad_img_4_4_load_48 = load i5 %pad_img_4_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7917 'load' 'pad_img_4_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7918 [1/2] (2.32ns)   --->   "%pad_img_4_5_load_48 = load i5 %pad_img_4_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7918 'load' 'pad_img_4_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7919 [1/2] (2.32ns)   --->   "%pad_img_4_6_load_48 = load i5 %pad_img_4_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7919 'load' 'pad_img_4_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7920 [1/1] (2.18ns)   --->   "%tmp_339 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_4_0_load_48, i3 2, i24 %pad_img_4_1_load_48, i3 3, i24 %pad_img_4_2_load_48, i3 4, i24 %pad_img_4_3_load_48, i3 5, i24 %pad_img_4_4_load_48, i3 6, i24 %pad_img_4_5_load_48, i3 0, i24 %pad_img_4_6_load_48, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7920 'sparsemux' 'tmp_339' <Predicate = (trunc_ln28 == 5)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7921 [1/2] (2.32ns)   --->   "%pad_img_5_0_load_48 = load i5 %pad_img_5_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7921 'load' 'pad_img_5_0_load_48' <Predicate = (trunc_ln39 == 1 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7922 [1/2] (2.32ns)   --->   "%pad_img_5_1_load_48 = load i5 %pad_img_5_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7922 'load' 'pad_img_5_1_load_48' <Predicate = (trunc_ln39 == 2 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7923 [1/2] (2.32ns)   --->   "%pad_img_5_2_load_48 = load i5 %pad_img_5_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7923 'load' 'pad_img_5_2_load_48' <Predicate = (trunc_ln39 == 3 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7924 [1/2] (2.32ns)   --->   "%pad_img_5_3_load_48 = load i5 %pad_img_5_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7924 'load' 'pad_img_5_3_load_48' <Predicate = (trunc_ln39 == 4 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7925 [1/2] (2.32ns)   --->   "%pad_img_5_4_load_48 = load i5 %pad_img_5_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7925 'load' 'pad_img_5_4_load_48' <Predicate = (trunc_ln39 == 5 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7926 [1/2] (2.32ns)   --->   "%pad_img_5_5_load_48 = load i5 %pad_img_5_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7926 'load' 'pad_img_5_5_load_48' <Predicate = (trunc_ln39 == 6 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7927 [1/2] (2.32ns)   --->   "%pad_img_5_6_load_48 = load i5 %pad_img_5_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7927 'load' 'pad_img_5_6_load_48' <Predicate = (trunc_ln39 == 0 & trunc_ln28 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7928 [1/1] (2.18ns)   --->   "%tmp_340 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_5_0_load_48, i3 2, i24 %pad_img_5_1_load_48, i3 3, i24 %pad_img_5_2_load_48, i3 4, i24 %pad_img_5_3_load_48, i3 5, i24 %pad_img_5_4_load_48, i3 6, i24 %pad_img_5_5_load_48, i3 0, i24 %pad_img_5_6_load_48, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7928 'sparsemux' 'tmp_340' <Predicate = (trunc_ln28 == 6)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7929 [1/2] (2.32ns)   --->   "%pad_img_6_0_load_48 = load i5 %pad_img_6_0_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7929 'load' 'pad_img_6_0_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7930 [1/2] (2.32ns)   --->   "%pad_img_6_1_load_48 = load i5 %pad_img_6_1_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7930 'load' 'pad_img_6_1_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7931 [1/2] (2.32ns)   --->   "%pad_img_6_2_load_48 = load i5 %pad_img_6_2_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7931 'load' 'pad_img_6_2_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7932 [1/2] (2.32ns)   --->   "%pad_img_6_3_load_48 = load i5 %pad_img_6_3_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7932 'load' 'pad_img_6_3_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7933 [1/2] (2.32ns)   --->   "%pad_img_6_4_load_48 = load i5 %pad_img_6_4_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7933 'load' 'pad_img_6_4_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7934 [1/2] (2.32ns)   --->   "%pad_img_6_5_load_48 = load i5 %pad_img_6_5_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7934 'load' 'pad_img_6_5_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7935 [1/2] (2.32ns)   --->   "%pad_img_6_6_load_48 = load i5 %pad_img_6_6_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7935 'load' 'pad_img_6_6_load_48' <Predicate = (trunc_ln28 == 0 & trunc_ln39 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 25> <RAM>
ST_14 : Operation 7936 [1/1] (2.18ns)   --->   "%tmp_341 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_6_0_load_48, i3 2, i24 %pad_img_6_1_load_48, i3 3, i24 %pad_img_6_2_load_48, i3 4, i24 %pad_img_6_3_load_48, i3 5, i24 %pad_img_6_4_load_48, i3 6, i24 %pad_img_6_5_load_48, i3 0, i24 %pad_img_6_6_load_48, i24 0, i3 %trunc_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7936 'sparsemux' 'tmp_341' <Predicate = (trunc_ln28 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 7937 [1/1] (2.18ns)   --->   "%pixel_87 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %tmp_335, i3 2, i24 %tmp_336, i3 3, i24 %tmp_337, i3 4, i24 %tmp_338, i3 5, i24 %tmp_339, i3 6, i24 %tmp_340, i3 0, i24 %tmp_341, i24 0, i3 %trunc_ln28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 7937 'sparsemux' 'pixel_87' <Predicate = true> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.54>
ST_15 : Operation 7938 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i24 %pixel" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7938 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 7939 [1/1] (6.54ns)   --->   "%mul_ln40 = mul i32 %sext_ln40, i32 4294967180" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7939 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 7940 [1/1] (0.00ns)   --->   "%tmp_2144 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln40, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7940 'partselect' 'tmp_2144' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 7941 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i24 %pixel_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7941 'sext' 'sext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 7942 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_3)   --->   "%mul_ln40_1 = mul i31 %sext_ln40_6, i31 49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7942 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 5.10>
ST_16 : Operation 7943 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2144, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7943 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7944 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %pixel_1, i3 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7944 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7945 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i27 %shl_ln" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7945 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7946 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %and_ln, i32 %sext_ln40_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7946 'add' 'add_ln40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7947 [1/1] (0.00ns)   --->   "%tmp_2145 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7947 'partselect' 'tmp_2145' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7948 [1/1] (0.00ns)   --->   "%and_ln40_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2145, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7948 'bitconcatenate' 'and_ln40_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7949 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i24 %pixel_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7949 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7950 [1/1] (2.55ns)   --->   "%add_ln40_1 = add i32 %and_ln40_1, i32 %sext_ln40_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7950 'add' 'add_ln40_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7951 [1/1] (0.00ns)   --->   "%tmp_2146 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_1, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7951 'partselect' 'tmp_2146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7952 [1/1] (0.00ns)   --->   "%shl_ln40_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i5, i24 %pixel_3, i5 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7952 'bitconcatenate' 'shl_ln40_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7953 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i29 %shl_ln40_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7953 'sext' 'sext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40 = sub i30 0, i30 %sext_ln40_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7954 'sub' 'sub_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 7955 [1/1] (0.00ns)   --->   "%shl_ln40_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %pixel_3, i2 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7955 'bitconcatenate' 'shl_ln40_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7956 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i26 %shl_ln40_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7956 'sext' 'sext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7957 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%sub_ln40_1 = sub i30 %sub_ln40, i30 %sext_ln40_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7957 'sub' 'sub_ln40_1' <Predicate = true> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 7958 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_3)   --->   "%mul_ln40_1 = mul i31 %sext_ln40_6, i31 49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7958 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 7959 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i24 %pixel_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7959 'sext' 'sext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7960 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_2 = mul i32 %sext_ln40_8, i32 4294967197" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7960 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 4.65>
ST_17 : Operation 7961 [1/1] (0.00ns)   --->   "%and_ln40_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2146, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7961 'bitconcatenate' 'and_ln40_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7962 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i30 %sub_ln40_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7962 'sext' 'sext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7963 [1/1] (2.55ns)   --->   "%add_ln40_2 = add i32 %and_ln40_2, i32 %sext_ln40_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7963 'add' 'add_ln40_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7964 [1/1] (0.00ns)   --->   "%tmp_2147 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_2, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7964 'partselect' 'tmp_2147' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7965 [1/1] (0.00ns)   --->   "%and_ln40_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2147, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7965 'bitconcatenate' 'and_ln40_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7966 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_3)   --->   "%mul_ln40_1 = mul i31 %sext_ln40_6, i31 49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7966 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 7967 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_3)   --->   "%sext_ln40_7 = sext i31 %mul_ln40_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7967 'sext' 'sext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7968 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_3 = add i32 %and_ln40_3, i32 %sext_ln40_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7968 'add' 'add_ln40_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 7969 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_2 = mul i32 %sext_ln40_8, i32 4294967197" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7969 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 7970 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_3 = add i32 %and_ln40_3, i32 %sext_ln40_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7970 'add' 'add_ln40_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 7971 [1/1] (0.00ns)   --->   "%tmp_2148 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_3, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7971 'partselect' 'tmp_2148' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 7972 [1/1] (0.00ns)   --->   "%and_ln40_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2148, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7972 'bitconcatenate' 'and_ln40_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 7973 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_2 = mul i32 %sext_ln40_8, i32 4294967197" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7973 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 7974 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_4 = add i32 %mul_ln40_2, i32 %and_ln40_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7974 'add' 'add_ln40_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 6.47>
ST_19 : Operation 7975 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_4 = add i32 %mul_ln40_2, i32 %and_ln40_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7975 'add' 'add_ln40_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 7976 [1/1] (0.00ns)   --->   "%tmp_2149 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_4, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7976 'partselect' 'tmp_2149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 7977 [1/1] (0.00ns)   --->   "%and_ln40_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2149, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7977 'bitconcatenate' 'and_ln40_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 7978 [1/1] (0.00ns)   --->   "%shl_ln40_5 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i24.i7, i24 %pixel_6, i7 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7978 'bitconcatenate' 'shl_ln40_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 7979 [1/1] (0.00ns)   --->   "%sext_ln40_9 = sext i31 %shl_ln40_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7979 'sext' 'sext_ln40_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 7980 [1/1] (0.00ns)   --->   "%shl_ln40_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %pixel_6, i2 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7980 'bitconcatenate' 'shl_ln40_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 7981 [1/1] (0.00ns)   --->   "%sext_ln40_10 = sext i26 %shl_ln40_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7981 'sext' 'sext_ln40_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 7982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40_2 = sub i32 %sext_ln40_10, i32 %sext_ln40_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7982 'sub' 'sub_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 7983 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln40_5 = add i32 %sub_ln40_2, i32 %and_ln40_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7983 'add' 'add_ln40_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 7984 [1/1] (0.00ns)   --->   "%tmp_2150 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_5, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7984 'partselect' 'tmp_2150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 7985 [1/1] (0.00ns)   --->   "%sext_ln40_18 = sext i24 %pixel_49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7985 'sext' 'sext_ln40_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 7986 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_9)   --->   "%mul_ln40_3 = mul i32 %sext_ln40_18, i32 4294967229" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7986 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 6.80>
ST_20 : Operation 7987 [1/1] (0.00ns)   --->   "%and_ln40_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2150, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7987 'bitconcatenate' 'and_ln40_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 7988 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %pixel_7, i1 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7988 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 7989 [1/1] (0.00ns)   --->   "%sext_ln40_11 = sext i25 %shl_ln40_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7989 'sext' 'sext_ln40_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 7990 [1/1] (2.55ns)   --->   "%add_ln40_6 = add i32 %and_ln40_6, i32 %sext_ln40_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7990 'add' 'add_ln40_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 7991 [1/1] (0.00ns)   --->   "%tmp_2153 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_6, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7991 'partselect' 'tmp_2153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 7992 [1/1] (0.00ns)   --->   "%and_ln40_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2153, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7992 'bitconcatenate' 'and_ln40_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 7993 [1/1] (0.00ns)   --->   "%sext_ln40_12 = sext i24 %pixel_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7993 'sext' 'sext_ln40_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 7994 [1/1] (0.00ns)   --->   "%shl_ln40_7 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %pixel_8, i3 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7994 'bitconcatenate' 'shl_ln40_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 7995 [1/1] (0.00ns)   --->   "%sext_ln40_13 = sext i27 %shl_ln40_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7995 'sext' 'sext_ln40_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 7996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40_3 = sub i28 0, i28 %sext_ln40_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7996 'sub' 'sub_ln40_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 7997 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%sub_ln40_4 = sub i28 %sub_ln40_3, i28 %sext_ln40_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7997 'sub' 'sub_ln40_4' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 7998 [1/1] (0.00ns)   --->   "%sext_ln40_14 = sext i28 %sub_ln40_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7998 'sext' 'sext_ln40_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 7999 [1/1] (2.55ns)   --->   "%add_ln40_7 = add i32 %and_ln40_7, i32 %sext_ln40_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 7999 'add' 'add_ln40_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 8000 [1/1] (0.00ns)   --->   "%tmp_2154 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_7, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8000 'partselect' 'tmp_2154' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 8001 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_9)   --->   "%mul_ln40_3 = mul i32 %sext_ln40_18, i32 4294967229" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8001 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 8002 [1/1] (0.00ns)   --->   "%sext_ln40_19 = sext i24 %pixel_50" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8002 'sext' 'sext_ln40_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 8003 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_10)   --->   "%mul_ln40_4 = mul i32 %sext_ln40_19, i32 4294967222" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8003 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.08>
ST_21 : Operation 8004 [1/1] (0.00ns)   --->   "%and_ln40_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2154, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8004 'bitconcatenate' 'and_ln40_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 8005 [1/1] (0.00ns)   --->   "%shl_ln40_8 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %pixel_9, i4 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8005 'bitconcatenate' 'shl_ln40_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 8006 [1/1] (0.00ns)   --->   "%sext_ln40_15 = sext i28 %shl_ln40_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8006 'sext' 'sext_ln40_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 8007 [1/1] (0.00ns)   --->   "%shl_ln40_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %pixel_9, i2 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8007 'bitconcatenate' 'shl_ln40_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 8008 [1/1] (0.00ns)   --->   "%sext_ln40_16 = sext i26 %shl_ln40_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8008 'sext' 'sext_ln40_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 8009 [1/1] (2.43ns)   --->   "%sub_ln40_5 = sub i29 %sext_ln40_15, i29 %sext_ln40_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8009 'sub' 'sub_ln40_5' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 8010 [1/1] (0.00ns)   --->   "%sext_ln40_17 = sext i29 %sub_ln40_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8010 'sext' 'sext_ln40_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 8011 [1/1] (2.55ns)   --->   "%add_ln40_8 = add i32 %and_ln40_8, i32 %sext_ln40_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8011 'add' 'add_ln40_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 8012 [1/1] (0.00ns)   --->   "%tmp_2155 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_8, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8012 'partselect' 'tmp_2155' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 8013 [1/1] (0.00ns)   --->   "%and_ln40_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2155, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8013 'bitconcatenate' 'and_ln40_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 8014 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_9)   --->   "%mul_ln40_3 = mul i32 %sext_ln40_18, i32 4294967229" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8014 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 8015 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_9 = add i32 %mul_ln40_3, i32 %and_ln40_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8015 'add' 'add_ln40_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 8016 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_10)   --->   "%mul_ln40_4 = mul i32 %sext_ln40_19, i32 4294967222" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8016 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 8017 [1/1] (0.00ns)   --->   "%sext_ln40_20 = sext i24 %pixel_51" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8017 'sext' 'sext_ln40_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 8018 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_11)   --->   "%mul_ln40_5 = mul i32 %sext_ln40_20, i32 4294967148" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8018 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 8019 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_9 = add i32 %mul_ln40_3, i32 %and_ln40_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8019 'add' 'add_ln40_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 8020 [1/1] (0.00ns)   --->   "%tmp_2156 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_9, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8020 'partselect' 'tmp_2156' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 8021 [1/1] (0.00ns)   --->   "%and_ln40_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2156, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8021 'bitconcatenate' 'and_ln40_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 8022 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_10)   --->   "%mul_ln40_4 = mul i32 %sext_ln40_19, i32 4294967222" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8022 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 8023 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_10 = add i32 %mul_ln40_4, i32 %and_ln40_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8023 'add' 'add_ln40_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 8024 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_11)   --->   "%mul_ln40_5 = mul i32 %sext_ln40_20, i32 4294967148" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8024 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 8025 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_10 = add i32 %mul_ln40_4, i32 %and_ln40_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8025 'add' 'add_ln40_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 8026 [1/1] (0.00ns)   --->   "%tmp_2157 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_10, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8026 'partselect' 'tmp_2157' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 8027 [1/1] (0.00ns)   --->   "%and_ln40_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2157, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8027 'bitconcatenate' 'and_ln40_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 8028 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_11)   --->   "%mul_ln40_5 = mul i32 %sext_ln40_20, i32 4294967148" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8028 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 8029 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_11 = add i32 %mul_ln40_5, i32 %and_ln40_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8029 'add' 'add_ln40_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 4.65>
ST_24 : Operation 8030 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_11 = add i32 %mul_ln40_5, i32 %and_ln40_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8030 'add' 'add_ln40_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 8031 [1/1] (0.00ns)   --->   "%tmp_2158 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_11, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8031 'partselect' 'tmp_2158' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8032 [1/1] (0.00ns)   --->   "%and_ln40_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2158, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8032 'bitconcatenate' 'and_ln40_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8033 [1/1] (0.00ns)   --->   "%shl_ln40_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i24.i7, i24 %pixel_52, i7 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8033 'bitconcatenate' 'shl_ln40_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8034 [1/1] (0.00ns)   --->   "%sext_ln40_21 = sext i31 %shl_ln40_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8034 'sext' 'sext_ln40_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8035 [1/1] (2.55ns)   --->   "%sub_ln40_6 = sub i32 %and_ln40_11, i32 %sext_ln40_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8035 'sub' 'sub_ln40_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 8036 [1/1] (0.00ns)   --->   "%tmp_2159 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln40_6, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8036 'partselect' 'tmp_2159' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8037 [1/1] (0.00ns)   --->   "%shl_ln40_10 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %pixel_53, i6 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8037 'bitconcatenate' 'shl_ln40_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8038 [1/1] (0.00ns)   --->   "%sext_ln40_22 = sext i30 %shl_ln40_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8038 'sext' 'sext_ln40_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8039 [1/1] (0.00ns)   --->   "%shl_ln40_11 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %pixel_53, i3 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8039 'bitconcatenate' 'shl_ln40_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8040 [1/1] (0.00ns)   --->   "%sext_ln40_23 = sext i27 %shl_ln40_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8040 'sext' 'sext_ln40_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8041 [1/1] (2.49ns)   --->   "%add_ln40_12 = add i31 %sext_ln40_22, i31 %sext_ln40_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8041 'add' 'add_ln40_12' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 8042 [1/1] (0.00ns)   --->   "%sext_ln40_31 = sext i24 %pixel_56" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8042 'sext' 'sext_ln40_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 8043 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_16)   --->   "%mul_ln40_6 = mul i32 %sext_ln40_31, i32 4294967215" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8043 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 6.89>
ST_25 : Operation 8044 [1/1] (0.00ns)   --->   "%and_ln40_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2159, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8044 'bitconcatenate' 'and_ln40_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8045 [1/1] (0.00ns)   --->   "%sext_ln40_24 = sext i31 %add_ln40_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8045 'sext' 'sext_ln40_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8046 [1/1] (2.55ns)   --->   "%add_ln40_13 = add i32 %and_ln40_12, i32 %sext_ln40_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8046 'add' 'add_ln40_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 8047 [1/1] (0.00ns)   --->   "%tmp_2162 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_13, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8047 'partselect' 'tmp_2162' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8048 [1/1] (0.00ns)   --->   "%and_ln40_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2162, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8048 'bitconcatenate' 'and_ln40_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8049 [1/1] (0.00ns)   --->   "%shl_ln40_12 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %pixel_54, i6 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8049 'bitconcatenate' 'shl_ln40_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8050 [1/1] (0.00ns)   --->   "%sext_ln40_25 = sext i30 %shl_ln40_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8050 'sext' 'sext_ln40_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40_7 = sub i31 0, i31 %sext_ln40_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8051 'sub' 'sub_ln40_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 8052 [1/1] (0.00ns)   --->   "%shl_ln40_13 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %pixel_54, i4 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8052 'bitconcatenate' 'shl_ln40_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8053 [1/1] (0.00ns)   --->   "%sext_ln40_26 = sext i28 %shl_ln40_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8053 'sext' 'sext_ln40_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8054 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%sub_ln40_8 = sub i31 %sub_ln40_7, i31 %sext_ln40_26" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8054 'sub' 'sub_ln40_8' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 8055 [1/1] (0.00ns)   --->   "%sext_ln40_27 = sext i31 %sub_ln40_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8055 'sext' 'sext_ln40_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8056 [1/1] (2.55ns)   --->   "%add_ln40_14 = add i32 %and_ln40_13, i32 %sext_ln40_27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8056 'add' 'add_ln40_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 8057 [1/1] (0.00ns)   --->   "%tmp_2163 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_14, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8057 'partselect' 'tmp_2163' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8058 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_16)   --->   "%mul_ln40_6 = mul i32 %sext_ln40_31, i32 4294967215" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8058 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 8059 [1/1] (0.00ns)   --->   "%sext_ln40_34 = sext i24 %pixel_58" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8059 'sext' 'sext_ln40_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 8060 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_18)   --->   "%mul_ln40_7 = mul i32 %sext_ln40_34, i32 4294967195" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8060 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.11>
ST_26 : Operation 8061 [1/1] (0.00ns)   --->   "%and_ln40_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2163, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8061 'bitconcatenate' 'and_ln40_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 8062 [1/1] (0.00ns)   --->   "%sext_ln40_28 = sext i24 %pixel_55" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8062 'sext' 'sext_ln40_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 8063 [1/1] (0.00ns)   --->   "%shl_ln40_14 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i5, i24 %pixel_55, i5 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8063 'bitconcatenate' 'shl_ln40_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 8064 [1/1] (0.00ns)   --->   "%sext_ln40_29 = sext i29 %shl_ln40_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8064 'sext' 'sext_ln40_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 8065 [1/1] (2.46ns)   --->   "%sub_ln40_17 = sub i30 %sext_ln40_28, i30 %sext_ln40_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8065 'sub' 'sub_ln40_17' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 8066 [1/1] (0.00ns)   --->   "%sext_ln40_30 = sext i30 %sub_ln40_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8066 'sext' 'sext_ln40_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 8067 [1/1] (2.55ns)   --->   "%add_ln40_15 = add i32 %and_ln40_14, i32 %sext_ln40_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8067 'add' 'add_ln40_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 8068 [1/1] (0.00ns)   --->   "%tmp_2164 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_15, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8068 'partselect' 'tmp_2164' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 8069 [1/1] (0.00ns)   --->   "%and_ln40_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2164, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8069 'bitconcatenate' 'and_ln40_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 8070 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_16)   --->   "%mul_ln40_6 = mul i32 %sext_ln40_31, i32 4294967215" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8070 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 8071 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_16 = add i32 %mul_ln40_6, i32 %and_ln40_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8071 'add' 'add_ln40_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 8072 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_18)   --->   "%mul_ln40_7 = mul i32 %sext_ln40_34, i32 4294967195" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8072 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 8073 [1/1] (0.00ns)   --->   "%sext_ln40_35 = sext i24 %pixel_59" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8073 'sext' 'sext_ln40_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 8074 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_19)   --->   "%mul_ln40_8 = mul i31 %sext_ln40_35, i31 47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8074 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 8075 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_16 = add i32 %mul_ln40_6, i32 %and_ln40_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8075 'add' 'add_ln40_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 8076 [1/1] (0.00ns)   --->   "%tmp_2165 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_16, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8076 'partselect' 'tmp_2165' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 8077 [1/1] (0.00ns)   --->   "%and_ln40_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2165, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8077 'bitconcatenate' 'and_ln40_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 8078 [1/1] (0.00ns)   --->   "%shl_ln40_15 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %pixel_57, i6 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8078 'bitconcatenate' 'shl_ln40_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 8079 [1/1] (0.00ns)   --->   "%sext_ln40_32 = sext i30 %shl_ln40_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8079 'sext' 'sext_ln40_32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 8080 [1/1] (2.49ns)   --->   "%sub_ln40_9 = sub i31 0, i31 %sext_ln40_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8080 'sub' 'sub_ln40_9' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 8081 [1/1] (0.00ns)   --->   "%sext_ln40_33 = sext i31 %sub_ln40_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8081 'sext' 'sext_ln40_33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 8082 [1/1] (2.55ns)   --->   "%add_ln40_17 = add i32 %and_ln40_16, i32 %sext_ln40_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8082 'add' 'add_ln40_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 8083 [1/1] (0.00ns)   --->   "%tmp_2166 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_17, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8083 'partselect' 'tmp_2166' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 8084 [1/1] (0.00ns)   --->   "%and_ln40_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2166, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8084 'bitconcatenate' 'and_ln40_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 8085 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_18)   --->   "%mul_ln40_7 = mul i32 %sext_ln40_34, i32 4294967195" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8085 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 8086 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_18 = add i32 %mul_ln40_7, i32 %and_ln40_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8086 'add' 'add_ln40_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 8087 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_19)   --->   "%mul_ln40_8 = mul i31 %sext_ln40_35, i31 47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8087 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 8088 [1/1] (0.00ns)   --->   "%sext_ln40_40 = sext i24 %pixel_61" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8088 'sext' 'sext_ln40_40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 8089 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_21)   --->   "%mul_ln40_9 = mul i31 %sext_ln40_40, i31 38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8089 'mul' 'mul_ln40_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 8090 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_18 = add i32 %mul_ln40_7, i32 %and_ln40_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8090 'add' 'add_ln40_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 8091 [1/1] (0.00ns)   --->   "%tmp_2167 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_18, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8091 'partselect' 'tmp_2167' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 8092 [1/1] (0.00ns)   --->   "%and_ln40_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2167, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8092 'bitconcatenate' 'and_ln40_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 8093 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_19)   --->   "%mul_ln40_8 = mul i31 %sext_ln40_35, i31 47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8093 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 8094 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_19)   --->   "%sext_ln40_36 = sext i31 %mul_ln40_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8094 'sext' 'sext_ln40_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 8095 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_19 = add i32 %and_ln40_18, i32 %sext_ln40_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8095 'add' 'add_ln40_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 8096 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_21)   --->   "%mul_ln40_9 = mul i31 %sext_ln40_40, i31 38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8096 'mul' 'mul_ln40_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 8097 [1/1] (0.00ns)   --->   "%sext_ln40_43 = sext i24 %pixel_63" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8097 'sext' 'sext_ln40_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 8098 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_23)   --->   "%mul_ln40_10 = mul i30 %sext_ln40_43, i30 1073741799" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8098 'mul' 'mul_ln40_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.14>
ST_29 : Operation 8099 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_19 = add i32 %and_ln40_18, i32 %sext_ln40_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8099 'add' 'add_ln40_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 8100 [1/1] (0.00ns)   --->   "%tmp_2168 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_19, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8100 'partselect' 'tmp_2168' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8101 [1/1] (0.00ns)   --->   "%and_ln40_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2168, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8101 'bitconcatenate' 'and_ln40_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8102 [1/1] (0.00ns)   --->   "%shl_ln40_16 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %pixel_60, i6 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8102 'bitconcatenate' 'shl_ln40_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8103 [1/1] (0.00ns)   --->   "%sext_ln40_37 = sext i30 %shl_ln40_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8103 'sext' 'sext_ln40_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8104 [1/1] (0.00ns)   --->   "%shl_ln40_17 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %pixel_60, i1 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8104 'bitconcatenate' 'shl_ln40_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8105 [1/1] (0.00ns)   --->   "%sext_ln40_38 = sext i25 %shl_ln40_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8105 'sext' 'sext_ln40_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8106 [1/1] (2.49ns)   --->   "%sub_ln40_10 = sub i31 %sext_ln40_37, i31 %sext_ln40_38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8106 'sub' 'sub_ln40_10' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 8107 [1/1] (0.00ns)   --->   "%sext_ln40_39 = sext i31 %sub_ln40_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8107 'sext' 'sext_ln40_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8108 [1/1] (2.55ns)   --->   "%add_ln40_20 = add i32 %and_ln40_19, i32 %sext_ln40_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8108 'add' 'add_ln40_20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 8109 [1/1] (0.00ns)   --->   "%tmp_2171 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_20, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8109 'partselect' 'tmp_2171' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8110 [1/1] (0.00ns)   --->   "%and_ln40_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2171, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8110 'bitconcatenate' 'and_ln40_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8111 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_21)   --->   "%mul_ln40_9 = mul i31 %sext_ln40_40, i31 38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8111 'mul' 'mul_ln40_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 8112 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_21)   --->   "%sext_ln40_41 = sext i31 %mul_ln40_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8112 'sext' 'sext_ln40_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_21 = add i32 %and_ln40_20, i32 %sext_ln40_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8113 'add' 'add_ln40_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 8114 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_23)   --->   "%mul_ln40_10 = mul i30 %sext_ln40_43, i30 1073741799" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8114 'mul' 'mul_ln40_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 8115 [1/1] (0.00ns)   --->   "%sext_ln40_45 = sext i24 %pixel_64" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8115 'sext' 'sext_ln40_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 8116 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_24)   --->   "%mul_ln40_11 = mul i30 %sext_ln40_45, i30 22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8116 'mul' 'mul_ln40_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 6.75>
ST_30 : Operation 8117 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_21 = add i32 %and_ln40_20, i32 %sext_ln40_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8117 'add' 'add_ln40_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 8118 [1/1] (0.00ns)   --->   "%tmp_2172 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_21, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8118 'partselect' 'tmp_2172' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 8119 [1/1] (0.00ns)   --->   "%and_ln40_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2172, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8119 'bitconcatenate' 'and_ln40_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 8120 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %pixel_62, i3 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8120 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 8121 [1/1] (0.00ns)   --->   "%sext_ln40_42 = sext i27 %shl_ln40_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8121 'sext' 'sext_ln40_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 8122 [1/1] (2.55ns)   --->   "%add_ln40_22 = add i32 %and_ln40_21, i32 %sext_ln40_42" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8122 'add' 'add_ln40_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 8123 [1/1] (0.00ns)   --->   "%tmp_2173 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_22, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8123 'partselect' 'tmp_2173' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 8124 [1/1] (0.00ns)   --->   "%and_ln40_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2173, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8124 'bitconcatenate' 'and_ln40_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 8125 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_23)   --->   "%mul_ln40_10 = mul i30 %sext_ln40_43, i30 1073741799" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8125 'mul' 'mul_ln40_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 8126 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_23)   --->   "%sext_ln40_44 = sext i30 %mul_ln40_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8126 'sext' 'sext_ln40_44' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 8127 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_23 = add i32 %and_ln40_22, i32 %sext_ln40_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8127 'add' 'add_ln40_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 8128 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_24)   --->   "%mul_ln40_11 = mul i30 %sext_ln40_45, i30 22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8128 'mul' 'mul_ln40_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 4.20>
ST_31 : Operation 8129 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_23 = add i32 %and_ln40_22, i32 %sext_ln40_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8129 'add' 'add_ln40_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 8130 [1/1] (0.00ns)   --->   "%tmp_2174 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_23, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8130 'partselect' 'tmp_2174' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 8131 [1/1] (0.00ns)   --->   "%and_ln40_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2174, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8131 'bitconcatenate' 'and_ln40_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 8132 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_24)   --->   "%mul_ln40_11 = mul i30 %sext_ln40_45, i30 22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8132 'mul' 'mul_ln40_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 8133 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_24)   --->   "%sext_ln40_46 = sext i30 %mul_ln40_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8133 'sext' 'sext_ln40_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 8134 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_24 = add i32 %and_ln40_23, i32 %sext_ln40_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8134 'add' 'add_ln40_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 8135 [1/1] (0.00ns)   --->   "%sext_ln40_49 = sext i24 %pixel_66" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8135 'sext' 'sext_ln40_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 8136 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_26)   --->   "%mul_ln40_12 = mul i32 %sext_ln40_49, i32 188" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8136 'mul' 'mul_ln40_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 6.47>
ST_32 : Operation 8137 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_24 = add i32 %and_ln40_23, i32 %sext_ln40_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8137 'add' 'add_ln40_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 8138 [1/1] (0.00ns)   --->   "%tmp_2175 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_24, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8138 'partselect' 'tmp_2175' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 8139 [1/1] (0.00ns)   --->   "%and_ln40_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2175, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8139 'bitconcatenate' 'and_ln40_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 8140 [1/1] (0.00ns)   --->   "%shl_ln40_18 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i24.i7, i24 %pixel_65, i7 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8140 'bitconcatenate' 'shl_ln40_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 8141 [1/1] (0.00ns)   --->   "%sext_ln40_47 = sext i31 %shl_ln40_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8141 'sext' 'sext_ln40_47' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 8142 [1/1] (0.00ns)   --->   "%shl_ln40_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %pixel_65, i2 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8142 'bitconcatenate' 'shl_ln40_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 8143 [1/1] (0.00ns)   --->   "%sext_ln40_48 = sext i26 %shl_ln40_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8143 'sext' 'sext_ln40_48' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 8144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_48 = add i32 %sext_ln40_47, i32 %sext_ln40_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8144 'add' 'add_ln40_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 8145 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln40_25 = add i32 %add_ln40_48, i32 %and_ln40_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8145 'add' 'add_ln40_25' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 8146 [1/1] (0.00ns)   --->   "%tmp_2176 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_25, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8146 'partselect' 'tmp_2176' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 8147 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_26)   --->   "%mul_ln40_12 = mul i32 %sext_ln40_49, i32 188" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8147 'mul' 'mul_ln40_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 2.10>
ST_33 : Operation 8148 [1/1] (0.00ns)   --->   "%and_ln40_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2176, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8148 'bitconcatenate' 'and_ln40_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 8149 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_26)   --->   "%mul_ln40_12 = mul i32 %sext_ln40_49, i32 188" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8149 'mul' 'mul_ln40_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 8150 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_26 = add i32 %mul_ln40_12, i32 %and_ln40_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8150 'add' 'add_ln40_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 8151 [1/1] (0.00ns)   --->   "%sext_ln40_59 = sext i24 %pixel_70" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8151 'sext' 'sext_ln40_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 8152 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_30)   --->   "%mul_ln40_13 = mul i32 %sext_ln40_59, i32 75" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8152 'mul' 'mul_ln40_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 4.98>
ST_34 : Operation 8153 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_26 = add i32 %mul_ln40_12, i32 %and_ln40_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8153 'add' 'add_ln40_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 8154 [1/1] (0.00ns)   --->   "%tmp_2177 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_26, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8154 'partselect' 'tmp_2177' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8155 [1/1] (0.00ns)   --->   "%and_ln40_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2177, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8155 'bitconcatenate' 'and_ln40_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8156 [1/1] (0.00ns)   --->   "%sext_ln40_50 = sext i24 %pixel_67" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8156 'sext' 'sext_ln40_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8157 [1/1] (0.00ns)   --->   "%shl_ln40_20 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %pixel_67, i4 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8157 'bitconcatenate' 'shl_ln40_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8158 [1/1] (0.00ns)   --->   "%sext_ln40_51 = sext i28 %shl_ln40_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8158 'sext' 'sext_ln40_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8159 [1/1] (2.43ns)   --->   "%sub_ln40_18 = sub i29 %sext_ln40_50, i29 %sext_ln40_51" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8159 'sub' 'sub_ln40_18' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 8160 [1/1] (0.00ns)   --->   "%sext_ln40_52 = sext i29 %sub_ln40_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8160 'sext' 'sext_ln40_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8161 [1/1] (2.55ns)   --->   "%add_ln40_27 = add i32 %and_ln40_26, i32 %sext_ln40_52" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8161 'add' 'add_ln40_27' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 8162 [1/1] (0.00ns)   --->   "%tmp_2180 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_27, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8162 'partselect' 'tmp_2180' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8163 [1/1] (0.00ns)   --->   "%shl_ln40_21 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %pixel_68, i3 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8163 'bitconcatenate' 'shl_ln40_21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8164 [1/1] (0.00ns)   --->   "%sext_ln40_53 = sext i27 %shl_ln40_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8164 'sext' 'sext_ln40_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40_11 = sub i28 0, i28 %sext_ln40_53" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8165 'sub' 'sub_ln40_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 8166 [1/1] (0.00ns)   --->   "%shl_ln40_22 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %pixel_68, i1 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8166 'bitconcatenate' 'shl_ln40_22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8167 [1/1] (0.00ns)   --->   "%sext_ln40_54 = sext i25 %shl_ln40_22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8167 'sext' 'sext_ln40_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8168 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%sub_ln40_12 = sub i28 %sub_ln40_11, i28 %sext_ln40_54" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8168 'sub' 'sub_ln40_12' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 8169 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_30)   --->   "%mul_ln40_13 = mul i32 %sext_ln40_59, i32 75" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8169 'mul' 'mul_ln40_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 8170 [1/1] (0.00ns)   --->   "%sext_ln40_60 = sext i24 %pixel_71" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8170 'sext' 'sext_ln40_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 8171 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_31)   --->   "%mul_ln40_14 = mul i32 %sext_ln40_60, i32 81" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8171 'mul' 'mul_ln40_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 7.20>
ST_35 : Operation 8172 [1/1] (0.00ns)   --->   "%and_ln40_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2180, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8172 'bitconcatenate' 'and_ln40_27' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8173 [1/1] (0.00ns)   --->   "%sext_ln40_55 = sext i28 %sub_ln40_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8173 'sext' 'sext_ln40_55' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8174 [1/1] (2.55ns)   --->   "%add_ln40_28 = add i32 %and_ln40_27, i32 %sext_ln40_55" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8174 'add' 'add_ln40_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 8175 [1/1] (0.00ns)   --->   "%tmp_2181 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_28, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8175 'partselect' 'tmp_2181' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8176 [1/1] (0.00ns)   --->   "%and_ln40_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2181, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8176 'bitconcatenate' 'and_ln40_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8177 [1/1] (0.00ns)   --->   "%shl_ln40_23 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i5, i24 %pixel_69, i5 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8177 'bitconcatenate' 'shl_ln40_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8178 [1/1] (0.00ns)   --->   "%sext_ln40_56 = sext i29 %shl_ln40_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8178 'sext' 'sext_ln40_56' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8179 [1/1] (0.00ns)   --->   "%shl_ln40_24 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %pixel_69, i3 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8179 'bitconcatenate' 'shl_ln40_24' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8180 [1/1] (0.00ns)   --->   "%sext_ln40_57 = sext i27 %shl_ln40_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8180 'sext' 'sext_ln40_57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8181 [1/1] (2.46ns)   --->   "%sub_ln40_13 = sub i30 %sext_ln40_57, i30 %sext_ln40_56" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8181 'sub' 'sub_ln40_13' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 8182 [1/1] (0.00ns)   --->   "%sext_ln40_58 = sext i30 %sub_ln40_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8182 'sext' 'sext_ln40_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8183 [1/1] (2.55ns)   --->   "%add_ln40_29 = add i32 %and_ln40_28, i32 %sext_ln40_58" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8183 'add' 'add_ln40_29' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 8184 [1/1] (0.00ns)   --->   "%tmp_2182 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_29, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8184 'partselect' 'tmp_2182' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8185 [1/1] (0.00ns)   --->   "%and_ln40_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2182, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8185 'bitconcatenate' 'and_ln40_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8186 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_30)   --->   "%mul_ln40_13 = mul i32 %sext_ln40_59, i32 75" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8186 'mul' 'mul_ln40_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 8187 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_30 = add i32 %mul_ln40_13, i32 %and_ln40_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8187 'add' 'add_ln40_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 8188 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_31)   --->   "%mul_ln40_14 = mul i32 %sext_ln40_60, i32 81" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8188 'mul' 'mul_ln40_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 8189 [1/1] (0.00ns)   --->   "%sext_ln40_61 = sext i24 %pixel_72" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8189 'sext' 'sext_ln40_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 8190 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_32)   --->   "%mul_ln40_15 = mul i32 %sext_ln40_61, i32 151" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8190 'mul' 'mul_ln40_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 4.20>
ST_36 : Operation 8191 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_30 = add i32 %mul_ln40_13, i32 %and_ln40_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8191 'add' 'add_ln40_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 8192 [1/1] (0.00ns)   --->   "%tmp_2183 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_30, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8192 'partselect' 'tmp_2183' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 8193 [1/1] (0.00ns)   --->   "%and_ln40_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2183, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8193 'bitconcatenate' 'and_ln40_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 8194 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_31)   --->   "%mul_ln40_14 = mul i32 %sext_ln40_60, i32 81" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8194 'mul' 'mul_ln40_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 8195 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_31 = add i32 %mul_ln40_14, i32 %and_ln40_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8195 'add' 'add_ln40_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 8196 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_32)   --->   "%mul_ln40_15 = mul i32 %sext_ln40_61, i32 151" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8196 'mul' 'mul_ln40_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 8197 [1/1] (0.00ns)   --->   "%sext_ln40_62 = sext i24 %pixel_73" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8197 'sext' 'sext_ln40_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 8198 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_33)   --->   "%mul_ln40_16 = mul i32 %sext_ln40_62, i32 161" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8198 'mul' 'mul_ln40_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 4.20>
ST_37 : Operation 8199 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_31 = add i32 %mul_ln40_14, i32 %and_ln40_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8199 'add' 'add_ln40_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 8200 [1/1] (0.00ns)   --->   "%tmp_2184 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_31, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8200 'partselect' 'tmp_2184' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 8201 [1/1] (0.00ns)   --->   "%and_ln40_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2184, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8201 'bitconcatenate' 'and_ln40_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 8202 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_32)   --->   "%mul_ln40_15 = mul i32 %sext_ln40_61, i32 151" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8202 'mul' 'mul_ln40_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 8203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_32 = add i32 %mul_ln40_15, i32 %and_ln40_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8203 'add' 'add_ln40_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 8204 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_33)   --->   "%mul_ln40_16 = mul i32 %sext_ln40_62, i32 161" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8204 'mul' 'mul_ln40_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 8205 [1/1] (0.00ns)   --->   "%sext_ln40_66 = sext i24 %pixel_75" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8205 'sext' 'sext_ln40_66' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 8206 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_35)   --->   "%mul_ln40_17 = mul i32 %sext_ln40_66, i32 92" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8206 'mul' 'mul_ln40_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 4.20>
ST_38 : Operation 8207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_32 = add i32 %mul_ln40_15, i32 %and_ln40_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8207 'add' 'add_ln40_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 8208 [1/1] (0.00ns)   --->   "%tmp_2185 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_32, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8208 'partselect' 'tmp_2185' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 8209 [1/1] (0.00ns)   --->   "%and_ln40_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2185, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8209 'bitconcatenate' 'and_ln40_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 8210 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_33)   --->   "%mul_ln40_16 = mul i32 %sext_ln40_62, i32 161" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8210 'mul' 'mul_ln40_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 8211 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_33 = add i32 %mul_ln40_16, i32 %and_ln40_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8211 'add' 'add_ln40_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 8212 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_35)   --->   "%mul_ln40_17 = mul i32 %sext_ln40_66, i32 92" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8212 'mul' 'mul_ln40_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 8213 [1/1] (0.00ns)   --->   "%sext_ln40_67 = sext i24 %pixel_76" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8213 'sext' 'sext_ln40_67' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 8214 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_36)   --->   "%mul_ln40_18 = mul i32 %sext_ln40_67, i32 107" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8214 'mul' 'mul_ln40_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 7.14>
ST_39 : Operation 8215 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_33 = add i32 %mul_ln40_16, i32 %and_ln40_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8215 'add' 'add_ln40_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 8216 [1/1] (0.00ns)   --->   "%tmp_2186 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_33, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8216 'partselect' 'tmp_2186' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8217 [1/1] (0.00ns)   --->   "%and_ln40_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2186, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8217 'bitconcatenate' 'and_ln40_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8218 [1/1] (0.00ns)   --->   "%shl_ln40_25 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %pixel_74, i6 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8218 'bitconcatenate' 'shl_ln40_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8219 [1/1] (0.00ns)   --->   "%sext_ln40_63 = sext i30 %shl_ln40_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8219 'sext' 'sext_ln40_63' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8220 [1/1] (0.00ns)   --->   "%shl_ln40_26 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %pixel_74, i2 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8220 'bitconcatenate' 'shl_ln40_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8221 [1/1] (0.00ns)   --->   "%sext_ln40_64 = sext i26 %shl_ln40_26" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8221 'sext' 'sext_ln40_64' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8222 [1/1] (2.49ns)   --->   "%sub_ln40_14 = sub i31 %sext_ln40_63, i31 %sext_ln40_64" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8222 'sub' 'sub_ln40_14' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 8223 [1/1] (0.00ns)   --->   "%sext_ln40_65 = sext i31 %sub_ln40_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8223 'sext' 'sext_ln40_65' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8224 [1/1] (2.55ns)   --->   "%add_ln40_34 = add i32 %and_ln40_33, i32 %sext_ln40_65" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8224 'add' 'add_ln40_34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 8225 [1/1] (0.00ns)   --->   "%tmp_2189 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_34, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8225 'partselect' 'tmp_2189' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8226 [1/1] (0.00ns)   --->   "%and_ln40_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2189, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8226 'bitconcatenate' 'and_ln40_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8227 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_35)   --->   "%mul_ln40_17 = mul i32 %sext_ln40_66, i32 92" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8227 'mul' 'mul_ln40_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 8228 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_35 = add i32 %mul_ln40_17, i32 %and_ln40_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8228 'add' 'add_ln40_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 8229 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_36)   --->   "%mul_ln40_18 = mul i32 %sext_ln40_67, i32 107" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8229 'mul' 'mul_ln40_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 8230 [1/1] (0.00ns)   --->   "%sext_ln40_70 = sext i24 %pixel_78" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8230 'sext' 'sext_ln40_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 8231 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_38)   --->   "%mul_ln40_19 = mul i32 %sext_ln40_70, i32 90" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8231 'mul' 'mul_ln40_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 4.20>
ST_40 : Operation 8232 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_35 = add i32 %mul_ln40_17, i32 %and_ln40_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8232 'add' 'add_ln40_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 8233 [1/1] (0.00ns)   --->   "%tmp_2190 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_35, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8233 'partselect' 'tmp_2190' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 8234 [1/1] (0.00ns)   --->   "%and_ln40_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2190, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8234 'bitconcatenate' 'and_ln40_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 8235 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_36)   --->   "%mul_ln40_18 = mul i32 %sext_ln40_67, i32 107" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8235 'mul' 'mul_ln40_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 8236 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_36 = add i32 %mul_ln40_18, i32 %and_ln40_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8236 'add' 'add_ln40_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 8237 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_38)   --->   "%mul_ln40_19 = mul i32 %sext_ln40_70, i32 90" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8237 'mul' 'mul_ln40_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 8238 [1/1] (0.00ns)   --->   "%sext_ln40_71 = sext i24 %pixel_79" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8238 'sext' 'sext_ln40_71' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 8239 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_39)   --->   "%mul_ln40_20 = mul i31 %sext_ln40_71, i31 2147483599" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8239 'mul' 'mul_ln40_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 7.02>
ST_41 : Operation 8240 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_36 = add i32 %mul_ln40_18, i32 %and_ln40_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8240 'add' 'add_ln40_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 8241 [1/1] (0.00ns)   --->   "%tmp_2191 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_36, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8241 'partselect' 'tmp_2191' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 8242 [1/1] (0.00ns)   --->   "%and_ln40_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2191, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8242 'bitconcatenate' 'and_ln40_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 8243 [1/1] (0.00ns)   --->   "%shl_ln40_27 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %pixel_77, i2 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8243 'bitconcatenate' 'shl_ln40_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 8244 [1/1] (0.00ns)   --->   "%sext_ln40_68 = sext i26 %shl_ln40_27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8244 'sext' 'sext_ln40_68' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 8245 [1/1] (2.37ns)   --->   "%sub_ln40_15 = sub i27 0, i27 %sext_ln40_68" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8245 'sub' 'sub_ln40_15' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 8246 [1/1] (0.00ns)   --->   "%sext_ln40_69 = sext i27 %sub_ln40_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8246 'sext' 'sext_ln40_69' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 8247 [1/1] (2.55ns)   --->   "%add_ln40_37 = add i32 %and_ln40_36, i32 %sext_ln40_69" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8247 'add' 'add_ln40_37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 8248 [1/1] (0.00ns)   --->   "%tmp_2192 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_37, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8248 'partselect' 'tmp_2192' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 8249 [1/1] (0.00ns)   --->   "%and_ln40_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2192, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8249 'bitconcatenate' 'and_ln40_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 8250 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_38)   --->   "%mul_ln40_19 = mul i32 %sext_ln40_70, i32 90" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8250 'mul' 'mul_ln40_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 8251 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_38 = add i32 %mul_ln40_19, i32 %and_ln40_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8251 'add' 'add_ln40_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 8252 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_39)   --->   "%mul_ln40_20 = mul i31 %sext_ln40_71, i31 2147483599" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8252 'mul' 'mul_ln40_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 8253 [1/1] (0.00ns)   --->   "%sext_ln40_73 = sext i24 %pixel_80" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8253 'sext' 'sext_ln40_73' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 8254 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_40)   --->   "%mul_ln40_21 = mul i32 %sext_ln40_73, i32 4294967218" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8254 'mul' 'mul_ln40_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 4.20>
ST_42 : Operation 8255 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_38 = add i32 %mul_ln40_19, i32 %and_ln40_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8255 'add' 'add_ln40_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 8256 [1/1] (0.00ns)   --->   "%tmp_2193 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_38, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8256 'partselect' 'tmp_2193' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 8257 [1/1] (0.00ns)   --->   "%and_ln40_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2193, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8257 'bitconcatenate' 'and_ln40_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 8258 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_39)   --->   "%mul_ln40_20 = mul i31 %sext_ln40_71, i31 2147483599" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8258 'mul' 'mul_ln40_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 8259 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_39)   --->   "%sext_ln40_72 = sext i31 %mul_ln40_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8259 'sext' 'sext_ln40_72' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 8260 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_39 = add i32 %and_ln40_38, i32 %sext_ln40_72" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8260 'add' 'add_ln40_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 8261 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_40)   --->   "%mul_ln40_21 = mul i32 %sext_ln40_73, i32 4294967218" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8261 'mul' 'mul_ln40_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 8262 [1/1] (0.00ns)   --->   "%sext_ln40_77 = sext i24 %pixel_82" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8262 'sext' 'sext_ln40_77' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 8263 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_42)   --->   "%mul_ln40_22 = mul i31 %sext_ln40_77, i31 2147483595" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8263 'mul' 'mul_ln40_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 4.20>
ST_43 : Operation 8264 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_39 = add i32 %and_ln40_38, i32 %sext_ln40_72" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8264 'add' 'add_ln40_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 8265 [1/1] (0.00ns)   --->   "%tmp_2194 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_39, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8265 'partselect' 'tmp_2194' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 8266 [1/1] (0.00ns)   --->   "%and_ln40_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2194, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8266 'bitconcatenate' 'and_ln40_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 8267 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_40)   --->   "%mul_ln40_21 = mul i32 %sext_ln40_73, i32 4294967218" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8267 'mul' 'mul_ln40_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 8268 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_40 = add i32 %mul_ln40_21, i32 %and_ln40_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8268 'add' 'add_ln40_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 8269 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_42)   --->   "%mul_ln40_22 = mul i31 %sext_ln40_77, i31 2147483595" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8269 'mul' 'mul_ln40_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 8270 [1/1] (0.00ns)   --->   "%sext_ln40_79 = sext i24 %pixel_83" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8270 'sext' 'sext_ln40_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 8271 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_43)   --->   "%mul_ln40_23 = mul i30 %sext_ln40_79, i30 23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8271 'mul' 'mul_ln40_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 7.11>
ST_44 : Operation 8272 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_40 = add i32 %mul_ln40_21, i32 %and_ln40_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8272 'add' 'add_ln40_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 8273 [1/1] (0.00ns)   --->   "%tmp_2195 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_40, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8273 'partselect' 'tmp_2195' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8274 [1/1] (0.00ns)   --->   "%and_ln40_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2195, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8274 'bitconcatenate' 'and_ln40_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8275 [1/1] (0.00ns)   --->   "%shl_ln40_28 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i5, i24 %pixel_81, i5 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8275 'bitconcatenate' 'shl_ln40_28' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8276 [1/1] (0.00ns)   --->   "%sext_ln40_74 = sext i29 %shl_ln40_28" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8276 'sext' 'sext_ln40_74' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8277 [1/1] (0.00ns)   --->   "%shl_ln40_29 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %pixel_81, i1 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8277 'bitconcatenate' 'shl_ln40_29' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8278 [1/1] (0.00ns)   --->   "%sext_ln40_75 = sext i25 %shl_ln40_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8278 'sext' 'sext_ln40_75' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8279 [1/1] (2.46ns)   --->   "%sub_ln40_16 = sub i30 %sext_ln40_74, i30 %sext_ln40_75" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8279 'sub' 'sub_ln40_16' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 8280 [1/1] (0.00ns)   --->   "%sext_ln40_76 = sext i30 %sub_ln40_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8280 'sext' 'sext_ln40_76' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8281 [1/1] (2.55ns)   --->   "%add_ln40_41 = add i32 %and_ln40_40, i32 %sext_ln40_76" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8281 'add' 'add_ln40_41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 8282 [1/1] (0.00ns)   --->   "%tmp_2198 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_41, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8282 'partselect' 'tmp_2198' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8283 [1/1] (0.00ns)   --->   "%and_ln40_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2198, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8283 'bitconcatenate' 'and_ln40_41' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8284 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_42)   --->   "%mul_ln40_22 = mul i31 %sext_ln40_77, i31 2147483595" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8284 'mul' 'mul_ln40_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 8285 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_42)   --->   "%sext_ln40_78 = sext i31 %mul_ln40_22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8285 'sext' 'sext_ln40_78' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8286 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_42 = add i32 %and_ln40_41, i32 %sext_ln40_78" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8286 'add' 'add_ln40_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 8287 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_43)   --->   "%mul_ln40_23 = mul i30 %sext_ln40_79, i30 23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8287 'mul' 'mul_ln40_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 8288 [1/1] (0.00ns)   --->   "%sext_ln40_81 = sext i24 %pixel_84" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8288 'sext' 'sext_ln40_81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 8289 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_44)   --->   "%mul_ln40_24 = mul i31 %sext_ln40_81, i31 49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8289 'mul' 'mul_ln40_24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 4.20>
ST_45 : Operation 8290 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_42 = add i32 %and_ln40_41, i32 %sext_ln40_78" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8290 'add' 'add_ln40_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8291 [1/1] (0.00ns)   --->   "%tmp_2199 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_42, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8291 'partselect' 'tmp_2199' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 8292 [1/1] (0.00ns)   --->   "%and_ln40_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2199, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8292 'bitconcatenate' 'and_ln40_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 8293 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_43)   --->   "%mul_ln40_23 = mul i30 %sext_ln40_79, i30 23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8293 'mul' 'mul_ln40_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8294 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_43)   --->   "%sext_ln40_80 = sext i30 %mul_ln40_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8294 'sext' 'sext_ln40_80' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 8295 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_43 = add i32 %and_ln40_42, i32 %sext_ln40_80" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8295 'add' 'add_ln40_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8296 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_44)   --->   "%mul_ln40_24 = mul i31 %sext_ln40_81, i31 49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8296 'mul' 'mul_ln40_24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8297 [1/1] (0.00ns)   --->   "%sext_ln40_83 = sext i24 %pixel_85" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8297 'sext' 'sext_ln40_83' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 8298 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_45)   --->   "%mul_ln40_25 = mul i32 %sext_ln40_83, i32 4294967183" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8298 'mul' 'mul_ln40_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 4.20>
ST_46 : Operation 8299 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_43 = add i32 %and_ln40_42, i32 %sext_ln40_80" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8299 'add' 'add_ln40_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8300 [1/1] (0.00ns)   --->   "%tmp_2200 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_43, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8300 'partselect' 'tmp_2200' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 8301 [1/1] (0.00ns)   --->   "%and_ln40_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2200, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8301 'bitconcatenate' 'and_ln40_43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 8302 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_44)   --->   "%mul_ln40_24 = mul i31 %sext_ln40_81, i31 49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8302 'mul' 'mul_ln40_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8303 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_44)   --->   "%sext_ln40_82 = sext i31 %mul_ln40_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8303 'sext' 'sext_ln40_82' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 8304 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_44 = add i32 %and_ln40_43, i32 %sext_ln40_82" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8304 'add' 'add_ln40_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8305 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_45)   --->   "%mul_ln40_25 = mul i32 %sext_ln40_83, i32 4294967183" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8305 'mul' 'mul_ln40_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8306 [1/1] (0.00ns)   --->   "%sext_ln40_84 = sext i24 %pixel_86" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8306 'sext' 'sext_ln40_84' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 8307 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_46)   --->   "%mul_ln40_26 = mul i32 %sext_ln40_84, i32 4294967211" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8307 'mul' 'mul_ln40_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 4.20>
ST_47 : Operation 8308 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_44 = add i32 %and_ln40_43, i32 %sext_ln40_82" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8308 'add' 'add_ln40_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8309 [1/1] (0.00ns)   --->   "%tmp_2201 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_44, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8309 'partselect' 'tmp_2201' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 8310 [1/1] (0.00ns)   --->   "%and_ln40_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2201, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8310 'bitconcatenate' 'and_ln40_44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 8311 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_45)   --->   "%mul_ln40_25 = mul i32 %sext_ln40_83, i32 4294967183" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8311 'mul' 'mul_ln40_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8312 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_45 = add i32 %mul_ln40_25, i32 %and_ln40_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8312 'add' 'add_ln40_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8313 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_46)   --->   "%mul_ln40_26 = mul i32 %sext_ln40_84, i32 4294967211" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8313 'mul' 'mul_ln40_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8314 [1/1] (0.00ns)   --->   "%sext_ln40_85 = sext i24 %pixel_87" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8314 'sext' 'sext_ln40_85' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 8315 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_47)   --->   "%mul_ln40_27 = mul i32 %sext_ln40_85, i32 4294967131" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8315 'mul' 'mul_ln40_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 4.20>
ST_48 : Operation 8316 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_45 = add i32 %mul_ln40_25, i32 %and_ln40_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8316 'add' 'add_ln40_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8317 [1/1] (0.00ns)   --->   "%tmp_2202 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_45, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8317 'partselect' 'tmp_2202' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 8318 [1/1] (0.00ns)   --->   "%and_ln40_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2202, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8318 'bitconcatenate' 'and_ln40_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 8319 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_46)   --->   "%mul_ln40_26 = mul i32 %sext_ln40_84, i32 4294967211" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8319 'mul' 'mul_ln40_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8320 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_46 = add i32 %mul_ln40_26, i32 %and_ln40_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8320 'add' 'add_ln40_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8321 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_47)   --->   "%mul_ln40_27 = mul i32 %sext_ln40_85, i32 4294967131" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8321 'mul' 'mul_ln40_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 4.20>
ST_49 : Operation 8322 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_46 = add i32 %mul_ln40_26, i32 %and_ln40_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8322 'add' 'add_ln40_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8323 [1/1] (0.00ns)   --->   "%tmp_2203 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_46, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8323 'partselect' 'tmp_2203' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 8324 [1/1] (0.00ns)   --->   "%and_ln40_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2203, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8324 'bitconcatenate' 'and_ln40_46' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 8325 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_47)   --->   "%mul_ln40_27 = mul i32 %sext_ln40_85, i32 4294967131" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8325 'mul' 'mul_ln40_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8326 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_47 = add i32 %mul_ln40_27, i32 %and_ln40_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8326 'add' 'add_ln40_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 4.41>
ST_50 : Operation 8327 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_47 = add i32 %mul_ln40_27, i32 %and_ln40_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8327 'add' 'add_ln40_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8328 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_47, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 8328 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 8329 [1/1] (2.31ns)   --->   "%x = add i24 %trunc_ln4, i24 16777213" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 8329 'add' 'x' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8330 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %x, i32 23" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8330 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 8331 [1/1] (2.31ns)   --->   "%sub_ln7 = sub i24 3, i24 %trunc_ln4" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8331 'sub' 'sub_ln7' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.02>
ST_51 : Operation 8332 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %tmp_355, i24 %sub_ln7, i24 %x" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8332 'select' 'select_ln7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 8333 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i24 @llvm.part.select.i24, i24 %select_ln7, i32 23, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8333 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 8334 [1/1] (0.00ns)   --->   "%tmp_343 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %tmp_342" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8334 'bitconcatenate' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 8335 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i25 %tmp_343" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8335 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 8336 [1/1] (0.00ns)   --->   "%tmp_344 = cttz i32 @llvm.cttz.i32, i32 %sext_ln7, i1 1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8336 'cttz' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 8337 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %tmp_344" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8337 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 8338 [1/1] (2.55ns)   --->   "%sub_ln7_1 = sub i32 24, i32 %tmp_344" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8338 'sub' 'sub_ln7_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8339 [1/1] (0.00ns)   --->   "%trunc_ln7_4 = trunc i32 %sub_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8339 'trunc' 'trunc_ln7_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 8340 [1/1] (1.78ns)   --->   "%sub_ln7_5 = sub i5 14, i5 %trunc_ln7_4" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8340 'sub' 'sub_ln7_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 8341 [1/1] (2.55ns)   --->   "%add_ln7 = add i32 %sub_ln7_1, i32 4294967243" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8341 'add' 'add_ln7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8342 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln7, i32 1, i32 31" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8342 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 8343 [1/1] (2.52ns)   --->   "%icmp_ln7_6 = icmp_sgt  i31 %tmp_356, i31 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8343 'icmp' 'icmp_ln7_6' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8344 [1/1] (0.00ns)   --->   "%zext_ln7_6 = zext i5 %sub_ln7_5" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8344 'zext' 'zext_ln7_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 8345 [1/1] (2.66ns)   --->   "%lshr_ln7_2 = lshr i24 16777215, i24 %zext_ln7_6" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8345 'lshr' 'lshr_ln7_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8346 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln7_3)   --->   "%and_ln7_4 = and i24 %select_ln7, i24 %lshr_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8346 'and' 'and_ln7_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8347 [1/1] (2.31ns) (out node of the LUT)   --->   "%icmp_ln7_3 = icmp_ne  i24 %and_ln7_4, i24 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8347 'icmp' 'icmp_ln7_3' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8348 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7 = and i1 %icmp_ln7_6, i1 %icmp_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8348 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8349 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln7, i32 31" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8349 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 8350 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%xor_ln7 = xor i1 %tmp_357, i1 1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8350 'xor' 'xor_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8351 [1/1] (0.00ns)   --->   "%trunc_ln7_5 = trunc i32 %add_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8351 'trunc' 'trunc_ln7_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 8352 [1/1] (0.00ns)   --->   "%bit_select30_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %select_ln7, i24 %trunc_ln7_5" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8352 'bitselect' 'bit_select30_i_i_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 8353 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7_1 = and i1 %bit_select30_i_i_i, i1 %xor_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8353 'and' 'and_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8354 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%or_ln7_1 = or i1 %and_ln7_1, i1 %and_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8354 'or' 'or_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8355 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8355 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.97>
ST_52 : Operation 8356 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i24 %select_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8356 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 8357 [1/1] (2.55ns)   --->   "%icmp_ln7_5 = icmp_sgt  i32 %add_ln7, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8357 'icmp' 'icmp_ln7_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8358 [1/1] (2.55ns)   --->   "%add_ln7_2 = add i32 %sub_ln7_1, i32 4294967242" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8358 'add' 'add_ln7_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8359 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i32 %add_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8359 'zext' 'zext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 8360 [1/1] (4.42ns)   --->   "%lshr_ln7 = lshr i64 %zext_ln7, i64 %zext_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8360 'lshr' 'lshr_ln7' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8361 [1/1] (2.55ns)   --->   "%sub_ln7_2 = sub i32 54, i32 %sub_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8361 'sub' 'sub_ln7_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 8362 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i32 %sub_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8362 'zext' 'zext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 8363 [1/1] (4.42ns)   --->   "%shl_ln7 = shl i64 %zext_ln7, i64 %zext_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8363 'shl' 'shl_ln7' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.73>
ST_53 : Operation 8364 [1/1] (0.00ns) (grouped into LUT with out node add_ln7_3)   --->   "%select_ln7_1 = select i1 %icmp_ln7_5, i64 %lshr_ln7, i64 %shl_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8364 'select' 'select_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 8365 [1/1] (0.00ns) (grouped into LUT with out node add_ln7_3)   --->   "%zext_ln7_3 = zext i2 %or_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8365 'zext' 'zext_ln7_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 8366 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln7_3 = add i64 %select_ln7_1, i64 %zext_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8366 'add' 'add_ln7_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 8367 [1/1] (0.00ns)   --->   "%lshr_ln7_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln7_3, i32 1, i32 63" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8367 'partselect' 'lshr_ln7_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 8368 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln7_3, i32 54" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8368 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 8369 [1/1] (0.00ns)   --->   "%trunc_ln7_3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln7_3, i32 1, i32 52" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8369 'partselect' 'trunc_ln7_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 8370 [1/1] (3.21ns)   --->   "%icmp_ln7_8 = icmp_eq  i52 %trunc_ln7_3, i52 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8370 'icmp' 'icmp_ln7_8' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.08>
ST_54 : Operation 8371 [1/1] (2.31ns)   --->   "%icmp_ln7 = icmp_eq  i24 %x, i24 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8371 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 8372 [1/1] (0.00ns)   --->   "%zext_ln7_4 = zext i63 %lshr_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8372 'zext' 'zext_ln7_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 8373 [1/1] (0.69ns)   --->   "%select_ln7_5 = select i1 %tmp_358, i11 1023, i11 1022" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8373 'select' 'select_ln7_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 8374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln7_3 = sub i11 16, i11 %trunc_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8374 'sub' 'sub_ln7_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 8375 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln7_4 = add i11 %sub_ln7_3, i11 %select_ln7_5" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8375 'add' 'add_ln7_4' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 8376 [1/1] (0.00ns)   --->   "%tmp_346 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_355, i11 %add_ln7_4" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8376 'bitconcatenate' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 8377 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln7_4, i12 %tmp_346, i32 52, i32 63" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8377 'partset' 'LD' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 8378 [1/1] (1.63ns)   --->   "%icmp_ln7_7 = icmp_ne  i11 %add_ln7_4, i11 2047" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8378 'icmp' 'icmp_ln7_7' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.46>
ST_55 : Operation 8379 [1/1] (0.00ns)   --->   "%bitcast_ln756 = bitcast i64 %LD" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8379 'bitcast' 'bitcast_ln756' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_55 : Operation 8380 [2/2] (5.46ns)   --->   "%tmp_347 = fcmp_ogt  i64 %bitcast_ln756, i64 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8380 'dcmp' 'tmp_347' <Predicate = (!icmp_ln7)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 8381 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_4)   --->   "%or_ln7_2 = or i1 %icmp_ln7_8, i1 %icmp_ln7_7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8381 'or' 'or_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 8382 [1/2] (5.46ns)   --->   "%tmp_347 = fcmp_ogt  i64 %bitcast_ln756, i64 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8382 'dcmp' 'tmp_347' <Predicate = (!icmp_ln7)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 8383 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_4)   --->   "%and_ln7_2 = and i1 %or_ln7_2, i1 %tmp_347" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8383 'and' 'and_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 8384 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_4)   --->   "%select_ln7_2 = select i1 %and_ln7_2, i24 %x, i24 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8384 'select' 'select_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 8385 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln7_4 = select i1 %icmp_ln7, i24 0, i24 %select_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 8385 'select' 'select_ln7_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 8391 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [CNN_Optimal/src/conv.cpp:49]   --->   Operation 8391 'ret' 'ret_ln49' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 57 <SV = 56> <Delay = 3.56>
ST_57 : Operation 8386 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_str"   --->   Operation 8386 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 8387 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 8387 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 8388 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 8388 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 8389 [1/1] (3.56ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %conv_to_pool_streams_3, i24 %select_ln7_4" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 8389 'write' 'write_ln44' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>
ST_57 : Operation 8390 [1/1] (0.00ns)   --->   "%br_ln28 = br void %krn_for_rows" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 8390 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.039ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten11' [61]  (1.588 ns)
	'load' operation 7 bit ('indvar_flatten11_load', CNN_Optimal/src/conv.cpp:22) on local variable 'indvar_flatten11' [77]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', CNN_Optimal/src/conv.cpp:22) [82]  (1.870 ns)
	'select' operation 7 bit ('select_ln22_12', CNN_Optimal/src/conv.cpp:22) [5858]  (0.993 ns)
	'store' operation 0 bit ('store_ln22', CNN_Optimal/src/conv.cpp:22) of variable 'select_ln22_12', CNN_Optimal/src/conv.cpp:22 on local variable 'indvar_flatten11' [5861]  (1.588 ns)

 <State 2>: 6.303ns
The critical path consists of the following:
	'load' operation 4 bit ('indvar_flatten_load', CNN_Optimal/src/conv.cpp:26) on local variable 'indvar_flatten' [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', CNN_Optimal/src/conv.cpp:26) [86]  (1.735 ns)
	'and' operation 1 bit ('and_ln20_1', CNN_Optimal/src/conv.cpp:20) [87]  (0.978 ns)
	'or' operation 1 bit ('or_ln22', CNN_Optimal/src/conv.cpp:22) [90]  (0.978 ns)
	'select' operation 4 bit ('select_ln26_2', CNN_Optimal/src/conv.cpp:26) [5856]  (1.024 ns)
	'store' operation 0 bit ('store_ln26', CNN_Optimal/src/conv.cpp:26) of variable 'select_ln26_2', CNN_Optimal/src/conv.cpp:26 on local variable 'indvar_flatten' [5863]  (1.588 ns)

 <State 3>: 6.689ns
The critical path consists of the following:
	'load' operation 2 bit ('pc_load', CNN_Optimal/src/conv.cpp:26) on local variable 'pc', CNN_Optimal/src/conv.cpp:28 [73]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', CNN_Optimal/src/conv.cpp:28) [85]  (1.565 ns)
	'and' operation 1 bit ('and_ln22', CNN_Optimal/src/conv.cpp:22) [95]  (0.978 ns)
	'or' operation 1 bit ('or_ln26', CNN_Optimal/src/conv.cpp:26) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln26_2', CNN_Optimal/src/conv.cpp:26) [99]  (0.000 ns)
	'select' operation 2 bit ('select_ln26', CNN_Optimal/src/conv.cpp:26) [100]  (0.993 ns)
	'add' operation 2 bit ('add_ln28_6', CNN_Optimal/src/conv.cpp:28) [5854]  (1.565 ns)
	'store' operation 0 bit ('store_ln28', CNN_Optimal/src/conv.cpp:28) of variable 'add_ln28_6', CNN_Optimal/src/conv.cpp:28 on local variable 'pc', CNN_Optimal/src/conv.cpp:28 [5865]  (1.588 ns)

 <State 4>: 4.982ns
The critical path consists of the following:
	'add' operation 5 bit ('empty', CNN_Optimal/src/conv.cpp:20) [103]  (1.780 ns)
	'urem' operation 3 bit ('urem_ln28', CNN_Optimal/src/conv.cpp:28) [117]  (3.202 ns)

 <State 5>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln28', CNN_Optimal/src/conv.cpp:28) [117]  (3.202 ns)

 <State 6>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln28', CNN_Optimal/src/conv.cpp:28) [117]  (3.202 ns)

 <State 7>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln28', CNN_Optimal/src/conv.cpp:28) [117]  (3.202 ns)

 <State 8>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln28', CNN_Optimal/src/conv.cpp:28) [117]  (3.202 ns)

 <State 9>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln28', CNN_Optimal/src/conv.cpp:28) [117]  (3.202 ns)

 <State 10>: 3.300ns
The critical path consists of the following:
	'add' operation 6 bit of DSP[603] ('add_ln38_2', CNN_Optimal/src/conv.cpp:38) [125]  (2.250 ns)
	'mul' operation 13 bit of DSP[603] ('mul_ln39_3', CNN_Optimal/src/conv.cpp:39) [603]  (1.050 ns)

 <State 11>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln28', CNN_Optimal/src/conv.cpp:28) [117]  (3.202 ns)

 <State 12>: 5.520ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln28', CNN_Optimal/src/conv.cpp:28) [112]  (3.740 ns)
	'add' operation 5 bit ('add_ln39', CNN_Optimal/src/conv.cpp:39) [116]  (1.780 ns)

 <State 13>: 5.882ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln39_8', CNN_Optimal/src/conv.cpp:39) [962]  (1.780 ns)
	'add' operation 5 bit ('add_ln39_9', CNN_Optimal/src/conv.cpp:39) [963]  (1.780 ns)
	'getelementptr' operation 5 bit ('pad_img_0_0_addr_7', CNN_Optimal/src/conv.cpp:39) [965]  (0.000 ns)
	'load' operation 24 bit ('pad_img_0_0_load_7', CNN_Optimal/src/conv.cpp:39) on array 'pad_img_0_0' [1320]  (2.322 ns)

 <State 14>: 6.691ns
The critical path consists of the following:
	'load' operation 24 bit ('pad_img_0_0_load', CNN_Optimal/src/conv.cpp:39) on array 'pad_img_0_0' [186]  (2.322 ns)
	'sparsemux' operation 24 bit ('tmp', CNN_Optimal/src/conv.cpp:39) [193]  (2.184 ns)
	'sparsemux' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) [242]  (2.184 ns)

 <State 15>: 6.540ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln40', CNN_Optimal/src/conv.cpp:40) [244]  (6.540 ns)

 <State 16>: 5.104ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln40', CNN_Optimal/src/conv.cpp:40) [361]  (2.552 ns)
	'add' operation 32 bit ('add_ln40_1', CNN_Optimal/src/conv.cpp:40) [477]  (2.552 ns)

 <State 17>: 4.652ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln40_2', CNN_Optimal/src/conv.cpp:40) [599]  (2.552 ns)
	'add' operation 32 bit of DSP[717] ('add_ln40_3', CNN_Optimal/src/conv.cpp:40) [717]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[717] ('add_ln40_3', CNN_Optimal/src/conv.cpp:40) [717]  (2.100 ns)
	'add' operation 32 bit of DSP[834] ('add_ln40_4', CNN_Optimal/src/conv.cpp:40) [834]  (2.100 ns)

 <State 19>: 6.471ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[834] ('add_ln40_4', CNN_Optimal/src/conv.cpp:40) [834]  (2.100 ns)
	'add' operation 32 bit ('add_ln40_5', CNN_Optimal/src/conv.cpp:40) [954]  (4.371 ns)

 <State 20>: 6.806ns
The critical path consists of the following:
	'sub' operation 28 bit ('sub_ln40_4', CNN_Optimal/src/conv.cpp:40) [1443]  (4.254 ns)
	'add' operation 32 bit ('add_ln40_7', CNN_Optimal/src/conv.cpp:40) [1445]  (2.552 ns)

 <State 21>: 7.085ns
The critical path consists of the following:
	'sub' operation 29 bit ('sub_ln40_5', CNN_Optimal/src/conv.cpp:40) [1509]  (2.433 ns)
	'add' operation 32 bit ('add_ln40_8', CNN_Optimal/src/conv.cpp:40) [1511]  (2.552 ns)
	'add' operation 32 bit of DSP[1573] ('add_ln40_9', CNN_Optimal/src/conv.cpp:40) [1573]  (2.100 ns)

 <State 22>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1573] ('add_ln40_9', CNN_Optimal/src/conv.cpp:40) [1573]  (2.100 ns)
	'add' operation 32 bit of DSP[1635] ('add_ln40_10', CNN_Optimal/src/conv.cpp:40) [1635]  (2.100 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1635] ('add_ln40_10', CNN_Optimal/src/conv.cpp:40) [1635]  (2.100 ns)
	'add' operation 32 bit of DSP[1697] ('add_ln40_11', CNN_Optimal/src/conv.cpp:40) [1697]  (2.100 ns)

 <State 24>: 4.652ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1697] ('add_ln40_11', CNN_Optimal/src/conv.cpp:40) [1697]  (2.100 ns)
	'sub' operation 32 bit ('sub_ln40_6', CNN_Optimal/src/conv.cpp:40) [1759]  (2.552 ns)

 <State 25>: 6.894ns
The critical path consists of the following:
	'sub' operation 31 bit ('sub_ln40_7', CNN_Optimal/src/conv.cpp:40) [2250]  (0.000 ns)
	'sub' operation 31 bit ('sub_ln40_8', CNN_Optimal/src/conv.cpp:40) [2253]  (4.342 ns)
	'add' operation 32 bit ('add_ln40_14', CNN_Optimal/src/conv.cpp:40) [2255]  (2.552 ns)

 <State 26>: 7.115ns
The critical path consists of the following:
	'sub' operation 30 bit ('sub_ln40_17', CNN_Optimal/src/conv.cpp:40) [2318]  (2.463 ns)
	'add' operation 32 bit ('add_ln40_15', CNN_Optimal/src/conv.cpp:40) [2320]  (2.552 ns)
	'add' operation 32 bit of DSP[2382] ('add_ln40_16', CNN_Optimal/src/conv.cpp:40) [2382]  (2.100 ns)

 <State 27>: 7.145ns
The critical path consists of the following:
	'sub' operation 31 bit ('sub_ln40_9', CNN_Optimal/src/conv.cpp:40) [2444]  (2.493 ns)
	'add' operation 32 bit ('add_ln40_17', CNN_Optimal/src/conv.cpp:40) [2446]  (2.552 ns)
	'add' operation 32 bit of DSP[2508] ('add_ln40_18', CNN_Optimal/src/conv.cpp:40) [2508]  (2.100 ns)

 <State 28>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[2508] ('add_ln40_18', CNN_Optimal/src/conv.cpp:40) [2508]  (2.100 ns)
	'add' operation 32 bit of DSP[2571] ('add_ln40_19', CNN_Optimal/src/conv.cpp:40) [2571]  (2.100 ns)

 <State 29>: 7.145ns
The critical path consists of the following:
	'sub' operation 31 bit ('sub_ln40_10', CNN_Optimal/src/conv.cpp:40) [2998]  (2.493 ns)
	'add' operation 32 bit ('add_ln40_20', CNN_Optimal/src/conv.cpp:40) [3000]  (2.552 ns)
	'add' operation 32 bit of DSP[3063] ('add_ln40_21', CNN_Optimal/src/conv.cpp:40) [3063]  (2.100 ns)

 <State 30>: 6.752ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3063] ('add_ln40_21', CNN_Optimal/src/conv.cpp:40) [3063]  (2.100 ns)
	'add' operation 32 bit ('add_ln40_22', CNN_Optimal/src/conv.cpp:40) [3125]  (2.552 ns)
	'add' operation 32 bit of DSP[3188] ('add_ln40_23', CNN_Optimal/src/conv.cpp:40) [3188]  (2.100 ns)

 <State 31>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3188] ('add_ln40_23', CNN_Optimal/src/conv.cpp:40) [3188]  (2.100 ns)
	'add' operation 32 bit of DSP[3251] ('add_ln40_24', CNN_Optimal/src/conv.cpp:40) [3251]  (2.100 ns)

 <State 32>: 6.471ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3251] ('add_ln40_24', CNN_Optimal/src/conv.cpp:40) [3251]  (2.100 ns)
	'add' operation 32 bit ('add_ln40_25', CNN_Optimal/src/conv.cpp:40) [3316]  (4.371 ns)

 <State 33>: 2.100ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3378] ('add_ln40_26', CNN_Optimal/src/conv.cpp:40) [3378]  (2.100 ns)

 <State 34>: 4.985ns
The critical path consists of the following:
	'sub' operation 29 bit ('sub_ln40_18', CNN_Optimal/src/conv.cpp:40) [3804]  (2.433 ns)
	'add' operation 32 bit ('add_ln40_27', CNN_Optimal/src/conv.cpp:40) [3806]  (2.552 ns)

 <State 35>: 7.204ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln40_28', CNN_Optimal/src/conv.cpp:40) [3873]  (2.552 ns)
	'add' operation 32 bit ('add_ln40_29', CNN_Optimal/src/conv.cpp:40) [3939]  (2.552 ns)
	'add' operation 32 bit of DSP[4001] ('add_ln40_30', CNN_Optimal/src/conv.cpp:40) [4001]  (2.100 ns)

 <State 36>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[4001] ('add_ln40_30', CNN_Optimal/src/conv.cpp:40) [4001]  (2.100 ns)
	'add' operation 32 bit of DSP[4063] ('add_ln40_31', CNN_Optimal/src/conv.cpp:40) [4063]  (2.100 ns)

 <State 37>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[4063] ('add_ln40_31', CNN_Optimal/src/conv.cpp:40) [4063]  (2.100 ns)
	'add' operation 32 bit of DSP[4125] ('add_ln40_32', CNN_Optimal/src/conv.cpp:40) [4125]  (2.100 ns)

 <State 38>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[4125] ('add_ln40_32', CNN_Optimal/src/conv.cpp:40) [4125]  (2.100 ns)
	'add' operation 32 bit of DSP[4187] ('add_ln40_33', CNN_Optimal/src/conv.cpp:40) [4187]  (2.100 ns)

 <State 39>: 7.145ns
The critical path consists of the following:
	'sub' operation 31 bit ('sub_ln40_14', CNN_Optimal/src/conv.cpp:40) [4614]  (2.493 ns)
	'add' operation 32 bit ('add_ln40_34', CNN_Optimal/src/conv.cpp:40) [4616]  (2.552 ns)
	'add' operation 32 bit of DSP[4678] ('add_ln40_35', CNN_Optimal/src/conv.cpp:40) [4678]  (2.100 ns)

 <State 40>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[4678] ('add_ln40_35', CNN_Optimal/src/conv.cpp:40) [4678]  (2.100 ns)
	'add' operation 32 bit of DSP[4740] ('add_ln40_36', CNN_Optimal/src/conv.cpp:40) [4740]  (2.100 ns)

 <State 41>: 7.026ns
The critical path consists of the following:
	'sub' operation 27 bit ('sub_ln40_15', CNN_Optimal/src/conv.cpp:40) [4802]  (2.374 ns)
	'add' operation 32 bit ('add_ln40_37', CNN_Optimal/src/conv.cpp:40) [4804]  (2.552 ns)
	'add' operation 32 bit of DSP[4866] ('add_ln40_38', CNN_Optimal/src/conv.cpp:40) [4866]  (2.100 ns)

 <State 42>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[4866] ('add_ln40_38', CNN_Optimal/src/conv.cpp:40) [4866]  (2.100 ns)
	'add' operation 32 bit of DSP[4929] ('add_ln40_39', CNN_Optimal/src/conv.cpp:40) [4929]  (2.100 ns)

 <State 43>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[4929] ('add_ln40_39', CNN_Optimal/src/conv.cpp:40) [4929]  (2.100 ns)
	'add' operation 32 bit of DSP[4991] ('add_ln40_40', CNN_Optimal/src/conv.cpp:40) [4991]  (2.100 ns)

 <State 44>: 7.115ns
The critical path consists of the following:
	'sub' operation 30 bit ('sub_ln40_16', CNN_Optimal/src/conv.cpp:40) [5418]  (2.463 ns)
	'add' operation 32 bit ('add_ln40_41', CNN_Optimal/src/conv.cpp:40) [5420]  (2.552 ns)
	'add' operation 32 bit of DSP[5483] ('add_ln40_42', CNN_Optimal/src/conv.cpp:40) [5483]  (2.100 ns)

 <State 45>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[5483] ('add_ln40_42', CNN_Optimal/src/conv.cpp:40) [5483]  (2.100 ns)
	'add' operation 32 bit of DSP[5546] ('add_ln40_43', CNN_Optimal/src/conv.cpp:40) [5546]  (2.100 ns)

 <State 46>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[5546] ('add_ln40_43', CNN_Optimal/src/conv.cpp:40) [5546]  (2.100 ns)
	'add' operation 32 bit of DSP[5609] ('add_ln40_44', CNN_Optimal/src/conv.cpp:40) [5609]  (2.100 ns)

 <State 47>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[5609] ('add_ln40_44', CNN_Optimal/src/conv.cpp:40) [5609]  (2.100 ns)
	'add' operation 32 bit of DSP[5671] ('add_ln40_45', CNN_Optimal/src/conv.cpp:40) [5671]  (2.100 ns)

 <State 48>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[5671] ('add_ln40_45', CNN_Optimal/src/conv.cpp:40) [5671]  (2.100 ns)
	'add' operation 32 bit of DSP[5733] ('add_ln40_46', CNN_Optimal/src/conv.cpp:40) [5733]  (2.100 ns)

 <State 49>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[5733] ('add_ln40_46', CNN_Optimal/src/conv.cpp:40) [5733]  (2.100 ns)
	'add' operation 32 bit of DSP[5795] ('add_ln40_47', CNN_Optimal/src/conv.cpp:40) [5795]  (2.100 ns)

 <State 50>: 4.415ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[5795] ('add_ln40_47', CNN_Optimal/src/conv.cpp:40) [5795]  (2.100 ns)
	'add' operation 24 bit ('x', CNN_Optimal/src/conv.cpp:44) [5797]  (2.314 ns)

 <State 51>: 5.026ns
The critical path consists of the following:
	'select' operation 24 bit ('select_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5801]  (0.694 ns)
	'cttz' operation 32 bit ('tmp_344', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5805]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln7_1', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5807]  (2.552 ns)
	'sub' operation 5 bit ('sub_ln7_5', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5812]  (1.780 ns)

 <State 52>: 6.972ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln7_2', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5827]  (2.552 ns)
	'lshr' operation 64 bit ('lshr_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5829]  (4.420 ns)

 <State 53>: 6.731ns
The critical path consists of the following:
	'select' operation 64 bit ('select_ln7_1', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5833]  (0.000 ns)
	'add' operation 64 bit ('add_ln7_3', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5835]  (3.520 ns)
	'icmp' operation 1 bit ('icmp_ln7_8', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5847]  (3.211 ns)

 <State 54>: 6.088ns
The critical path consists of the following:
	'select' operation 11 bit ('select_ln7_5', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5839]  (0.692 ns)
	'add' operation 11 bit ('add_ln7_4', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5841]  (3.757 ns)
	'icmp' operation 1 bit ('icmp_ln7_7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5846]  (1.639 ns)

 <State 55>: 5.460ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_347', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5849]  (5.460 ns)

 <State 56>: 6.438ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_347', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5849]  (5.460 ns)
	'and' operation 1 bit ('and_ln7_2', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5850]  (0.000 ns)
	'select' operation 24 bit ('select_ln7_2', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5851]  (0.000 ns)
	'select' operation 24 bit ('select_ln7_4', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [5852]  (0.978 ns)

 <State 57>: 3.563ns
The critical path consists of the following:
	fifo write operation ('write_ln44', CNN_Optimal/src/conv.cpp:44) on port 'conv_to_pool_streams_3' (CNN_Optimal/src/conv.cpp:44) [5853]  (3.563 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
