Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bac8d076e16c489e98fe6cd3a76d2520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb2_behav xil_defaultlib.exponential_tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Coding_Projects/ES_project/REPOSITORY/Final/V1/Exponential_test/Exponential_test.srcs/sources_1/imports/Exponential_srcs/exponential_pkg_scrap.sv" Line 1. Module exponential_pkg_scrap doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lampFPU_EXP_mul
Compiling module xil_defaultlib.lampFPU_EXP_top
Compiling module xil_defaultlib.lampFPU_TAY_addsub
Compiling module xil_defaultlib.lampFPU_TAY_mul
Compiling module xil_defaultlib.lampFPU_TAY_top
Compiling module xil_defaultlib.exponential_top
Compiling module xil_defaultlib.exponential_tb2
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.exponential_pkg_scrap
Built simulation snapshot exponential_tb2_behav
