# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-11.10"
module \mul_unsigned_sync_simple
  attribute \src "dut.sv:7.5-10.8"
  wire width 9 $0\p[8:0]
  attribute \src "dut.sv:9.14-9.19"
  wire width 9 $mul$dut.sv:9$2_Y
  attribute \src "dut.sv:3.22-3.23"
  wire width 6 input 2 \a
  attribute \src "dut.sv:4.22-4.23"
  wire width 3 input 3 \b
  attribute \src "dut.sv:2.16-2.19"
  wire input 1 \clk
  attribute \src "dut.sv:5.22-5.23"
  wire width 9 output 4 \p
  attribute \src "dut.sv:9.14-9.19"
  cell $mul $mul$dut.sv:9$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 9
    connect \A \a
    connect \B \b
    connect \Y $mul$dut.sv:9$2_Y
  end
  attribute \src "dut.sv:7.5-10.8"
  process $proc$dut.sv:7$1
    assign { } { }
    assign $0\p[8:0] $mul$dut.sv:9$2_Y
    sync posedge \clk
      update \p $0\p[8:0]
  end
end
