
User_interface_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cac  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08006e98  08006e98  00016e98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000138  08007070  08007070  00017070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000001c8  080071a8  080071a8  000171a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000010  08007370  08007370  00017370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08007380  08007380  00017380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000078  20000000  08007384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000041c  20000078  080073fc  00020078  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000494  080073fc  00020494  2**0
                  ALLOC
 10 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001aa27  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000043ee  00000000  00000000  0003aac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001040  00000000  00000000  0003eeb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001330  00000000  00000000  0003fef8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009480  00000000  00000000  00041228  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000060df  00000000  00000000  0004a6a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00050787  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003c58  00000000  00000000  00050804  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    000094ad  00000000  00000000  0005445c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000078 	.word	0x20000078
 8000204:	00000000 	.word	0x00000000
 8000208:	08006e7c 	.word	0x08006e7c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000007c 	.word	0x2000007c
 8000224:	08006e7c 	.word	0x08006e7c

08000228 <strcmp>:
 8000228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800022c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000230:	2a01      	cmp	r2, #1
 8000232:	bf28      	it	cs
 8000234:	429a      	cmpcs	r2, r3
 8000236:	d0f7      	beq.n	8000228 <strcmp>
 8000238:	1ad0      	subs	r0, r2, r3
 800023a:	4770      	bx	lr

0800023c <__aeabi_drsub>:
 800023c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000240:	e002      	b.n	8000248 <__adddf3>
 8000242:	bf00      	nop

08000244 <__aeabi_dsub>:
 8000244:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000248 <__adddf3>:
 8000248:	b530      	push	{r4, r5, lr}
 800024a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000252:	ea94 0f05 	teq	r4, r5
 8000256:	bf08      	it	eq
 8000258:	ea90 0f02 	teqeq	r0, r2
 800025c:	bf1f      	itttt	ne
 800025e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000262:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000266:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026e:	f000 80e2 	beq.w	8000436 <__adddf3+0x1ee>
 8000272:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000276:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027a:	bfb8      	it	lt
 800027c:	426d      	neglt	r5, r5
 800027e:	dd0c      	ble.n	800029a <__adddf3+0x52>
 8000280:	442c      	add	r4, r5
 8000282:	ea80 0202 	eor.w	r2, r0, r2
 8000286:	ea81 0303 	eor.w	r3, r1, r3
 800028a:	ea82 0000 	eor.w	r0, r2, r0
 800028e:	ea83 0101 	eor.w	r1, r3, r1
 8000292:	ea80 0202 	eor.w	r2, r0, r2
 8000296:	ea81 0303 	eor.w	r3, r1, r3
 800029a:	2d36      	cmp	r5, #54	; 0x36
 800029c:	bf88      	it	hi
 800029e:	bd30      	pophi	{r4, r5, pc}
 80002a0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002ac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x70>
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x84>
 80002c6:	4252      	negs	r2, r2
 80002c8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002cc:	ea94 0f05 	teq	r4, r5
 80002d0:	f000 80a7 	beq.w	8000422 <__adddf3+0x1da>
 80002d4:	f1a4 0401 	sub.w	r4, r4, #1
 80002d8:	f1d5 0e20 	rsbs	lr, r5, #32
 80002dc:	db0d      	blt.n	80002fa <__adddf3+0xb2>
 80002de:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e2:	fa22 f205 	lsr.w	r2, r2, r5
 80002e6:	1880      	adds	r0, r0, r2
 80002e8:	f141 0100 	adc.w	r1, r1, #0
 80002ec:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f0:	1880      	adds	r0, r0, r2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	4159      	adcs	r1, r3
 80002f8:	e00e      	b.n	8000318 <__adddf3+0xd0>
 80002fa:	f1a5 0520 	sub.w	r5, r5, #32
 80002fe:	f10e 0e20 	add.w	lr, lr, #32
 8000302:	2a01      	cmp	r2, #1
 8000304:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000308:	bf28      	it	cs
 800030a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030e:	fa43 f305 	asr.w	r3, r3, r5
 8000312:	18c0      	adds	r0, r0, r3
 8000314:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000318:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800031c:	d507      	bpl.n	800032e <__adddf3+0xe6>
 800031e:	f04f 0e00 	mov.w	lr, #0
 8000322:	f1dc 0c00 	rsbs	ip, ip, #0
 8000326:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032a:	eb6e 0101 	sbc.w	r1, lr, r1
 800032e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000332:	d31b      	bcc.n	800036c <__adddf3+0x124>
 8000334:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000338:	d30c      	bcc.n	8000354 <__adddf3+0x10c>
 800033a:	0849      	lsrs	r1, r1, #1
 800033c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000340:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000344:	f104 0401 	add.w	r4, r4, #1
 8000348:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800034c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000350:	f080 809a 	bcs.w	8000488 <__adddf3+0x240>
 8000354:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000358:	bf08      	it	eq
 800035a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035e:	f150 0000 	adcs.w	r0, r0, #0
 8000362:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000366:	ea41 0105 	orr.w	r1, r1, r5
 800036a:	bd30      	pop	{r4, r5, pc}
 800036c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000370:	4140      	adcs	r0, r0
 8000372:	eb41 0101 	adc.w	r1, r1, r1
 8000376:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800037a:	f1a4 0401 	sub.w	r4, r4, #1
 800037e:	d1e9      	bne.n	8000354 <__adddf3+0x10c>
 8000380:	f091 0f00 	teq	r1, #0
 8000384:	bf04      	itt	eq
 8000386:	4601      	moveq	r1, r0
 8000388:	2000      	moveq	r0, #0
 800038a:	fab1 f381 	clz	r3, r1
 800038e:	bf08      	it	eq
 8000390:	3320      	addeq	r3, #32
 8000392:	f1a3 030b 	sub.w	r3, r3, #11
 8000396:	f1b3 0220 	subs.w	r2, r3, #32
 800039a:	da0c      	bge.n	80003b6 <__adddf3+0x16e>
 800039c:	320c      	adds	r2, #12
 800039e:	dd08      	ble.n	80003b2 <__adddf3+0x16a>
 80003a0:	f102 0c14 	add.w	ip, r2, #20
 80003a4:	f1c2 020c 	rsb	r2, r2, #12
 80003a8:	fa01 f00c 	lsl.w	r0, r1, ip
 80003ac:	fa21 f102 	lsr.w	r1, r1, r2
 80003b0:	e00c      	b.n	80003cc <__adddf3+0x184>
 80003b2:	f102 0214 	add.w	r2, r2, #20
 80003b6:	bfd8      	it	le
 80003b8:	f1c2 0c20 	rsble	ip, r2, #32
 80003bc:	fa01 f102 	lsl.w	r1, r1, r2
 80003c0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c4:	bfdc      	itt	le
 80003c6:	ea41 010c 	orrle.w	r1, r1, ip
 80003ca:	4090      	lslle	r0, r2
 80003cc:	1ae4      	subs	r4, r4, r3
 80003ce:	bfa2      	ittt	ge
 80003d0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d4:	4329      	orrge	r1, r5
 80003d6:	bd30      	popge	{r4, r5, pc}
 80003d8:	ea6f 0404 	mvn.w	r4, r4
 80003dc:	3c1f      	subs	r4, #31
 80003de:	da1c      	bge.n	800041a <__adddf3+0x1d2>
 80003e0:	340c      	adds	r4, #12
 80003e2:	dc0e      	bgt.n	8000402 <__adddf3+0x1ba>
 80003e4:	f104 0414 	add.w	r4, r4, #20
 80003e8:	f1c4 0220 	rsb	r2, r4, #32
 80003ec:	fa20 f004 	lsr.w	r0, r0, r4
 80003f0:	fa01 f302 	lsl.w	r3, r1, r2
 80003f4:	ea40 0003 	orr.w	r0, r0, r3
 80003f8:	fa21 f304 	lsr.w	r3, r1, r4
 80003fc:	ea45 0103 	orr.w	r1, r5, r3
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	f1c4 040c 	rsb	r4, r4, #12
 8000406:	f1c4 0220 	rsb	r2, r4, #32
 800040a:	fa20 f002 	lsr.w	r0, r0, r2
 800040e:	fa01 f304 	lsl.w	r3, r1, r4
 8000412:	ea40 0003 	orr.w	r0, r0, r3
 8000416:	4629      	mov	r1, r5
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	fa21 f004 	lsr.w	r0, r1, r4
 800041e:	4629      	mov	r1, r5
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	f094 0f00 	teq	r4, #0
 8000426:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042a:	bf06      	itte	eq
 800042c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000430:	3401      	addeq	r4, #1
 8000432:	3d01      	subne	r5, #1
 8000434:	e74e      	b.n	80002d4 <__adddf3+0x8c>
 8000436:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043a:	bf18      	it	ne
 800043c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000440:	d029      	beq.n	8000496 <__adddf3+0x24e>
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	d005      	beq.n	800045a <__adddf3+0x212>
 800044e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000452:	bf04      	itt	eq
 8000454:	4619      	moveq	r1, r3
 8000456:	4610      	moveq	r0, r2
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea91 0f03 	teq	r1, r3
 800045e:	bf1e      	ittt	ne
 8000460:	2100      	movne	r1, #0
 8000462:	2000      	movne	r0, #0
 8000464:	bd30      	popne	{r4, r5, pc}
 8000466:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046a:	d105      	bne.n	8000478 <__adddf3+0x230>
 800046c:	0040      	lsls	r0, r0, #1
 800046e:	4149      	adcs	r1, r1
 8000470:	bf28      	it	cs
 8000472:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000476:	bd30      	pop	{r4, r5, pc}
 8000478:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800047c:	bf3c      	itt	cc
 800047e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000482:	bd30      	popcc	{r4, r5, pc}
 8000484:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000488:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800048c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049a:	bf1a      	itte	ne
 800049c:	4619      	movne	r1, r3
 800049e:	4610      	movne	r0, r2
 80004a0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a4:	bf1c      	itt	ne
 80004a6:	460b      	movne	r3, r1
 80004a8:	4602      	movne	r2, r0
 80004aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ae:	bf06      	itte	eq
 80004b0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b4:	ea91 0f03 	teqeq	r1, r3
 80004b8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	bf00      	nop

080004c0 <__aeabi_ui2d>:
 80004c0:	f090 0f00 	teq	r0, #0
 80004c4:	bf04      	itt	eq
 80004c6:	2100      	moveq	r1, #0
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d4:	f04f 0500 	mov.w	r5, #0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e750      	b.n	8000380 <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_i2d>:
 80004e0:	f090 0f00 	teq	r0, #0
 80004e4:	bf04      	itt	eq
 80004e6:	2100      	moveq	r1, #0
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f8:	bf48      	it	mi
 80004fa:	4240      	negmi	r0, r0
 80004fc:	f04f 0100 	mov.w	r1, #0
 8000500:	e73e      	b.n	8000380 <__adddf3+0x138>
 8000502:	bf00      	nop

08000504 <__aeabi_f2d>:
 8000504:	0042      	lsls	r2, r0, #1
 8000506:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050a:	ea4f 0131 	mov.w	r1, r1, rrx
 800050e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000512:	bf1f      	itttt	ne
 8000514:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000518:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800051c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000520:	4770      	bxne	lr
 8000522:	f092 0f00 	teq	r2, #0
 8000526:	bf14      	ite	ne
 8000528:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000534:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000538:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800053c:	e720      	b.n	8000380 <__adddf3+0x138>
 800053e:	bf00      	nop

08000540 <__aeabi_ul2d>:
 8000540:	ea50 0201 	orrs.w	r2, r0, r1
 8000544:	bf08      	it	eq
 8000546:	4770      	bxeq	lr
 8000548:	b530      	push	{r4, r5, lr}
 800054a:	f04f 0500 	mov.w	r5, #0
 800054e:	e00a      	b.n	8000566 <__aeabi_l2d+0x16>

08000550 <__aeabi_l2d>:
 8000550:	ea50 0201 	orrs.w	r2, r0, r1
 8000554:	bf08      	it	eq
 8000556:	4770      	bxeq	lr
 8000558:	b530      	push	{r4, r5, lr}
 800055a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055e:	d502      	bpl.n	8000566 <__aeabi_l2d+0x16>
 8000560:	4240      	negs	r0, r0
 8000562:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000566:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000572:	f43f aedc 	beq.w	800032e <__adddf3+0xe6>
 8000576:	f04f 0203 	mov.w	r2, #3
 800057a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057e:	bf18      	it	ne
 8000580:	3203      	addne	r2, #3
 8000582:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000586:	bf18      	it	ne
 8000588:	3203      	addne	r2, #3
 800058a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058e:	f1c2 0320 	rsb	r3, r2, #32
 8000592:	fa00 fc03 	lsl.w	ip, r0, r3
 8000596:	fa20 f002 	lsr.w	r0, r0, r2
 800059a:	fa01 fe03 	lsl.w	lr, r1, r3
 800059e:	ea40 000e 	orr.w	r0, r0, lr
 80005a2:	fa21 f102 	lsr.w	r1, r1, r2
 80005a6:	4414      	add	r4, r2
 80005a8:	e6c1      	b.n	800032e <__adddf3+0xe6>
 80005aa:	bf00      	nop

080005ac <__aeabi_dmul>:
 80005ac:	b570      	push	{r4, r5, r6, lr}
 80005ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ba:	bf1d      	ittte	ne
 80005bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c0:	ea94 0f0c 	teqne	r4, ip
 80005c4:	ea95 0f0c 	teqne	r5, ip
 80005c8:	f000 f8de 	bleq	8000788 <__aeabi_dmul+0x1dc>
 80005cc:	442c      	add	r4, r5
 80005ce:	ea81 0603 	eor.w	r6, r1, r3
 80005d2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005da:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005de:	bf18      	it	ne
 80005e0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005ec:	d038      	beq.n	8000660 <__aeabi_dmul+0xb4>
 80005ee:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f2:	f04f 0500 	mov.w	r5, #0
 80005f6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fe:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000602:	f04f 0600 	mov.w	r6, #0
 8000606:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060a:	f09c 0f00 	teq	ip, #0
 800060e:	bf18      	it	ne
 8000610:	f04e 0e01 	orrne.w	lr, lr, #1
 8000614:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000618:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800061c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000620:	d204      	bcs.n	800062c <__aeabi_dmul+0x80>
 8000622:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000626:	416d      	adcs	r5, r5
 8000628:	eb46 0606 	adc.w	r6, r6, r6
 800062c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000630:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000634:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000638:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800063c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000640:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000644:	bf88      	it	hi
 8000646:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064a:	d81e      	bhi.n	800068a <__aeabi_dmul+0xde>
 800064c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000650:	bf08      	it	eq
 8000652:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000656:	f150 0000 	adcs.w	r0, r0, #0
 800065a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000664:	ea46 0101 	orr.w	r1, r6, r1
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	ea81 0103 	eor.w	r1, r1, r3
 8000670:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000674:	bfc2      	ittt	gt
 8000676:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067e:	bd70      	popgt	{r4, r5, r6, pc}
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f04f 0e00 	mov.w	lr, #0
 8000688:	3c01      	subs	r4, #1
 800068a:	f300 80ab 	bgt.w	80007e4 <__aeabi_dmul+0x238>
 800068e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000692:	bfde      	ittt	le
 8000694:	2000      	movle	r0, #0
 8000696:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069a:	bd70      	pople	{r4, r5, r6, pc}
 800069c:	f1c4 0400 	rsb	r4, r4, #0
 80006a0:	3c20      	subs	r4, #32
 80006a2:	da35      	bge.n	8000710 <__aeabi_dmul+0x164>
 80006a4:	340c      	adds	r4, #12
 80006a6:	dc1b      	bgt.n	80006e0 <__aeabi_dmul+0x134>
 80006a8:	f104 0414 	add.w	r4, r4, #20
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f305 	lsl.w	r3, r0, r5
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f205 	lsl.w	r2, r1, r5
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	fa21 f604 	lsr.w	r6, r1, r4
 80006d0:	eb42 0106 	adc.w	r1, r2, r6
 80006d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d8:	bf08      	it	eq
 80006da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f1c4 040c 	rsb	r4, r4, #12
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f304 	lsl.w	r3, r0, r4
 80006ec:	fa20 f005 	lsr.w	r0, r0, r5
 80006f0:	fa01 f204 	lsl.w	r2, r1, r4
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	f141 0100 	adc.w	r1, r1, #0
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f205 	lsl.w	r2, r0, r5
 8000718:	ea4e 0e02 	orr.w	lr, lr, r2
 800071c:	fa20 f304 	lsr.w	r3, r0, r4
 8000720:	fa01 f205 	lsl.w	r2, r1, r5
 8000724:	ea43 0302 	orr.w	r3, r3, r2
 8000728:	fa21 f004 	lsr.w	r0, r1, r4
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	fa21 f204 	lsr.w	r2, r1, r4
 8000734:	ea20 0002 	bic.w	r0, r0, r2
 8000738:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800073c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000740:	bf08      	it	eq
 8000742:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000746:	bd70      	pop	{r4, r5, r6, pc}
 8000748:	f094 0f00 	teq	r4, #0
 800074c:	d10f      	bne.n	800076e <__aeabi_dmul+0x1c2>
 800074e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000752:	0040      	lsls	r0, r0, #1
 8000754:	eb41 0101 	adc.w	r1, r1, r1
 8000758:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800075c:	bf08      	it	eq
 800075e:	3c01      	subeq	r4, #1
 8000760:	d0f7      	beq.n	8000752 <__aeabi_dmul+0x1a6>
 8000762:	ea41 0106 	orr.w	r1, r1, r6
 8000766:	f095 0f00 	teq	r5, #0
 800076a:	bf18      	it	ne
 800076c:	4770      	bxne	lr
 800076e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000772:	0052      	lsls	r2, r2, #1
 8000774:	eb43 0303 	adc.w	r3, r3, r3
 8000778:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800077c:	bf08      	it	eq
 800077e:	3d01      	subeq	r5, #1
 8000780:	d0f7      	beq.n	8000772 <__aeabi_dmul+0x1c6>
 8000782:	ea43 0306 	orr.w	r3, r3, r6
 8000786:	4770      	bx	lr
 8000788:	ea94 0f0c 	teq	r4, ip
 800078c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000790:	bf18      	it	ne
 8000792:	ea95 0f0c 	teqne	r5, ip
 8000796:	d00c      	beq.n	80007b2 <__aeabi_dmul+0x206>
 8000798:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079c:	bf18      	it	ne
 800079e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a2:	d1d1      	bne.n	8000748 <__aeabi_dmul+0x19c>
 80007a4:	ea81 0103 	eor.w	r1, r1, r3
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b6:	bf06      	itte	eq
 80007b8:	4610      	moveq	r0, r2
 80007ba:	4619      	moveq	r1, r3
 80007bc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c0:	d019      	beq.n	80007f6 <__aeabi_dmul+0x24a>
 80007c2:	ea94 0f0c 	teq	r4, ip
 80007c6:	d102      	bne.n	80007ce <__aeabi_dmul+0x222>
 80007c8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007cc:	d113      	bne.n	80007f6 <__aeabi_dmul+0x24a>
 80007ce:	ea95 0f0c 	teq	r5, ip
 80007d2:	d105      	bne.n	80007e0 <__aeabi_dmul+0x234>
 80007d4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d8:	bf1c      	itt	ne
 80007da:	4610      	movne	r0, r2
 80007dc:	4619      	movne	r1, r3
 80007de:	d10a      	bne.n	80007f6 <__aeabi_dmul+0x24a>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fe:	bd70      	pop	{r4, r5, r6, pc}

08000800 <__aeabi_ddiv>:
 8000800:	b570      	push	{r4, r5, r6, lr}
 8000802:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000806:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080e:	bf1d      	ittte	ne
 8000810:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000814:	ea94 0f0c 	teqne	r4, ip
 8000818:	ea95 0f0c 	teqne	r5, ip
 800081c:	f000 f8a7 	bleq	800096e <__aeabi_ddiv+0x16e>
 8000820:	eba4 0405 	sub.w	r4, r4, r5
 8000824:	ea81 0e03 	eor.w	lr, r1, r3
 8000828:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800082c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000830:	f000 8088 	beq.w	8000944 <__aeabi_ddiv+0x144>
 8000834:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000838:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800083c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000840:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000844:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000848:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800084c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000850:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000854:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000858:	429d      	cmp	r5, r3
 800085a:	bf08      	it	eq
 800085c:	4296      	cmpeq	r6, r2
 800085e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000862:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000866:	d202      	bcs.n	800086e <__aeabi_ddiv+0x6e>
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	1ab6      	subs	r6, r6, r2
 8000870:	eb65 0503 	sbc.w	r5, r5, r3
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 000c 	orrcs.w	r0, r0, ip
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	ebb6 0e02 	subs.w	lr, r6, r2
 800089e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a2:	bf22      	ittt	cs
 80008a4:	1ab6      	subcs	r6, r6, r2
 80008a6:	4675      	movcs	r5, lr
 80008a8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ba:	bf22      	ittt	cs
 80008bc:	1ab6      	subcs	r6, r6, r2
 80008be:	4675      	movcs	r5, lr
 80008c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d2:	bf22      	ittt	cs
 80008d4:	1ab6      	subcs	r6, r6, r2
 80008d6:	4675      	movcs	r5, lr
 80008d8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008dc:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e0:	d018      	beq.n	8000914 <__aeabi_ddiv+0x114>
 80008e2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ea:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fe:	d1c0      	bne.n	8000882 <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	d10b      	bne.n	800091e <__aeabi_ddiv+0x11e>
 8000906:	ea41 0100 	orr.w	r1, r1, r0
 800090a:	f04f 0000 	mov.w	r0, #0
 800090e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000912:	e7b6      	b.n	8000882 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000918:	bf04      	itt	eq
 800091a:	4301      	orreq	r1, r0
 800091c:	2000      	moveq	r0, #0
 800091e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000922:	bf88      	it	hi
 8000924:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000928:	f63f aeaf 	bhi.w	800068a <__aeabi_dmul+0xde>
 800092c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000930:	bf04      	itt	eq
 8000932:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000936:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093a:	f150 0000 	adcs.w	r0, r0, #0
 800093e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000942:	bd70      	pop	{r4, r5, r6, pc}
 8000944:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000948:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800094c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000950:	bfc2      	ittt	gt
 8000952:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000956:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095a:	bd70      	popgt	{r4, r5, r6, pc}
 800095c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000960:	f04f 0e00 	mov.w	lr, #0
 8000964:	3c01      	subs	r4, #1
 8000966:	e690      	b.n	800068a <__aeabi_dmul+0xde>
 8000968:	ea45 0e06 	orr.w	lr, r5, r6
 800096c:	e68d      	b.n	800068a <__aeabi_dmul+0xde>
 800096e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000972:	ea94 0f0c 	teq	r4, ip
 8000976:	bf08      	it	eq
 8000978:	ea95 0f0c 	teqeq	r5, ip
 800097c:	f43f af3b 	beq.w	80007f6 <__aeabi_dmul+0x24a>
 8000980:	ea94 0f0c 	teq	r4, ip
 8000984:	d10a      	bne.n	800099c <__aeabi_ddiv+0x19c>
 8000986:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098a:	f47f af34 	bne.w	80007f6 <__aeabi_dmul+0x24a>
 800098e:	ea95 0f0c 	teq	r5, ip
 8000992:	f47f af25 	bne.w	80007e0 <__aeabi_dmul+0x234>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e72c      	b.n	80007f6 <__aeabi_dmul+0x24a>
 800099c:	ea95 0f0c 	teq	r5, ip
 80009a0:	d106      	bne.n	80009b0 <__aeabi_ddiv+0x1b0>
 80009a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a6:	f43f aefd 	beq.w	80007a4 <__aeabi_dmul+0x1f8>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e722      	b.n	80007f6 <__aeabi_dmul+0x24a>
 80009b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b4:	bf18      	it	ne
 80009b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ba:	f47f aec5 	bne.w	8000748 <__aeabi_dmul+0x19c>
 80009be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c2:	f47f af0d 	bne.w	80007e0 <__aeabi_dmul+0x234>
 80009c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ca:	f47f aeeb 	bne.w	80007a4 <__aeabi_dmul+0x1f8>
 80009ce:	e712      	b.n	80007f6 <__aeabi_dmul+0x24a>

080009d0 <__gedf2>:
 80009d0:	f04f 3cff 	mov.w	ip, #4294967295
 80009d4:	e006      	b.n	80009e4 <__cmpdf2+0x4>
 80009d6:	bf00      	nop

080009d8 <__ledf2>:
 80009d8:	f04f 0c01 	mov.w	ip, #1
 80009dc:	e002      	b.n	80009e4 <__cmpdf2+0x4>
 80009de:	bf00      	nop

080009e0 <__cmpdf2>:
 80009e0:	f04f 0c01 	mov.w	ip, #1
 80009e4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	bf18      	it	ne
 80009f6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fa:	d01b      	beq.n	8000a34 <__cmpdf2+0x54>
 80009fc:	b001      	add	sp, #4
 80009fe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a02:	bf0c      	ite	eq
 8000a04:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a08:	ea91 0f03 	teqne	r1, r3
 8000a0c:	bf02      	ittt	eq
 8000a0e:	ea90 0f02 	teqeq	r0, r2
 8000a12:	2000      	moveq	r0, #0
 8000a14:	4770      	bxeq	lr
 8000a16:	f110 0f00 	cmn.w	r0, #0
 8000a1a:	ea91 0f03 	teq	r1, r3
 8000a1e:	bf58      	it	pl
 8000a20:	4299      	cmppl	r1, r3
 8000a22:	bf08      	it	eq
 8000a24:	4290      	cmpeq	r0, r2
 8000a26:	bf2c      	ite	cs
 8000a28:	17d8      	asrcs	r0, r3, #31
 8000a2a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2e:	f040 0001 	orr.w	r0, r0, #1
 8000a32:	4770      	bx	lr
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	d102      	bne.n	8000a44 <__cmpdf2+0x64>
 8000a3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a42:	d107      	bne.n	8000a54 <__cmpdf2+0x74>
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	d1d6      	bne.n	80009fc <__cmpdf2+0x1c>
 8000a4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a52:	d0d3      	beq.n	80009fc <__cmpdf2+0x1c>
 8000a54:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_cdrcmple>:
 8000a5c:	4684      	mov	ip, r0
 8000a5e:	4610      	mov	r0, r2
 8000a60:	4662      	mov	r2, ip
 8000a62:	468c      	mov	ip, r1
 8000a64:	4619      	mov	r1, r3
 8000a66:	4663      	mov	r3, ip
 8000a68:	e000      	b.n	8000a6c <__aeabi_cdcmpeq>
 8000a6a:	bf00      	nop

08000a6c <__aeabi_cdcmpeq>:
 8000a6c:	b501      	push	{r0, lr}
 8000a6e:	f7ff ffb7 	bl	80009e0 <__cmpdf2>
 8000a72:	2800      	cmp	r0, #0
 8000a74:	bf48      	it	mi
 8000a76:	f110 0f00 	cmnmi.w	r0, #0
 8000a7a:	bd01      	pop	{r0, pc}

08000a7c <__aeabi_dcmpeq>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff fff4 	bl	8000a6c <__aeabi_cdcmpeq>
 8000a84:	bf0c      	ite	eq
 8000a86:	2001      	moveq	r0, #1
 8000a88:	2000      	movne	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmplt>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffea 	bl	8000a6c <__aeabi_cdcmpeq>
 8000a98:	bf34      	ite	cc
 8000a9a:	2001      	movcc	r0, #1
 8000a9c:	2000      	movcs	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmple>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffe0 	bl	8000a6c <__aeabi_cdcmpeq>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpge>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffce 	bl	8000a5c <__aeabi_cdrcmple>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpgt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffc4 	bl	8000a5c <__aeabi_cdrcmple>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpun>:
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__aeabi_dcmpun+0x10>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d10a      	bne.n	8000b06 <__aeabi_dcmpun+0x26>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__aeabi_dcmpun+0x20>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d102      	bne.n	8000b06 <__aeabi_dcmpun+0x26>
 8000b00:	f04f 0000 	mov.w	r0, #0
 8000b04:	4770      	bx	lr
 8000b06:	f04f 0001 	mov.w	r0, #1
 8000b0a:	4770      	bx	lr

08000b0c <__aeabi_d2uiz>:
 8000b0c:	004a      	lsls	r2, r1, #1
 8000b0e:	d211      	bcs.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b14:	d211      	bcs.n	8000b3a <__aeabi_d2uiz+0x2e>
 8000b16:	d50d      	bpl.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b20:	d40e      	bmi.n	8000b40 <__aeabi_d2uiz+0x34>
 8000b22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	4770      	bx	lr
 8000b34:	f04f 0000 	mov.w	r0, #0
 8000b38:	4770      	bx	lr
 8000b3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3e:	d102      	bne.n	8000b46 <__aeabi_d2uiz+0x3a>
 8000b40:	f04f 30ff 	mov.w	r0, #4294967295
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0000 	mov.w	r0, #0
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_frsub>:
 8000b4c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b50:	e002      	b.n	8000b58 <__addsf3>
 8000b52:	bf00      	nop

08000b54 <__aeabi_fsub>:
 8000b54:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b58 <__addsf3>:
 8000b58:	0042      	lsls	r2, r0, #1
 8000b5a:	bf1f      	itttt	ne
 8000b5c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b60:	ea92 0f03 	teqne	r2, r3
 8000b64:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b68:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b6c:	d06a      	beq.n	8000c44 <__addsf3+0xec>
 8000b6e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b72:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b76:	bfc1      	itttt	gt
 8000b78:	18d2      	addgt	r2, r2, r3
 8000b7a:	4041      	eorgt	r1, r0
 8000b7c:	4048      	eorgt	r0, r1
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	bfb8      	it	lt
 8000b82:	425b      	neglt	r3, r3
 8000b84:	2b19      	cmp	r3, #25
 8000b86:	bf88      	it	hi
 8000b88:	4770      	bxhi	lr
 8000b8a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b92:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ba2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ba6:	bf18      	it	ne
 8000ba8:	4249      	negne	r1, r1
 8000baa:	ea92 0f03 	teq	r2, r3
 8000bae:	d03f      	beq.n	8000c30 <__addsf3+0xd8>
 8000bb0:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb4:	fa41 fc03 	asr.w	ip, r1, r3
 8000bb8:	eb10 000c 	adds.w	r0, r0, ip
 8000bbc:	f1c3 0320 	rsb	r3, r3, #32
 8000bc0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bc8:	d502      	bpl.n	8000bd0 <__addsf3+0x78>
 8000bca:	4249      	negs	r1, r1
 8000bcc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bd4:	d313      	bcc.n	8000bfe <__addsf3+0xa6>
 8000bd6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bda:	d306      	bcc.n	8000bea <__addsf3+0x92>
 8000bdc:	0840      	lsrs	r0, r0, #1
 8000bde:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be2:	f102 0201 	add.w	r2, r2, #1
 8000be6:	2afe      	cmp	r2, #254	; 0xfe
 8000be8:	d251      	bcs.n	8000c8e <__addsf3+0x136>
 8000bea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf2:	bf08      	it	eq
 8000bf4:	f020 0001 	biceq.w	r0, r0, #1
 8000bf8:	ea40 0003 	orr.w	r0, r0, r3
 8000bfc:	4770      	bx	lr
 8000bfe:	0049      	lsls	r1, r1, #1
 8000c00:	eb40 0000 	adc.w	r0, r0, r0
 8000c04:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c08:	f1a2 0201 	sub.w	r2, r2, #1
 8000c0c:	d1ed      	bne.n	8000bea <__addsf3+0x92>
 8000c0e:	fab0 fc80 	clz	ip, r0
 8000c12:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c16:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c1e:	bfaa      	itet	ge
 8000c20:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c24:	4252      	neglt	r2, r2
 8000c26:	4318      	orrge	r0, r3
 8000c28:	bfbc      	itt	lt
 8000c2a:	40d0      	lsrlt	r0, r2
 8000c2c:	4318      	orrlt	r0, r3
 8000c2e:	4770      	bx	lr
 8000c30:	f092 0f00 	teq	r2, #0
 8000c34:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c38:	bf06      	itte	eq
 8000c3a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c3e:	3201      	addeq	r2, #1
 8000c40:	3b01      	subne	r3, #1
 8000c42:	e7b5      	b.n	8000bb0 <__addsf3+0x58>
 8000c44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c4c:	bf18      	it	ne
 8000c4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c52:	d021      	beq.n	8000c98 <__addsf3+0x140>
 8000c54:	ea92 0f03 	teq	r2, r3
 8000c58:	d004      	beq.n	8000c64 <__addsf3+0x10c>
 8000c5a:	f092 0f00 	teq	r2, #0
 8000c5e:	bf08      	it	eq
 8000c60:	4608      	moveq	r0, r1
 8000c62:	4770      	bx	lr
 8000c64:	ea90 0f01 	teq	r0, r1
 8000c68:	bf1c      	itt	ne
 8000c6a:	2000      	movne	r0, #0
 8000c6c:	4770      	bxne	lr
 8000c6e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c72:	d104      	bne.n	8000c7e <__addsf3+0x126>
 8000c74:	0040      	lsls	r0, r0, #1
 8000c76:	bf28      	it	cs
 8000c78:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c7c:	4770      	bx	lr
 8000c7e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c82:	bf3c      	itt	cc
 8000c84:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c88:	4770      	bxcc	lr
 8000c8a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c8e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c96:	4770      	bx	lr
 8000c98:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c9c:	bf16      	itet	ne
 8000c9e:	4608      	movne	r0, r1
 8000ca0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca4:	4601      	movne	r1, r0
 8000ca6:	0242      	lsls	r2, r0, #9
 8000ca8:	bf06      	itte	eq
 8000caa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cae:	ea90 0f01 	teqeq	r0, r1
 8000cb2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_ui2f>:
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e004      	b.n	8000cc8 <__aeabi_i2f+0x8>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_i2f>:
 8000cc0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cc4:	bf48      	it	mi
 8000cc6:	4240      	negmi	r0, r0
 8000cc8:	ea5f 0c00 	movs.w	ip, r0
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cd4:	4601      	mov	r1, r0
 8000cd6:	f04f 0000 	mov.w	r0, #0
 8000cda:	e01c      	b.n	8000d16 <__aeabi_l2f+0x2a>

08000cdc <__aeabi_ul2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f04f 0300 	mov.w	r3, #0
 8000ce8:	e00a      	b.n	8000d00 <__aeabi_l2f+0x14>
 8000cea:	bf00      	nop

08000cec <__aeabi_l2f>:
 8000cec:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf0:	bf08      	it	eq
 8000cf2:	4770      	bxeq	lr
 8000cf4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cf8:	d502      	bpl.n	8000d00 <__aeabi_l2f+0x14>
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	ea5f 0c01 	movs.w	ip, r1
 8000d04:	bf02      	ittt	eq
 8000d06:	4684      	moveq	ip, r0
 8000d08:	4601      	moveq	r1, r0
 8000d0a:	2000      	moveq	r0, #0
 8000d0c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d10:	bf08      	it	eq
 8000d12:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d16:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d1a:	fabc f28c 	clz	r2, ip
 8000d1e:	3a08      	subs	r2, #8
 8000d20:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d24:	db10      	blt.n	8000d48 <__aeabi_l2f+0x5c>
 8000d26:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d30:	f1c2 0220 	rsb	r2, r2, #32
 8000d34:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d38:	fa20 f202 	lsr.w	r2, r0, r2
 8000d3c:	eb43 0002 	adc.w	r0, r3, r2
 8000d40:	bf08      	it	eq
 8000d42:	f020 0001 	biceq.w	r0, r0, #1
 8000d46:	4770      	bx	lr
 8000d48:	f102 0220 	add.w	r2, r2, #32
 8000d4c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d50:	f1c2 0220 	rsb	r2, r2, #32
 8000d54:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d58:	fa21 f202 	lsr.w	r2, r1, r2
 8000d5c:	eb43 0002 	adc.w	r0, r3, r2
 8000d60:	bf08      	it	eq
 8000d62:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_fmul>:
 8000d68:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d6c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d70:	bf1e      	ittt	ne
 8000d72:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d76:	ea92 0f0c 	teqne	r2, ip
 8000d7a:	ea93 0f0c 	teqne	r3, ip
 8000d7e:	d06f      	beq.n	8000e60 <__aeabi_fmul+0xf8>
 8000d80:	441a      	add	r2, r3
 8000d82:	ea80 0c01 	eor.w	ip, r0, r1
 8000d86:	0240      	lsls	r0, r0, #9
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d8e:	d01e      	beq.n	8000dce <__aeabi_fmul+0x66>
 8000d90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d94:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d98:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d9c:	fba0 3101 	umull	r3, r1, r0, r1
 8000da0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000da4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000da8:	bf3e      	ittt	cc
 8000daa:	0049      	lslcc	r1, r1, #1
 8000dac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000db0:	005b      	lslcc	r3, r3, #1
 8000db2:	ea40 0001 	orr.w	r0, r0, r1
 8000db6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dba:	2afd      	cmp	r2, #253	; 0xfd
 8000dbc:	d81d      	bhi.n	8000dfa <__aeabi_fmul+0x92>
 8000dbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dc6:	bf08      	it	eq
 8000dc8:	f020 0001 	biceq.w	r0, r0, #1
 8000dcc:	4770      	bx	lr
 8000dce:	f090 0f00 	teq	r0, #0
 8000dd2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dd6:	bf08      	it	eq
 8000dd8:	0249      	lsleq	r1, r1, #9
 8000dda:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dde:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000de2:	3a7f      	subs	r2, #127	; 0x7f
 8000de4:	bfc2      	ittt	gt
 8000de6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dee:	4770      	bxgt	lr
 8000df0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	3a01      	subs	r2, #1
 8000dfa:	dc5d      	bgt.n	8000eb8 <__aeabi_fmul+0x150>
 8000dfc:	f112 0f19 	cmn.w	r2, #25
 8000e00:	bfdc      	itt	le
 8000e02:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e06:	4770      	bxle	lr
 8000e08:	f1c2 0200 	rsb	r2, r2, #0
 8000e0c:	0041      	lsls	r1, r0, #1
 8000e0e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e12:	f1c2 0220 	rsb	r2, r2, #32
 8000e16:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e1a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e1e:	f140 0000 	adc.w	r0, r0, #0
 8000e22:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e26:	bf08      	it	eq
 8000e28:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e2c:	4770      	bx	lr
 8000e2e:	f092 0f00 	teq	r2, #0
 8000e32:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e36:	bf02      	ittt	eq
 8000e38:	0040      	lsleq	r0, r0, #1
 8000e3a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e3e:	3a01      	subeq	r2, #1
 8000e40:	d0f9      	beq.n	8000e36 <__aeabi_fmul+0xce>
 8000e42:	ea40 000c 	orr.w	r0, r0, ip
 8000e46:	f093 0f00 	teq	r3, #0
 8000e4a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e4e:	bf02      	ittt	eq
 8000e50:	0049      	lsleq	r1, r1, #1
 8000e52:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e56:	3b01      	subeq	r3, #1
 8000e58:	d0f9      	beq.n	8000e4e <__aeabi_fmul+0xe6>
 8000e5a:	ea41 010c 	orr.w	r1, r1, ip
 8000e5e:	e78f      	b.n	8000d80 <__aeabi_fmul+0x18>
 8000e60:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e64:	ea92 0f0c 	teq	r2, ip
 8000e68:	bf18      	it	ne
 8000e6a:	ea93 0f0c 	teqne	r3, ip
 8000e6e:	d00a      	beq.n	8000e86 <__aeabi_fmul+0x11e>
 8000e70:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e74:	bf18      	it	ne
 8000e76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e7a:	d1d8      	bne.n	8000e2e <__aeabi_fmul+0xc6>
 8000e7c:	ea80 0001 	eor.w	r0, r0, r1
 8000e80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e84:	4770      	bx	lr
 8000e86:	f090 0f00 	teq	r0, #0
 8000e8a:	bf17      	itett	ne
 8000e8c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e90:	4608      	moveq	r0, r1
 8000e92:	f091 0f00 	teqne	r1, #0
 8000e96:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e9a:	d014      	beq.n	8000ec6 <__aeabi_fmul+0x15e>
 8000e9c:	ea92 0f0c 	teq	r2, ip
 8000ea0:	d101      	bne.n	8000ea6 <__aeabi_fmul+0x13e>
 8000ea2:	0242      	lsls	r2, r0, #9
 8000ea4:	d10f      	bne.n	8000ec6 <__aeabi_fmul+0x15e>
 8000ea6:	ea93 0f0c 	teq	r3, ip
 8000eaa:	d103      	bne.n	8000eb4 <__aeabi_fmul+0x14c>
 8000eac:	024b      	lsls	r3, r1, #9
 8000eae:	bf18      	it	ne
 8000eb0:	4608      	movne	r0, r1
 8000eb2:	d108      	bne.n	8000ec6 <__aeabi_fmul+0x15e>
 8000eb4:	ea80 0001 	eor.w	r0, r0, r1
 8000eb8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ebc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ec0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ec4:	4770      	bx	lr
 8000ec6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ece:	4770      	bx	lr

08000ed0 <__aeabi_fdiv>:
 8000ed0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ed4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ed8:	bf1e      	ittt	ne
 8000eda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ede:	ea92 0f0c 	teqne	r2, ip
 8000ee2:	ea93 0f0c 	teqne	r3, ip
 8000ee6:	d069      	beq.n	8000fbc <__aeabi_fdiv+0xec>
 8000ee8:	eba2 0203 	sub.w	r2, r2, r3
 8000eec:	ea80 0c01 	eor.w	ip, r0, r1
 8000ef0:	0249      	lsls	r1, r1, #9
 8000ef2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ef6:	d037      	beq.n	8000f68 <__aeabi_fdiv+0x98>
 8000ef8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000efc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f00:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f04:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f08:	428b      	cmp	r3, r1
 8000f0a:	bf38      	it	cc
 8000f0c:	005b      	lslcc	r3, r3, #1
 8000f0e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f12:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f16:	428b      	cmp	r3, r1
 8000f18:	bf24      	itt	cs
 8000f1a:	1a5b      	subcs	r3, r3, r1
 8000f1c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f20:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f24:	bf24      	itt	cs
 8000f26:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f2a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f2e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f32:	bf24      	itt	cs
 8000f34:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f38:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f3c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f46:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f4a:	011b      	lsls	r3, r3, #4
 8000f4c:	bf18      	it	ne
 8000f4e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f52:	d1e0      	bne.n	8000f16 <__aeabi_fdiv+0x46>
 8000f54:	2afd      	cmp	r2, #253	; 0xfd
 8000f56:	f63f af50 	bhi.w	8000dfa <__aeabi_fmul+0x92>
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f60:	bf08      	it	eq
 8000f62:	f020 0001 	biceq.w	r0, r0, #1
 8000f66:	4770      	bx	lr
 8000f68:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f6c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f70:	327f      	adds	r2, #127	; 0x7f
 8000f72:	bfc2      	ittt	gt
 8000f74:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f78:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f7c:	4770      	bxgt	lr
 8000f7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f82:	f04f 0300 	mov.w	r3, #0
 8000f86:	3a01      	subs	r2, #1
 8000f88:	e737      	b.n	8000dfa <__aeabi_fmul+0x92>
 8000f8a:	f092 0f00 	teq	r2, #0
 8000f8e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f92:	bf02      	ittt	eq
 8000f94:	0040      	lsleq	r0, r0, #1
 8000f96:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f9a:	3a01      	subeq	r2, #1
 8000f9c:	d0f9      	beq.n	8000f92 <__aeabi_fdiv+0xc2>
 8000f9e:	ea40 000c 	orr.w	r0, r0, ip
 8000fa2:	f093 0f00 	teq	r3, #0
 8000fa6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000faa:	bf02      	ittt	eq
 8000fac:	0049      	lsleq	r1, r1, #1
 8000fae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fb2:	3b01      	subeq	r3, #1
 8000fb4:	d0f9      	beq.n	8000faa <__aeabi_fdiv+0xda>
 8000fb6:	ea41 010c 	orr.w	r1, r1, ip
 8000fba:	e795      	b.n	8000ee8 <__aeabi_fdiv+0x18>
 8000fbc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fc0:	ea92 0f0c 	teq	r2, ip
 8000fc4:	d108      	bne.n	8000fd8 <__aeabi_fdiv+0x108>
 8000fc6:	0242      	lsls	r2, r0, #9
 8000fc8:	f47f af7d 	bne.w	8000ec6 <__aeabi_fmul+0x15e>
 8000fcc:	ea93 0f0c 	teq	r3, ip
 8000fd0:	f47f af70 	bne.w	8000eb4 <__aeabi_fmul+0x14c>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e776      	b.n	8000ec6 <__aeabi_fmul+0x15e>
 8000fd8:	ea93 0f0c 	teq	r3, ip
 8000fdc:	d104      	bne.n	8000fe8 <__aeabi_fdiv+0x118>
 8000fde:	024b      	lsls	r3, r1, #9
 8000fe0:	f43f af4c 	beq.w	8000e7c <__aeabi_fmul+0x114>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e76e      	b.n	8000ec6 <__aeabi_fmul+0x15e>
 8000fe8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fec:	bf18      	it	ne
 8000fee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ff2:	d1ca      	bne.n	8000f8a <__aeabi_fdiv+0xba>
 8000ff4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ff8:	f47f af5c 	bne.w	8000eb4 <__aeabi_fmul+0x14c>
 8000ffc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001000:	f47f af3c 	bne.w	8000e7c <__aeabi_fmul+0x114>
 8001004:	e75f      	b.n	8000ec6 <__aeabi_fmul+0x15e>
 8001006:	bf00      	nop

08001008 <__gesf2>:
 8001008:	f04f 3cff 	mov.w	ip, #4294967295
 800100c:	e006      	b.n	800101c <__cmpsf2+0x4>
 800100e:	bf00      	nop

08001010 <__lesf2>:
 8001010:	f04f 0c01 	mov.w	ip, #1
 8001014:	e002      	b.n	800101c <__cmpsf2+0x4>
 8001016:	bf00      	nop

08001018 <__cmpsf2>:
 8001018:	f04f 0c01 	mov.w	ip, #1
 800101c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001020:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001024:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001028:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800102c:	bf18      	it	ne
 800102e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001032:	d011      	beq.n	8001058 <__cmpsf2+0x40>
 8001034:	b001      	add	sp, #4
 8001036:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800103a:	bf18      	it	ne
 800103c:	ea90 0f01 	teqne	r0, r1
 8001040:	bf58      	it	pl
 8001042:	ebb2 0003 	subspl.w	r0, r2, r3
 8001046:	bf88      	it	hi
 8001048:	17c8      	asrhi	r0, r1, #31
 800104a:	bf38      	it	cc
 800104c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001050:	bf18      	it	ne
 8001052:	f040 0001 	orrne.w	r0, r0, #1
 8001056:	4770      	bx	lr
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	d102      	bne.n	8001064 <__cmpsf2+0x4c>
 800105e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001062:	d105      	bne.n	8001070 <__cmpsf2+0x58>
 8001064:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001068:	d1e4      	bne.n	8001034 <__cmpsf2+0x1c>
 800106a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800106e:	d0e1      	beq.n	8001034 <__cmpsf2+0x1c>
 8001070:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <__aeabi_cfrcmple>:
 8001078:	4684      	mov	ip, r0
 800107a:	4608      	mov	r0, r1
 800107c:	4661      	mov	r1, ip
 800107e:	e7ff      	b.n	8001080 <__aeabi_cfcmpeq>

08001080 <__aeabi_cfcmpeq>:
 8001080:	b50f      	push	{r0, r1, r2, r3, lr}
 8001082:	f7ff ffc9 	bl	8001018 <__cmpsf2>
 8001086:	2800      	cmp	r0, #0
 8001088:	bf48      	it	mi
 800108a:	f110 0f00 	cmnmi.w	r0, #0
 800108e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001090 <__aeabi_fcmpeq>:
 8001090:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001094:	f7ff fff4 	bl	8001080 <__aeabi_cfcmpeq>
 8001098:	bf0c      	ite	eq
 800109a:	2001      	moveq	r0, #1
 800109c:	2000      	movne	r0, #0
 800109e:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a2:	bf00      	nop

080010a4 <__aeabi_fcmplt>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff ffea 	bl	8001080 <__aeabi_cfcmpeq>
 80010ac:	bf34      	ite	cc
 80010ae:	2001      	movcc	r0, #1
 80010b0:	2000      	movcs	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_fcmple>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffe0 	bl	8001080 <__aeabi_cfcmpeq>
 80010c0:	bf94      	ite	ls
 80010c2:	2001      	movls	r0, #1
 80010c4:	2000      	movhi	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmpge>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffd2 	bl	8001078 <__aeabi_cfrcmple>
 80010d4:	bf94      	ite	ls
 80010d6:	2001      	movls	r0, #1
 80010d8:	2000      	movhi	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmpgt>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffc8 	bl	8001078 <__aeabi_cfrcmple>
 80010e8:	bf34      	ite	cc
 80010ea:	2001      	movcc	r0, #1
 80010ec:	2000      	movcs	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_f2uiz>:
 80010f4:	0042      	lsls	r2, r0, #1
 80010f6:	d20e      	bcs.n	8001116 <__aeabi_f2uiz+0x22>
 80010f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010fc:	d30b      	bcc.n	8001116 <__aeabi_f2uiz+0x22>
 80010fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001102:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001106:	d409      	bmi.n	800111c <__aeabi_f2uiz+0x28>
 8001108:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800110c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001110:	fa23 f002 	lsr.w	r0, r3, r2
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr
 800111c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001120:	d101      	bne.n	8001126 <__aeabi_f2uiz+0x32>
 8001122:	0242      	lsls	r2, r0, #9
 8001124:	d102      	bne.n	800112c <__aeabi_f2uiz+0x38>
 8001126:	f04f 30ff 	mov.w	r0, #4294967295
 800112a:	4770      	bx	lr
 800112c:	f04f 0000 	mov.w	r0, #0
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop

08001134 <selfrel_offset31>:
 8001134:	6803      	ldr	r3, [r0, #0]
 8001136:	005a      	lsls	r2, r3, #1
 8001138:	bf4c      	ite	mi
 800113a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800113e:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8001142:	4418      	add	r0, r3
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop

08001148 <search_EIT_table>:
 8001148:	b361      	cbz	r1, 80011a4 <search_EIT_table+0x5c>
 800114a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800114e:	f101 3aff 	add.w	sl, r1, #4294967295
 8001152:	4690      	mov	r8, r2
 8001154:	4606      	mov	r6, r0
 8001156:	46d1      	mov	r9, sl
 8001158:	2700      	movs	r7, #0
 800115a:	eb07 0409 	add.w	r4, r7, r9
 800115e:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8001162:	1064      	asrs	r4, r4, #1
 8001164:	00e5      	lsls	r5, r4, #3
 8001166:	1971      	adds	r1, r6, r5
 8001168:	4608      	mov	r0, r1
 800116a:	f7ff ffe3 	bl	8001134 <selfrel_offset31>
 800116e:	45a2      	cmp	sl, r4
 8001170:	4683      	mov	fp, r0
 8001172:	f105 0008 	add.w	r0, r5, #8
 8001176:	4430      	add	r0, r6
 8001178:	d009      	beq.n	800118e <search_EIT_table+0x46>
 800117a:	f7ff ffdb 	bl	8001134 <selfrel_offset31>
 800117e:	45c3      	cmp	fp, r8
 8001180:	f100 30ff 	add.w	r0, r0, #4294967295
 8001184:	d805      	bhi.n	8001192 <search_EIT_table+0x4a>
 8001186:	4540      	cmp	r0, r8
 8001188:	d209      	bcs.n	800119e <search_EIT_table+0x56>
 800118a:	1c67      	adds	r7, r4, #1
 800118c:	e7e5      	b.n	800115a <search_EIT_table+0x12>
 800118e:	45c3      	cmp	fp, r8
 8001190:	d905      	bls.n	800119e <search_EIT_table+0x56>
 8001192:	42a7      	cmp	r7, r4
 8001194:	d002      	beq.n	800119c <search_EIT_table+0x54>
 8001196:	f104 39ff 	add.w	r9, r4, #4294967295
 800119a:	e7de      	b.n	800115a <search_EIT_table+0x12>
 800119c:	2100      	movs	r1, #0
 800119e:	4608      	mov	r0, r1
 80011a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80011a4:	4608      	mov	r0, r1
 80011a6:	4770      	bx	lr

080011a8 <__gnu_unwind_get_pr_addr>:
 80011a8:	2801      	cmp	r0, #1
 80011aa:	d007      	beq.n	80011bc <__gnu_unwind_get_pr_addr+0x14>
 80011ac:	2802      	cmp	r0, #2
 80011ae:	d007      	beq.n	80011c0 <__gnu_unwind_get_pr_addr+0x18>
 80011b0:	4b04      	ldr	r3, [pc, #16]	; (80011c4 <__gnu_unwind_get_pr_addr+0x1c>)
 80011b2:	2800      	cmp	r0, #0
 80011b4:	bf0c      	ite	eq
 80011b6:	4618      	moveq	r0, r3
 80011b8:	2000      	movne	r0, #0
 80011ba:	4770      	bx	lr
 80011bc:	4802      	ldr	r0, [pc, #8]	; (80011c8 <__gnu_unwind_get_pr_addr+0x20>)
 80011be:	4770      	bx	lr
 80011c0:	4802      	ldr	r0, [pc, #8]	; (80011cc <__gnu_unwind_get_pr_addr+0x24>)
 80011c2:	4770      	bx	lr
 80011c4:	080018b9 	.word	0x080018b9
 80011c8:	080018bd 	.word	0x080018bd
 80011cc:	080018c1 	.word	0x080018c1

080011d0 <get_eit_entry>:
 80011d0:	b530      	push	{r4, r5, lr}
 80011d2:	4b25      	ldr	r3, [pc, #148]	; (8001268 <get_eit_entry+0x98>)
 80011d4:	b083      	sub	sp, #12
 80011d6:	4604      	mov	r4, r0
 80011d8:	1e8d      	subs	r5, r1, #2
 80011da:	b373      	cbz	r3, 800123a <get_eit_entry+0x6a>
 80011dc:	a901      	add	r1, sp, #4
 80011de:	4628      	mov	r0, r5
 80011e0:	f3af 8000 	nop.w
 80011e4:	b318      	cbz	r0, 800122e <get_eit_entry+0x5e>
 80011e6:	9901      	ldr	r1, [sp, #4]
 80011e8:	462a      	mov	r2, r5
 80011ea:	f7ff ffad 	bl	8001148 <search_EIT_table>
 80011ee:	4601      	mov	r1, r0
 80011f0:	b1e8      	cbz	r0, 800122e <get_eit_entry+0x5e>
 80011f2:	f7ff ff9f 	bl	8001134 <selfrel_offset31>
 80011f6:	684b      	ldr	r3, [r1, #4]
 80011f8:	64a0      	str	r0, [r4, #72]	; 0x48
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d011      	beq.n	8001222 <get_eit_entry+0x52>
 80011fe:	2b00      	cmp	r3, #0
 8001200:	db22      	blt.n	8001248 <get_eit_entry+0x78>
 8001202:	1d08      	adds	r0, r1, #4
 8001204:	f7ff ff96 	bl	8001134 <selfrel_offset31>
 8001208:	2300      	movs	r3, #0
 800120a:	64e0      	str	r0, [r4, #76]	; 0x4c
 800120c:	6523      	str	r3, [r4, #80]	; 0x50
 800120e:	6803      	ldr	r3, [r0, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	db1e      	blt.n	8001252 <get_eit_entry+0x82>
 8001214:	f7ff ff8e 	bl	8001134 <selfrel_offset31>
 8001218:	2300      	movs	r3, #0
 800121a:	6120      	str	r0, [r4, #16]
 800121c:	4618      	mov	r0, r3
 800121e:	b003      	add	sp, #12
 8001220:	bd30      	pop	{r4, r5, pc}
 8001222:	2305      	movs	r3, #5
 8001224:	2200      	movs	r2, #0
 8001226:	4618      	mov	r0, r3
 8001228:	6122      	str	r2, [r4, #16]
 800122a:	b003      	add	sp, #12
 800122c:	bd30      	pop	{r4, r5, pc}
 800122e:	2309      	movs	r3, #9
 8001230:	2200      	movs	r2, #0
 8001232:	4618      	mov	r0, r3
 8001234:	6122      	str	r2, [r4, #16]
 8001236:	b003      	add	sp, #12
 8001238:	bd30      	pop	{r4, r5, pc}
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <get_eit_entry+0x9c>)
 800123c:	490c      	ldr	r1, [pc, #48]	; (8001270 <get_eit_entry+0xa0>)
 800123e:	4618      	mov	r0, r3
 8001240:	1ac9      	subs	r1, r1, r3
 8001242:	10c9      	asrs	r1, r1, #3
 8001244:	9101      	str	r1, [sp, #4]
 8001246:	e7cf      	b.n	80011e8 <get_eit_entry+0x18>
 8001248:	2301      	movs	r3, #1
 800124a:	1d08      	adds	r0, r1, #4
 800124c:	64e0      	str	r0, [r4, #76]	; 0x4c
 800124e:	6523      	str	r3, [r4, #80]	; 0x50
 8001250:	e7dd      	b.n	800120e <get_eit_entry+0x3e>
 8001252:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8001256:	f7ff ffa7 	bl	80011a8 <__gnu_unwind_get_pr_addr>
 800125a:	2800      	cmp	r0, #0
 800125c:	6120      	str	r0, [r4, #16]
 800125e:	bf14      	ite	ne
 8001260:	2300      	movne	r3, #0
 8001262:	2309      	moveq	r3, #9
 8001264:	e7da      	b.n	800121c <get_eit_entry+0x4c>
 8001266:	bf00      	nop
 8001268:	00000000 	.word	0x00000000
 800126c:	080071a8 	.word	0x080071a8
 8001270:	08007370 	.word	0x08007370

08001274 <restore_non_core_regs>:
 8001274:	6803      	ldr	r3, [r0, #0]
 8001276:	b510      	push	{r4, lr}
 8001278:	07da      	lsls	r2, r3, #31
 800127a:	4604      	mov	r4, r0
 800127c:	d406      	bmi.n	800128c <restore_non_core_regs+0x18>
 800127e:	079b      	lsls	r3, r3, #30
 8001280:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001284:	d509      	bpl.n	800129a <restore_non_core_regs+0x26>
 8001286:	f000 fc57 	bl	8001b38 <__gnu_Unwind_Restore_VFP_D>
 800128a:	6823      	ldr	r3, [r4, #0]
 800128c:	0759      	lsls	r1, r3, #29
 800128e:	d509      	bpl.n	80012a4 <restore_non_core_regs+0x30>
 8001290:	071a      	lsls	r2, r3, #28
 8001292:	d50e      	bpl.n	80012b2 <restore_non_core_regs+0x3e>
 8001294:	06db      	lsls	r3, r3, #27
 8001296:	d513      	bpl.n	80012c0 <restore_non_core_regs+0x4c>
 8001298:	bd10      	pop	{r4, pc}
 800129a:	f000 fc45 	bl	8001b28 <__gnu_Unwind_Restore_VFP>
 800129e:	6823      	ldr	r3, [r4, #0]
 80012a0:	0759      	lsls	r1, r3, #29
 80012a2:	d4f5      	bmi.n	8001290 <restore_non_core_regs+0x1c>
 80012a4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80012a8:	f000 fc4e 	bl	8001b48 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80012ac:	6823      	ldr	r3, [r4, #0]
 80012ae:	071a      	lsls	r2, r3, #28
 80012b0:	d4f0      	bmi.n	8001294 <restore_non_core_regs+0x20>
 80012b2:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80012b6:	f000 fc4f 	bl	8001b58 <__gnu_Unwind_Restore_WMMXD>
 80012ba:	6823      	ldr	r3, [r4, #0]
 80012bc:	06db      	lsls	r3, r3, #27
 80012be:	d4eb      	bmi.n	8001298 <restore_non_core_regs+0x24>
 80012c0:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80012c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80012c8:	f000 bc8a 	b.w	8001be0 <__gnu_Unwind_Restore_WMMXC>

080012cc <_Unwind_decode_typeinfo_ptr.isra.0>:
 80012cc:	6803      	ldr	r3, [r0, #0]
 80012ce:	b103      	cbz	r3, 80012d2 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 80012d0:	4403      	add	r3, r0
 80012d2:	4618      	mov	r0, r3
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop

080012d8 <__gnu_unwind_24bit.isra.1>:
 80012d8:	2009      	movs	r0, #9
 80012da:	4770      	bx	lr

080012dc <_Unwind_DebugHook>:
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop

080012e0 <unwind_phase2>:
 80012e0:	b570      	push	{r4, r5, r6, lr}
 80012e2:	4604      	mov	r4, r0
 80012e4:	460d      	mov	r5, r1
 80012e6:	e008      	b.n	80012fa <unwind_phase2+0x1a>
 80012e8:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80012ea:	6923      	ldr	r3, [r4, #16]
 80012ec:	6162      	str	r2, [r4, #20]
 80012ee:	4621      	mov	r1, r4
 80012f0:	462a      	mov	r2, r5
 80012f2:	2001      	movs	r0, #1
 80012f4:	4798      	blx	r3
 80012f6:	2808      	cmp	r0, #8
 80012f8:	d108      	bne.n	800130c <unwind_phase2+0x2c>
 80012fa:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80012fc:	4620      	mov	r0, r4
 80012fe:	f7ff ff67 	bl	80011d0 <get_eit_entry>
 8001302:	4606      	mov	r6, r0
 8001304:	2800      	cmp	r0, #0
 8001306:	d0ef      	beq.n	80012e8 <unwind_phase2+0x8>
 8001308:	f005 fd62 	bl	8006dd0 <abort>
 800130c:	2807      	cmp	r0, #7
 800130e:	d1fb      	bne.n	8001308 <unwind_phase2+0x28>
 8001310:	4630      	mov	r0, r6
 8001312:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001314:	f7ff ffe2 	bl	80012dc <_Unwind_DebugHook>
 8001318:	1d28      	adds	r0, r5, #4
 800131a:	f000 fbf9 	bl	8001b10 <__restore_core_regs>
 800131e:	bf00      	nop

08001320 <unwind_phase2_forced>:
 8001320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001324:	4605      	mov	r5, r0
 8001326:	2700      	movs	r7, #0
 8001328:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 800132c:	ac03      	add	r4, sp, #12
 800132e:	1d0e      	adds	r6, r1, #4
 8001330:	4692      	mov	sl, r2
 8001332:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001334:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001336:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001338:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800133c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001342:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8001346:	f8d5 9018 	ldr.w	r9, [r5, #24]
 800134a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800134e:	ac02      	add	r4, sp, #8
 8001350:	4628      	mov	r0, r5
 8001352:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001354:	6027      	str	r7, [r4, #0]
 8001356:	f7ff ff3b 	bl	80011d0 <get_eit_entry>
 800135a:	f1ba 0f00 	cmp.w	sl, #0
 800135e:	4607      	mov	r7, r0
 8001360:	bf14      	ite	ne
 8001362:	260a      	movne	r6, #10
 8001364:	2609      	moveq	r6, #9
 8001366:	b17f      	cbz	r7, 8001388 <unwind_phase2_forced+0x68>
 8001368:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800136a:	f046 0110 	orr.w	r1, r6, #16
 800136e:	e88d 0210 	stmia.w	sp, {r4, r9}
 8001372:	462a      	mov	r2, r5
 8001374:	6463      	str	r3, [r4, #68]	; 0x44
 8001376:	2001      	movs	r0, #1
 8001378:	462b      	mov	r3, r5
 800137a:	47c0      	blx	r8
 800137c:	bb78      	cbnz	r0, 80013de <unwind_phase2_forced+0xbe>
 800137e:	4638      	mov	r0, r7
 8001380:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001388:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800138a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800138e:	616b      	str	r3, [r5, #20]
 8001390:	4621      	mov	r1, r4
 8001392:	a87a      	add	r0, sp, #488	; 0x1e8
 8001394:	f005 fd23 	bl	8006dde <memcpy>
 8001398:	692b      	ldr	r3, [r5, #16]
 800139a:	aa7a      	add	r2, sp, #488	; 0x1e8
 800139c:	4629      	mov	r1, r5
 800139e:	4630      	mov	r0, r6
 80013a0:	4798      	blx	r3
 80013a2:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80013a4:	4682      	mov	sl, r0
 80013a6:	e88d 0210 	stmia.w	sp, {r4, r9}
 80013aa:	4631      	mov	r1, r6
 80013ac:	6463      	str	r3, [r4, #68]	; 0x44
 80013ae:	462a      	mov	r2, r5
 80013b0:	462b      	mov	r3, r5
 80013b2:	2001      	movs	r0, #1
 80013b4:	47c0      	blx	r8
 80013b6:	b990      	cbnz	r0, 80013de <unwind_phase2_forced+0xbe>
 80013b8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80013bc:	a97a      	add	r1, sp, #488	; 0x1e8
 80013be:	4620      	mov	r0, r4
 80013c0:	f005 fd0d 	bl	8006dde <memcpy>
 80013c4:	f1ba 0f08 	cmp.w	sl, #8
 80013c8:	d106      	bne.n	80013d8 <unwind_phase2_forced+0xb8>
 80013ca:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80013cc:	4628      	mov	r0, r5
 80013ce:	f7ff feff 	bl	80011d0 <get_eit_entry>
 80013d2:	2609      	movs	r6, #9
 80013d4:	4607      	mov	r7, r0
 80013d6:	e7c6      	b.n	8001366 <unwind_phase2_forced+0x46>
 80013d8:	f1ba 0f07 	cmp.w	sl, #7
 80013dc:	d005      	beq.n	80013ea <unwind_phase2_forced+0xca>
 80013de:	2709      	movs	r7, #9
 80013e0:	4638      	mov	r0, r7
 80013e2:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80013e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013ea:	4638      	mov	r0, r7
 80013ec:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80013ee:	f7ff ff75 	bl	80012dc <_Unwind_DebugHook>
 80013f2:	a803      	add	r0, sp, #12
 80013f4:	f000 fb8c 	bl	8001b10 <__restore_core_regs>

080013f8 <_Unwind_GetCFA>:
 80013f8:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80013fa:	4770      	bx	lr

080013fc <__gnu_Unwind_RaiseException>:
 80013fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fe:	f04f 3eff 	mov.w	lr, #4294967295
 8001402:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001404:	b0f9      	sub	sp, #484	; 0x1e4
 8001406:	640b      	str	r3, [r1, #64]	; 0x40
 8001408:	1d0e      	adds	r6, r1, #4
 800140a:	ad01      	add	r5, sp, #4
 800140c:	460f      	mov	r7, r1
 800140e:	4604      	mov	r4, r0
 8001410:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001412:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001414:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001416:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001418:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800141a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800141c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001420:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001424:	f8cd e000 	str.w	lr, [sp]
 8001428:	e006      	b.n	8001438 <__gnu_Unwind_RaiseException+0x3c>
 800142a:	6923      	ldr	r3, [r4, #16]
 800142c:	466a      	mov	r2, sp
 800142e:	4621      	mov	r1, r4
 8001430:	4798      	blx	r3
 8001432:	2808      	cmp	r0, #8
 8001434:	4605      	mov	r5, r0
 8001436:	d108      	bne.n	800144a <__gnu_Unwind_RaiseException+0x4e>
 8001438:	9910      	ldr	r1, [sp, #64]	; 0x40
 800143a:	4620      	mov	r0, r4
 800143c:	f7ff fec8 	bl	80011d0 <get_eit_entry>
 8001440:	2800      	cmp	r0, #0
 8001442:	d0f2      	beq.n	800142a <__gnu_Unwind_RaiseException+0x2e>
 8001444:	2009      	movs	r0, #9
 8001446:	b079      	add	sp, #484	; 0x1e4
 8001448:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800144a:	4668      	mov	r0, sp
 800144c:	f7ff ff12 	bl	8001274 <restore_non_core_regs>
 8001450:	2d06      	cmp	r5, #6
 8001452:	d1f7      	bne.n	8001444 <__gnu_Unwind_RaiseException+0x48>
 8001454:	4639      	mov	r1, r7
 8001456:	4620      	mov	r0, r4
 8001458:	f7ff ff42 	bl	80012e0 <unwind_phase2>

0800145c <__gnu_Unwind_ForcedUnwind>:
 800145c:	b430      	push	{r4, r5}
 800145e:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8001460:	60c1      	str	r1, [r0, #12]
 8001462:	6182      	str	r2, [r0, #24]
 8001464:	4619      	mov	r1, r3
 8001466:	641d      	str	r5, [r3, #64]	; 0x40
 8001468:	2200      	movs	r2, #0
 800146a:	bc30      	pop	{r4, r5}
 800146c:	e758      	b.n	8001320 <unwind_phase2_forced>
 800146e:	bf00      	nop

08001470 <__gnu_Unwind_Resume>:
 8001470:	b570      	push	{r4, r5, r6, lr}
 8001472:	6943      	ldr	r3, [r0, #20]
 8001474:	68c6      	ldr	r6, [r0, #12]
 8001476:	640b      	str	r3, [r1, #64]	; 0x40
 8001478:	b126      	cbz	r6, 8001484 <__gnu_Unwind_Resume+0x14>
 800147a:	2201      	movs	r2, #1
 800147c:	f7ff ff50 	bl	8001320 <unwind_phase2_forced>
 8001480:	f005 fca6 	bl	8006dd0 <abort>
 8001484:	6903      	ldr	r3, [r0, #16]
 8001486:	460a      	mov	r2, r1
 8001488:	4604      	mov	r4, r0
 800148a:	460d      	mov	r5, r1
 800148c:	4601      	mov	r1, r0
 800148e:	2002      	movs	r0, #2
 8001490:	4798      	blx	r3
 8001492:	2807      	cmp	r0, #7
 8001494:	d007      	beq.n	80014a6 <__gnu_Unwind_Resume+0x36>
 8001496:	2808      	cmp	r0, #8
 8001498:	d103      	bne.n	80014a2 <__gnu_Unwind_Resume+0x32>
 800149a:	4629      	mov	r1, r5
 800149c:	4620      	mov	r0, r4
 800149e:	f7ff ff1f 	bl	80012e0 <unwind_phase2>
 80014a2:	f005 fc95 	bl	8006dd0 <abort>
 80014a6:	4630      	mov	r0, r6
 80014a8:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80014aa:	f7ff ff17 	bl	80012dc <_Unwind_DebugHook>
 80014ae:	1d28      	adds	r0, r5, #4
 80014b0:	f000 fb2e 	bl	8001b10 <__restore_core_regs>

080014b4 <__gnu_Unwind_Resume_or_Rethrow>:
 80014b4:	68c2      	ldr	r2, [r0, #12]
 80014b6:	b12a      	cbz	r2, 80014c4 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 80014b8:	b410      	push	{r4}
 80014ba:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 80014bc:	2200      	movs	r2, #0
 80014be:	640c      	str	r4, [r1, #64]	; 0x40
 80014c0:	bc10      	pop	{r4}
 80014c2:	e72d      	b.n	8001320 <unwind_phase2_forced>
 80014c4:	e79a      	b.n	80013fc <__gnu_Unwind_RaiseException>
 80014c6:	bf00      	nop

080014c8 <_Unwind_Complete>:
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop

080014cc <_Unwind_DeleteException>:
 80014cc:	6883      	ldr	r3, [r0, #8]
 80014ce:	b113      	cbz	r3, 80014d6 <_Unwind_DeleteException+0xa>
 80014d0:	4601      	mov	r1, r0
 80014d2:	2001      	movs	r0, #1
 80014d4:	4718      	bx	r3
 80014d6:	4770      	bx	lr

080014d8 <_Unwind_VRS_Get>:
 80014d8:	b500      	push	{lr}
 80014da:	2904      	cmp	r1, #4
 80014dc:	d807      	bhi.n	80014ee <_Unwind_VRS_Get+0x16>
 80014de:	e8df f001 	tbb	[pc, r1]
 80014e2:	0903      	.short	0x0903
 80014e4:	0906      	.short	0x0906
 80014e6:	09          	.byte	0x09
 80014e7:	00          	.byte	0x00
 80014e8:	b90b      	cbnz	r3, 80014ee <_Unwind_VRS_Get+0x16>
 80014ea:	2a0f      	cmp	r2, #15
 80014ec:	d905      	bls.n	80014fa <_Unwind_VRS_Get+0x22>
 80014ee:	2002      	movs	r0, #2
 80014f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80014f4:	2001      	movs	r0, #1
 80014f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80014fa:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80014fe:	6852      	ldr	r2, [r2, #4]
 8001500:	4618      	mov	r0, r3
 8001502:	9b01      	ldr	r3, [sp, #4]
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	f85d fb04 	ldr.w	pc, [sp], #4
 800150a:	bf00      	nop

0800150c <_Unwind_GetGR>:
 800150c:	2300      	movs	r3, #0
 800150e:	b510      	push	{r4, lr}
 8001510:	b084      	sub	sp, #16
 8001512:	ac03      	add	r4, sp, #12
 8001514:	460a      	mov	r2, r1
 8001516:	9400      	str	r4, [sp, #0]
 8001518:	4619      	mov	r1, r3
 800151a:	f7ff ffdd 	bl	80014d8 <_Unwind_VRS_Get>
 800151e:	9803      	ldr	r0, [sp, #12]
 8001520:	b004      	add	sp, #16
 8001522:	bd10      	pop	{r4, pc}

08001524 <_Unwind_VRS_Set>:
 8001524:	b500      	push	{lr}
 8001526:	2904      	cmp	r1, #4
 8001528:	d807      	bhi.n	800153a <_Unwind_VRS_Set+0x16>
 800152a:	e8df f001 	tbb	[pc, r1]
 800152e:	0903      	.short	0x0903
 8001530:	0906      	.short	0x0906
 8001532:	09          	.byte	0x09
 8001533:	00          	.byte	0x00
 8001534:	b90b      	cbnz	r3, 800153a <_Unwind_VRS_Set+0x16>
 8001536:	2a0f      	cmp	r2, #15
 8001538:	d905      	bls.n	8001546 <_Unwind_VRS_Set+0x22>
 800153a:	2002      	movs	r0, #2
 800153c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001540:	2001      	movs	r0, #1
 8001542:	f85d fb04 	ldr.w	pc, [sp], #4
 8001546:	9901      	ldr	r1, [sp, #4]
 8001548:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800154c:	6809      	ldr	r1, [r1, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	6051      	str	r1, [r2, #4]
 8001552:	f85d fb04 	ldr.w	pc, [sp], #4
 8001556:	bf00      	nop

08001558 <_Unwind_SetGR>:
 8001558:	2300      	movs	r3, #0
 800155a:	b510      	push	{r4, lr}
 800155c:	b084      	sub	sp, #16
 800155e:	ac04      	add	r4, sp, #16
 8001560:	f844 2d04 	str.w	r2, [r4, #-4]!
 8001564:	9400      	str	r4, [sp, #0]
 8001566:	460a      	mov	r2, r1
 8001568:	4619      	mov	r1, r3
 800156a:	f7ff ffdb 	bl	8001524 <_Unwind_VRS_Set>
 800156e:	b004      	add	sp, #16
 8001570:	bd10      	pop	{r4, pc}
 8001572:	bf00      	nop

08001574 <__gnu_Unwind_Backtrace>:
 8001574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001576:	f04f 3eff 	mov.w	lr, #4294967295
 800157a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800157c:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8001580:	6413      	str	r3, [r2, #64]	; 0x40
 8001582:	1d15      	adds	r5, r2, #4
 8001584:	ac17      	add	r4, sp, #92	; 0x5c
 8001586:	4607      	mov	r7, r0
 8001588:	460e      	mov	r6, r1
 800158a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800158c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800158e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001590:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001592:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001594:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001596:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800159a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800159e:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 80015a2:	e012      	b.n	80015ca <__gnu_Unwind_Backtrace+0x56>
 80015a4:	210c      	movs	r1, #12
 80015a6:	a816      	add	r0, sp, #88	; 0x58
 80015a8:	466a      	mov	r2, sp
 80015aa:	f7ff ffd5 	bl	8001558 <_Unwind_SetGR>
 80015ae:	4631      	mov	r1, r6
 80015b0:	a816      	add	r0, sp, #88	; 0x58
 80015b2:	47b8      	blx	r7
 80015b4:	b978      	cbnz	r0, 80015d6 <__gnu_Unwind_Backtrace+0x62>
 80015b6:	9b04      	ldr	r3, [sp, #16]
 80015b8:	aa16      	add	r2, sp, #88	; 0x58
 80015ba:	4669      	mov	r1, sp
 80015bc:	2008      	movs	r0, #8
 80015be:	4798      	blx	r3
 80015c0:	2805      	cmp	r0, #5
 80015c2:	4604      	mov	r4, r0
 80015c4:	d008      	beq.n	80015d8 <__gnu_Unwind_Backtrace+0x64>
 80015c6:	2809      	cmp	r0, #9
 80015c8:	d005      	beq.n	80015d6 <__gnu_Unwind_Backtrace+0x62>
 80015ca:	9926      	ldr	r1, [sp, #152]	; 0x98
 80015cc:	4668      	mov	r0, sp
 80015ce:	f7ff fdff 	bl	80011d0 <get_eit_entry>
 80015d2:	2800      	cmp	r0, #0
 80015d4:	d0e6      	beq.n	80015a4 <__gnu_Unwind_Backtrace+0x30>
 80015d6:	2409      	movs	r4, #9
 80015d8:	a816      	add	r0, sp, #88	; 0x58
 80015da:	f7ff fe4b 	bl	8001274 <restore_non_core_regs>
 80015de:	4620      	mov	r0, r4
 80015e0:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 80015e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015e6:	bf00      	nop

080015e8 <__gnu_unwind_pr_common>:
 80015e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015ec:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 80015ee:	4691      	mov	r9, r2
 80015f0:	6822      	ldr	r2, [r4, #0]
 80015f2:	b08b      	sub	sp, #44	; 0x2c
 80015f4:	3404      	adds	r4, #4
 80015f6:	460d      	mov	r5, r1
 80015f8:	9207      	str	r2, [sp, #28]
 80015fa:	9408      	str	r4, [sp, #32]
 80015fc:	f000 0b03 	and.w	fp, r0, #3
 8001600:	461e      	mov	r6, r3
 8001602:	2b00      	cmp	r3, #0
 8001604:	d160      	bne.n	80016c8 <__gnu_unwind_pr_common+0xe0>
 8001606:	2303      	movs	r3, #3
 8001608:	0212      	lsls	r2, r2, #8
 800160a:	9207      	str	r2, [sp, #28]
 800160c:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8001610:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8001614:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8001616:	f1bb 0f02 	cmp.w	fp, #2
 800161a:	bf08      	it	eq
 800161c:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800161e:	f013 0301 	ands.w	r3, r3, #1
 8001622:	d140      	bne.n	80016a6 <__gnu_unwind_pr_common+0xbe>
 8001624:	9301      	str	r3, [sp, #4]
 8001626:	f000 0308 	and.w	r3, r0, #8
 800162a:	9303      	str	r3, [sp, #12]
 800162c:	f8d4 8000 	ldr.w	r8, [r4]
 8001630:	f1b8 0f00 	cmp.w	r8, #0
 8001634:	d039      	beq.n	80016aa <__gnu_unwind_pr_common+0xc2>
 8001636:	2e02      	cmp	r6, #2
 8001638:	d043      	beq.n	80016c2 <__gnu_unwind_pr_common+0xda>
 800163a:	f8b4 8000 	ldrh.w	r8, [r4]
 800163e:	8867      	ldrh	r7, [r4, #2]
 8001640:	3404      	adds	r4, #4
 8001642:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001644:	f027 0a01 	bic.w	sl, r7, #1
 8001648:	210f      	movs	r1, #15
 800164a:	4648      	mov	r0, r9
 800164c:	449a      	add	sl, r3
 800164e:	f7ff ff5d 	bl	800150c <_Unwind_GetGR>
 8001652:	4582      	cmp	sl, r0
 8001654:	d833      	bhi.n	80016be <__gnu_unwind_pr_common+0xd6>
 8001656:	f028 0301 	bic.w	r3, r8, #1
 800165a:	449a      	add	sl, r3
 800165c:	4550      	cmp	r0, sl
 800165e:	bf2c      	ite	cs
 8001660:	2000      	movcs	r0, #0
 8001662:	2001      	movcc	r0, #1
 8001664:	007f      	lsls	r7, r7, #1
 8001666:	f007 0702 	and.w	r7, r7, #2
 800166a:	f008 0801 	and.w	r8, r8, #1
 800166e:	ea47 0708 	orr.w	r7, r7, r8
 8001672:	2f01      	cmp	r7, #1
 8001674:	d03e      	beq.n	80016f4 <__gnu_unwind_pr_common+0x10c>
 8001676:	d335      	bcc.n	80016e4 <__gnu_unwind_pr_common+0xfc>
 8001678:	2f02      	cmp	r7, #2
 800167a:	d11c      	bne.n	80016b6 <__gnu_unwind_pr_common+0xce>
 800167c:	6823      	ldr	r3, [r4, #0]
 800167e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001682:	9202      	str	r2, [sp, #8]
 8001684:	f1bb 0f00 	cmp.w	fp, #0
 8001688:	d176      	bne.n	8001778 <__gnu_unwind_pr_common+0x190>
 800168a:	b128      	cbz	r0, 8001698 <__gnu_unwind_pr_common+0xb0>
 800168c:	9903      	ldr	r1, [sp, #12]
 800168e:	2900      	cmp	r1, #0
 8001690:	d07e      	beq.n	8001790 <__gnu_unwind_pr_common+0x1a8>
 8001692:	2a00      	cmp	r2, #0
 8001694:	f000 80a6 	beq.w	80017e4 <__gnu_unwind_pr_common+0x1fc>
 8001698:	2b00      	cmp	r3, #0
 800169a:	db77      	blt.n	800178c <__gnu_unwind_pr_common+0x1a4>
 800169c:	9b02      	ldr	r3, [sp, #8]
 800169e:	3301      	adds	r3, #1
 80016a0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80016a4:	e7c2      	b.n	800162c <__gnu_unwind_pr_common+0x44>
 80016a6:	2300      	movs	r3, #0
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	2e02      	cmp	r6, #2
 80016ac:	dd3e      	ble.n	800172c <__gnu_unwind_pr_common+0x144>
 80016ae:	f7ff fe13 	bl	80012d8 <__gnu_unwind_24bit.isra.1>
 80016b2:	2800      	cmp	r0, #0
 80016b4:	d040      	beq.n	8001738 <__gnu_unwind_pr_common+0x150>
 80016b6:	2009      	movs	r0, #9
 80016b8:	b00b      	add	sp, #44	; 0x2c
 80016ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016be:	2000      	movs	r0, #0
 80016c0:	e7d0      	b.n	8001664 <__gnu_unwind_pr_common+0x7c>
 80016c2:	6867      	ldr	r7, [r4, #4]
 80016c4:	3408      	adds	r4, #8
 80016c6:	e7bc      	b.n	8001642 <__gnu_unwind_pr_common+0x5a>
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	dca3      	bgt.n	8001614 <__gnu_unwind_pr_common+0x2c>
 80016cc:	2102      	movs	r1, #2
 80016ce:	0c13      	lsrs	r3, r2, #16
 80016d0:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 80016d4:	0412      	lsls	r2, r2, #16
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80016dc:	9207      	str	r2, [sp, #28]
 80016de:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 80016e2:	e797      	b.n	8001614 <__gnu_unwind_pr_common+0x2c>
 80016e4:	f1bb 0f00 	cmp.w	fp, #0
 80016e8:	d002      	beq.n	80016f0 <__gnu_unwind_pr_common+0x108>
 80016ea:	2800      	cmp	r0, #0
 80016ec:	f040 80bd 	bne.w	800186a <__gnu_unwind_pr_common+0x282>
 80016f0:	3404      	adds	r4, #4
 80016f2:	e79b      	b.n	800162c <__gnu_unwind_pr_common+0x44>
 80016f4:	f1bb 0f00 	cmp.w	fp, #0
 80016f8:	d125      	bne.n	8001746 <__gnu_unwind_pr_common+0x15e>
 80016fa:	b1a8      	cbz	r0, 8001728 <__gnu_unwind_pr_common+0x140>
 80016fc:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001700:	1c99      	adds	r1, r3, #2
 8001702:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001706:	d0d6      	beq.n	80016b6 <__gnu_unwind_pr_common+0xce>
 8001708:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800170c:	3301      	adds	r3, #1
 800170e:	9106      	str	r1, [sp, #24]
 8001710:	f000 80a3 	beq.w	800185a <__gnu_unwind_pr_common+0x272>
 8001714:	1d20      	adds	r0, r4, #4
 8001716:	f7ff fdd9 	bl	80012cc <_Unwind_decode_typeinfo_ptr.isra.0>
 800171a:	ab06      	add	r3, sp, #24
 800171c:	4601      	mov	r1, r0
 800171e:	4628      	mov	r0, r5
 8001720:	f3af 8000 	nop.w
 8001724:	2800      	cmp	r0, #0
 8001726:	d177      	bne.n	8001818 <__gnu_unwind_pr_common+0x230>
 8001728:	3408      	adds	r4, #8
 800172a:	e77f      	b.n	800162c <__gnu_unwind_pr_common+0x44>
 800172c:	a907      	add	r1, sp, #28
 800172e:	4648      	mov	r0, r9
 8001730:	f000 faf0 	bl	8001d14 <__gnu_unwind_execute>
 8001734:	2800      	cmp	r0, #0
 8001736:	d1be      	bne.n	80016b6 <__gnu_unwind_pr_common+0xce>
 8001738:	9b01      	ldr	r3, [sp, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d15c      	bne.n	80017f8 <__gnu_unwind_pr_common+0x210>
 800173e:	2008      	movs	r0, #8
 8001740:	b00b      	add	sp, #44	; 0x2c
 8001742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001746:	210d      	movs	r1, #13
 8001748:	4648      	mov	r0, r9
 800174a:	6a2f      	ldr	r7, [r5, #32]
 800174c:	f7ff fede 	bl	800150c <_Unwind_GetGR>
 8001750:	4287      	cmp	r7, r0
 8001752:	d1e9      	bne.n	8001728 <__gnu_unwind_pr_common+0x140>
 8001754:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001756:	429c      	cmp	r4, r3
 8001758:	d1e6      	bne.n	8001728 <__gnu_unwind_pr_common+0x140>
 800175a:	4620      	mov	r0, r4
 800175c:	f7ff fcea 	bl	8001134 <selfrel_offset31>
 8001760:	210f      	movs	r1, #15
 8001762:	4602      	mov	r2, r0
 8001764:	4648      	mov	r0, r9
 8001766:	f7ff fef7 	bl	8001558 <_Unwind_SetGR>
 800176a:	4648      	mov	r0, r9
 800176c:	462a      	mov	r2, r5
 800176e:	2100      	movs	r1, #0
 8001770:	f7ff fef2 	bl	8001558 <_Unwind_SetGR>
 8001774:	2007      	movs	r0, #7
 8001776:	e79f      	b.n	80016b8 <__gnu_unwind_pr_common+0xd0>
 8001778:	210d      	movs	r1, #13
 800177a:	4648      	mov	r0, r9
 800177c:	6a2f      	ldr	r7, [r5, #32]
 800177e:	f7ff fec5 	bl	800150c <_Unwind_GetGR>
 8001782:	4287      	cmp	r7, r0
 8001784:	d058      	beq.n	8001838 <__gnu_unwind_pr_common+0x250>
 8001786:	6823      	ldr	r3, [r4, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	da87      	bge.n	800169c <__gnu_unwind_pr_common+0xb4>
 800178c:	3404      	adds	r4, #4
 800178e:	e785      	b.n	800169c <__gnu_unwind_pr_common+0xb4>
 8001790:	9b02      	ldr	r3, [sp, #8]
 8001792:	b33b      	cbz	r3, 80017e4 <__gnu_unwind_pr_common+0x1fc>
 8001794:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001798:	1d27      	adds	r7, r4, #4
 800179a:	f8cd b010 	str.w	fp, [sp, #16]
 800179e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80017a2:	46a3      	mov	fp, r4
 80017a4:	f8dd a008 	ldr.w	sl, [sp, #8]
 80017a8:	461c      	mov	r4, r3
 80017aa:	9605      	str	r6, [sp, #20]
 80017ac:	e002      	b.n	80017b4 <__gnu_unwind_pr_common+0x1cc>
 80017ae:	45b2      	cmp	sl, r6
 80017b0:	46b0      	mov	r8, r6
 80017b2:	d016      	beq.n	80017e2 <__gnu_unwind_pr_common+0x1fa>
 80017b4:	4638      	mov	r0, r7
 80017b6:	9406      	str	r4, [sp, #24]
 80017b8:	f7ff fd88 	bl	80012cc <_Unwind_decode_typeinfo_ptr.isra.0>
 80017bc:	ab06      	add	r3, sp, #24
 80017be:	4601      	mov	r1, r0
 80017c0:	2200      	movs	r2, #0
 80017c2:	4628      	mov	r0, r5
 80017c4:	f3af 8000 	nop.w
 80017c8:	f108 0601 	add.w	r6, r8, #1
 80017cc:	3704      	adds	r7, #4
 80017ce:	2800      	cmp	r0, #0
 80017d0:	d0ed      	beq.n	80017ae <__gnu_unwind_pr_common+0x1c6>
 80017d2:	9b02      	ldr	r3, [sp, #8]
 80017d4:	465c      	mov	r4, fp
 80017d6:	4543      	cmp	r3, r8
 80017d8:	f8dd b010 	ldr.w	fp, [sp, #16]
 80017dc:	9e05      	ldr	r6, [sp, #20]
 80017de:	d1d2      	bne.n	8001786 <__gnu_unwind_pr_common+0x19e>
 80017e0:	e000      	b.n	80017e4 <__gnu_unwind_pr_common+0x1fc>
 80017e2:	465c      	mov	r4, fp
 80017e4:	4648      	mov	r0, r9
 80017e6:	210d      	movs	r1, #13
 80017e8:	f7ff fe90 	bl	800150c <_Unwind_GetGR>
 80017ec:	9b06      	ldr	r3, [sp, #24]
 80017ee:	6228      	str	r0, [r5, #32]
 80017f0:	62ac      	str	r4, [r5, #40]	; 0x28
 80017f2:	626b      	str	r3, [r5, #36]	; 0x24
 80017f4:	2006      	movs	r0, #6
 80017f6:	e75f      	b.n	80016b8 <__gnu_unwind_pr_common+0xd0>
 80017f8:	210f      	movs	r1, #15
 80017fa:	4648      	mov	r0, r9
 80017fc:	f7ff fe86 	bl	800150c <_Unwind_GetGR>
 8001800:	210e      	movs	r1, #14
 8001802:	4602      	mov	r2, r0
 8001804:	4648      	mov	r0, r9
 8001806:	f7ff fea7 	bl	8001558 <_Unwind_SetGR>
 800180a:	4648      	mov	r0, r9
 800180c:	4a29      	ldr	r2, [pc, #164]	; (80018b4 <__gnu_unwind_pr_common+0x2cc>)
 800180e:	210f      	movs	r1, #15
 8001810:	f7ff fea2 	bl	8001558 <_Unwind_SetGR>
 8001814:	2007      	movs	r0, #7
 8001816:	e74f      	b.n	80016b8 <__gnu_unwind_pr_common+0xd0>
 8001818:	4607      	mov	r7, r0
 800181a:	210d      	movs	r1, #13
 800181c:	4648      	mov	r0, r9
 800181e:	f7ff fe75 	bl	800150c <_Unwind_GetGR>
 8001822:	2f02      	cmp	r7, #2
 8001824:	6228      	str	r0, [r5, #32]
 8001826:	d11d      	bne.n	8001864 <__gnu_unwind_pr_common+0x27c>
 8001828:	462b      	mov	r3, r5
 800182a:	9a06      	ldr	r2, [sp, #24]
 800182c:	f843 2f2c 	str.w	r2, [r3, #44]!
 8001830:	626b      	str	r3, [r5, #36]	; 0x24
 8001832:	62ac      	str	r4, [r5, #40]	; 0x28
 8001834:	2006      	movs	r0, #6
 8001836:	e73f      	b.n	80016b8 <__gnu_unwind_pr_common+0xd0>
 8001838:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800183a:	429c      	cmp	r4, r3
 800183c:	d1a3      	bne.n	8001786 <__gnu_unwind_pr_common+0x19e>
 800183e:	2204      	movs	r2, #4
 8001840:	2700      	movs	r7, #0
 8001842:	9902      	ldr	r1, [sp, #8]
 8001844:	18a3      	adds	r3, r4, r2
 8001846:	62a9      	str	r1, [r5, #40]	; 0x28
 8001848:	62ef      	str	r7, [r5, #44]	; 0x2c
 800184a:	632a      	str	r2, [r5, #48]	; 0x30
 800184c:	636b      	str	r3, [r5, #52]	; 0x34
 800184e:	6823      	ldr	r3, [r4, #0]
 8001850:	42bb      	cmp	r3, r7
 8001852:	db1d      	blt.n	8001890 <__gnu_unwind_pr_common+0x2a8>
 8001854:	2301      	movs	r3, #1
 8001856:	9301      	str	r3, [sp, #4]
 8001858:	e720      	b.n	800169c <__gnu_unwind_pr_common+0xb4>
 800185a:	4648      	mov	r0, r9
 800185c:	210d      	movs	r1, #13
 800185e:	f7ff fe55 	bl	800150c <_Unwind_GetGR>
 8001862:	6228      	str	r0, [r5, #32]
 8001864:	9b06      	ldr	r3, [sp, #24]
 8001866:	626b      	str	r3, [r5, #36]	; 0x24
 8001868:	e7e3      	b.n	8001832 <__gnu_unwind_pr_common+0x24a>
 800186a:	4620      	mov	r0, r4
 800186c:	f7ff fc62 	bl	8001134 <selfrel_offset31>
 8001870:	3404      	adds	r4, #4
 8001872:	4606      	mov	r6, r0
 8001874:	63ac      	str	r4, [r5, #56]	; 0x38
 8001876:	4628      	mov	r0, r5
 8001878:	f3af 8000 	nop.w
 800187c:	2800      	cmp	r0, #0
 800187e:	f43f af1a 	beq.w	80016b6 <__gnu_unwind_pr_common+0xce>
 8001882:	4648      	mov	r0, r9
 8001884:	4632      	mov	r2, r6
 8001886:	210f      	movs	r1, #15
 8001888:	f7ff fe66 	bl	8001558 <_Unwind_SetGR>
 800188c:	2007      	movs	r0, #7
 800188e:	e713      	b.n	80016b8 <__gnu_unwind_pr_common+0xd0>
 8001890:	4608      	mov	r0, r1
 8001892:	3001      	adds	r0, #1
 8001894:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001898:	f7ff fc4c 	bl	8001134 <selfrel_offset31>
 800189c:	210f      	movs	r1, #15
 800189e:	4602      	mov	r2, r0
 80018a0:	4648      	mov	r0, r9
 80018a2:	f7ff fe59 	bl	8001558 <_Unwind_SetGR>
 80018a6:	4648      	mov	r0, r9
 80018a8:	462a      	mov	r2, r5
 80018aa:	4639      	mov	r1, r7
 80018ac:	f7ff fe54 	bl	8001558 <_Unwind_SetGR>
 80018b0:	2007      	movs	r0, #7
 80018b2:	e701      	b.n	80016b8 <__gnu_unwind_pr_common+0xd0>
 80018b4:	00000000 	.word	0x00000000

080018b8 <__aeabi_unwind_cpp_pr0>:
 80018b8:	2300      	movs	r3, #0
 80018ba:	e695      	b.n	80015e8 <__gnu_unwind_pr_common>

080018bc <__aeabi_unwind_cpp_pr1>:
 80018bc:	2301      	movs	r3, #1
 80018be:	e693      	b.n	80015e8 <__gnu_unwind_pr_common>

080018c0 <__aeabi_unwind_cpp_pr2>:
 80018c0:	2302      	movs	r3, #2
 80018c2:	e691      	b.n	80015e8 <__gnu_unwind_pr_common>

080018c4 <_Unwind_VRS_Pop>:
 80018c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018c6:	4604      	mov	r4, r0
 80018c8:	b0c5      	sub	sp, #276	; 0x114
 80018ca:	2904      	cmp	r1, #4
 80018cc:	d80d      	bhi.n	80018ea <_Unwind_VRS_Pop+0x26>
 80018ce:	e8df f001 	tbb	[pc, r1]
 80018d2:	0355      	.short	0x0355
 80018d4:	310c      	.short	0x310c
 80018d6:	0f          	.byte	0x0f
 80018d7:	00          	.byte	0x00
 80018d8:	2b01      	cmp	r3, #1
 80018da:	ea4f 4612 	mov.w	r6, r2, lsr #16
 80018de:	b295      	uxth	r5, r2
 80018e0:	d164      	bne.n	80019ac <_Unwind_VRS_Pop+0xe8>
 80018e2:	1972      	adds	r2, r6, r5
 80018e4:	2a10      	cmp	r2, #16
 80018e6:	f240 809d 	bls.w	8001a24 <_Unwind_VRS_Pop+0x160>
 80018ea:	2002      	movs	r0, #2
 80018ec:	b045      	add	sp, #276	; 0x114
 80018ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d1fa      	bne.n	80018ea <_Unwind_VRS_Pop+0x26>
 80018f4:	2a10      	cmp	r2, #16
 80018f6:	d8f8      	bhi.n	80018ea <_Unwind_VRS_Pop+0x26>
 80018f8:	6823      	ldr	r3, [r4, #0]
 80018fa:	06d8      	lsls	r0, r3, #27
 80018fc:	f100 80c8 	bmi.w	8001a90 <_Unwind_VRS_Pop+0x1cc>
 8001900:	ae22      	add	r6, sp, #136	; 0x88
 8001902:	4630      	mov	r0, r6
 8001904:	9201      	str	r2, [sp, #4]
 8001906:	2501      	movs	r5, #1
 8001908:	f000 f974 	bl	8001bf4 <__gnu_Unwind_Save_WMMXC>
 800190c:	2300      	movs	r3, #0
 800190e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001910:	9a01      	ldr	r2, [sp, #4]
 8001912:	fa05 f103 	lsl.w	r1, r5, r3
 8001916:	4211      	tst	r1, r2
 8001918:	d003      	beq.n	8001922 <_Unwind_VRS_Pop+0x5e>
 800191a:	6801      	ldr	r1, [r0, #0]
 800191c:	3004      	adds	r0, #4
 800191e:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8001922:	3301      	adds	r3, #1
 8001924:	2b04      	cmp	r3, #4
 8001926:	d1f4      	bne.n	8001912 <_Unwind_VRS_Pop+0x4e>
 8001928:	63a0      	str	r0, [r4, #56]	; 0x38
 800192a:	4630      	mov	r0, r6
 800192c:	f000 f958 	bl	8001be0 <__gnu_Unwind_Restore_WMMXC>
 8001930:	2000      	movs	r0, #0
 8001932:	e7db      	b.n	80018ec <_Unwind_VRS_Pop+0x28>
 8001934:	2b03      	cmp	r3, #3
 8001936:	d1d8      	bne.n	80018ea <_Unwind_VRS_Pop+0x26>
 8001938:	0c15      	lsrs	r5, r2, #16
 800193a:	b297      	uxth	r7, r2
 800193c:	19eb      	adds	r3, r5, r7
 800193e:	2b10      	cmp	r3, #16
 8001940:	d8d3      	bhi.n	80018ea <_Unwind_VRS_Pop+0x26>
 8001942:	6823      	ldr	r3, [r4, #0]
 8001944:	071e      	lsls	r6, r3, #28
 8001946:	f100 80b7 	bmi.w	8001ab8 <_Unwind_VRS_Pop+0x1f4>
 800194a:	ae22      	add	r6, sp, #136	; 0x88
 800194c:	4630      	mov	r0, r6
 800194e:	f000 f925 	bl	8001b9c <__gnu_Unwind_Save_WMMXD>
 8001952:	00ed      	lsls	r5, r5, #3
 8001954:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001956:	b15f      	cbz	r7, 8001970 <_Unwind_VRS_Pop+0xac>
 8001958:	3d04      	subs	r5, #4
 800195a:	4603      	mov	r3, r0
 800195c:	1971      	adds	r1, r6, r5
 800195e:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 8001962:	f853 2b04 	ldr.w	r2, [r3], #4
 8001966:	4283      	cmp	r3, r0
 8001968:	f841 2f04 	str.w	r2, [r1, #4]!
 800196c:	d1f9      	bne.n	8001962 <_Unwind_VRS_Pop+0x9e>
 800196e:	4618      	mov	r0, r3
 8001970:	63a0      	str	r0, [r4, #56]	; 0x38
 8001972:	4630      	mov	r0, r6
 8001974:	f000 f8f0 	bl	8001b58 <__gnu_Unwind_Restore_WMMXD>
 8001978:	2000      	movs	r0, #0
 800197a:	e7b7      	b.n	80018ec <_Unwind_VRS_Pop+0x28>
 800197c:	2b00      	cmp	r3, #0
 800197e:	d1b4      	bne.n	80018ea <_Unwind_VRS_Pop+0x26>
 8001980:	2701      	movs	r7, #1
 8001982:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8001984:	b296      	uxth	r6, r2
 8001986:	1d20      	adds	r0, r4, #4
 8001988:	fa07 f103 	lsl.w	r1, r7, r3
 800198c:	4231      	tst	r1, r6
 800198e:	f103 0301 	add.w	r3, r3, #1
 8001992:	d002      	beq.n	800199a <_Unwind_VRS_Pop+0xd6>
 8001994:	6829      	ldr	r1, [r5, #0]
 8001996:	3504      	adds	r5, #4
 8001998:	6001      	str	r1, [r0, #0]
 800199a:	2b10      	cmp	r3, #16
 800199c:	f100 0004 	add.w	r0, r0, #4
 80019a0:	d1f2      	bne.n	8001988 <_Unwind_VRS_Pop+0xc4>
 80019a2:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 80019a6:	d13b      	bne.n	8001a20 <_Unwind_VRS_Pop+0x15c>
 80019a8:	63a5      	str	r5, [r4, #56]	; 0x38
 80019aa:	e79f      	b.n	80018ec <_Unwind_VRS_Pop+0x28>
 80019ac:	2b05      	cmp	r3, #5
 80019ae:	d19c      	bne.n	80018ea <_Unwind_VRS_Pop+0x26>
 80019b0:	1977      	adds	r7, r6, r5
 80019b2:	2f20      	cmp	r7, #32
 80019b4:	d899      	bhi.n	80018ea <_Unwind_VRS_Pop+0x26>
 80019b6:	2e0f      	cmp	r6, #15
 80019b8:	d966      	bls.n	8001a88 <_Unwind_VRS_Pop+0x1c4>
 80019ba:	462f      	mov	r7, r5
 80019bc:	2d00      	cmp	r5, #0
 80019be:	d13a      	bne.n	8001a36 <_Unwind_VRS_Pop+0x172>
 80019c0:	462a      	mov	r2, r5
 80019c2:	2700      	movs	r7, #0
 80019c4:	2a00      	cmp	r2, #0
 80019c6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80019c8:	dd72      	ble.n	8001ab0 <_Unwind_VRS_Pop+0x1ec>
 80019ca:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80019ce:	4601      	mov	r1, r0
 80019d0:	a844      	add	r0, sp, #272	; 0x110
 80019d2:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 80019d6:	388c      	subs	r0, #140	; 0x8c
 80019d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80019dc:	4291      	cmp	r1, r2
 80019de:	f840 5f04 	str.w	r5, [r0, #4]!
 80019e2:	d1f9      	bne.n	80019d8 <_Unwind_VRS_Pop+0x114>
 80019e4:	4608      	mov	r0, r1
 80019e6:	b197      	cbz	r7, 8001a0e <_Unwind_VRS_Pop+0x14a>
 80019e8:	2e10      	cmp	r6, #16
 80019ea:	4632      	mov	r2, r6
 80019ec:	bf38      	it	cc
 80019ee:	2210      	movcc	r2, #16
 80019f0:	a944      	add	r1, sp, #272	; 0x110
 80019f2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80019f6:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 80019fa:	0079      	lsls	r1, r7, #1
 80019fc:	3a04      	subs	r2, #4
 80019fe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8001a02:	f850 5b04 	ldr.w	r5, [r0], #4
 8001a06:	4288      	cmp	r0, r1
 8001a08:	f842 5f04 	str.w	r5, [r2, #4]!
 8001a0c:	d1f9      	bne.n	8001a02 <_Unwind_VRS_Pop+0x13e>
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d048      	beq.n	8001aa4 <_Unwind_VRS_Pop+0x1e0>
 8001a12:	2e0f      	cmp	r6, #15
 8001a14:	63a1      	str	r1, [r4, #56]	; 0x38
 8001a16:	d933      	bls.n	8001a80 <_Unwind_VRS_Pop+0x1bc>
 8001a18:	b117      	cbz	r7, 8001a20 <_Unwind_VRS_Pop+0x15c>
 8001a1a:	a802      	add	r0, sp, #8
 8001a1c:	f000 f894 	bl	8001b48 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001a20:	2000      	movs	r0, #0
 8001a22:	e763      	b.n	80018ec <_Unwind_VRS_Pop+0x28>
 8001a24:	2e0f      	cmp	r6, #15
 8001a26:	f63f af60 	bhi.w	80018ea <_Unwind_VRS_Pop+0x26>
 8001a2a:	2700      	movs	r7, #0
 8001a2c:	6822      	ldr	r2, [r4, #0]
 8001a2e:	07d1      	lsls	r1, r2, #31
 8001a30:	d417      	bmi.n	8001a62 <_Unwind_VRS_Pop+0x19e>
 8001a32:	2f00      	cmp	r7, #0
 8001a34:	d060      	beq.n	8001af8 <_Unwind_VRS_Pop+0x234>
 8001a36:	6822      	ldr	r2, [r4, #0]
 8001a38:	0751      	lsls	r1, r2, #29
 8001a3a:	d445      	bmi.n	8001ac8 <_Unwind_VRS_Pop+0x204>
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d04d      	beq.n	8001adc <_Unwind_VRS_Pop+0x218>
 8001a40:	2e0f      	cmp	r6, #15
 8001a42:	d806      	bhi.n	8001a52 <_Unwind_VRS_Pop+0x18e>
 8001a44:	a822      	add	r0, sp, #136	; 0x88
 8001a46:	9301      	str	r3, [sp, #4]
 8001a48:	f000 f87a 	bl	8001b40 <__gnu_Unwind_Save_VFP_D>
 8001a4c:	9b01      	ldr	r3, [sp, #4]
 8001a4e:	2f00      	cmp	r7, #0
 8001a50:	d0b6      	beq.n	80019c0 <_Unwind_VRS_Pop+0xfc>
 8001a52:	a802      	add	r0, sp, #8
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	f000 f87b 	bl	8001b50 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001a5a:	9b01      	ldr	r3, [sp, #4]
 8001a5c:	f1c6 0210 	rsb	r2, r6, #16
 8001a60:	e7b0      	b.n	80019c4 <_Unwind_VRS_Pop+0x100>
 8001a62:	f022 0101 	bic.w	r1, r2, #1
 8001a66:	2b05      	cmp	r3, #5
 8001a68:	6021      	str	r1, [r4, #0]
 8001a6a:	9301      	str	r3, [sp, #4]
 8001a6c:	4620      	mov	r0, r4
 8001a6e:	d03b      	beq.n	8001ae8 <_Unwind_VRS_Pop+0x224>
 8001a70:	f022 0203 	bic.w	r2, r2, #3
 8001a74:	f840 2b48 	str.w	r2, [r0], #72
 8001a78:	f000 f85a 	bl	8001b30 <__gnu_Unwind_Save_VFP>
 8001a7c:	9b01      	ldr	r3, [sp, #4]
 8001a7e:	e7d8      	b.n	8001a32 <_Unwind_VRS_Pop+0x16e>
 8001a80:	a822      	add	r0, sp, #136	; 0x88
 8001a82:	f000 f859 	bl	8001b38 <__gnu_Unwind_Restore_VFP_D>
 8001a86:	e7c7      	b.n	8001a18 <_Unwind_VRS_Pop+0x154>
 8001a88:	2f10      	cmp	r7, #16
 8001a8a:	d9ce      	bls.n	8001a2a <_Unwind_VRS_Pop+0x166>
 8001a8c:	3f10      	subs	r7, #16
 8001a8e:	e7cd      	b.n	8001a2c <_Unwind_VRS_Pop+0x168>
 8001a90:	f023 0310 	bic.w	r3, r3, #16
 8001a94:	6023      	str	r3, [r4, #0]
 8001a96:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001a9a:	9201      	str	r2, [sp, #4]
 8001a9c:	f000 f8aa 	bl	8001bf4 <__gnu_Unwind_Save_WMMXC>
 8001aa0:	9a01      	ldr	r2, [sp, #4]
 8001aa2:	e72d      	b.n	8001900 <_Unwind_VRS_Pop+0x3c>
 8001aa4:	3104      	adds	r1, #4
 8001aa6:	63a1      	str	r1, [r4, #56]	; 0x38
 8001aa8:	a822      	add	r0, sp, #136	; 0x88
 8001aaa:	f000 f83d 	bl	8001b28 <__gnu_Unwind_Restore_VFP>
 8001aae:	e7b7      	b.n	8001a20 <_Unwind_VRS_Pop+0x15c>
 8001ab0:	2f00      	cmp	r7, #0
 8001ab2:	d199      	bne.n	80019e8 <_Unwind_VRS_Pop+0x124>
 8001ab4:	4601      	mov	r1, r0
 8001ab6:	e7aa      	b.n	8001a0e <_Unwind_VRS_Pop+0x14a>
 8001ab8:	f023 0308 	bic.w	r3, r3, #8
 8001abc:	6023      	str	r3, [r4, #0]
 8001abe:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8001ac2:	f000 f86b 	bl	8001b9c <__gnu_Unwind_Save_WMMXD>
 8001ac6:	e740      	b.n	800194a <_Unwind_VRS_Pop+0x86>
 8001ac8:	4620      	mov	r0, r4
 8001aca:	f022 0204 	bic.w	r2, r2, #4
 8001ace:	f840 2bd0 	str.w	r2, [r0], #208
 8001ad2:	9301      	str	r3, [sp, #4]
 8001ad4:	f000 f83c 	bl	8001b50 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001ad8:	9b01      	ldr	r3, [sp, #4]
 8001ada:	e7af      	b.n	8001a3c <_Unwind_VRS_Pop+0x178>
 8001adc:	a822      	add	r0, sp, #136	; 0x88
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	f000 f826 	bl	8001b30 <__gnu_Unwind_Save_VFP>
 8001ae4:	9b01      	ldr	r3, [sp, #4]
 8001ae6:	e7b9      	b.n	8001a5c <_Unwind_VRS_Pop+0x198>
 8001ae8:	f041 0102 	orr.w	r1, r1, #2
 8001aec:	f840 1b48 	str.w	r1, [r0], #72
 8001af0:	f000 f826 	bl	8001b40 <__gnu_Unwind_Save_VFP_D>
 8001af4:	9b01      	ldr	r3, [sp, #4]
 8001af6:	e79c      	b.n	8001a32 <_Unwind_VRS_Pop+0x16e>
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d003      	beq.n	8001b04 <_Unwind_VRS_Pop+0x240>
 8001afc:	2e0f      	cmp	r6, #15
 8001afe:	f63f af5f 	bhi.w	80019c0 <_Unwind_VRS_Pop+0xfc>
 8001b02:	e79f      	b.n	8001a44 <_Unwind_VRS_Pop+0x180>
 8001b04:	a822      	add	r0, sp, #136	; 0x88
 8001b06:	9301      	str	r3, [sp, #4]
 8001b08:	f000 f812 	bl	8001b30 <__gnu_Unwind_Save_VFP>
 8001b0c:	9b01      	ldr	r3, [sp, #4]
 8001b0e:	e757      	b.n	80019c0 <_Unwind_VRS_Pop+0xfc>

08001b10 <__restore_core_regs>:
 8001b10:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001b14:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001b18:	469c      	mov	ip, r3
 8001b1a:	46a6      	mov	lr, r4
 8001b1c:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001b20:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001b24:	46e5      	mov	sp, ip
 8001b26:	bd00      	pop	{pc}

08001b28 <__gnu_Unwind_Restore_VFP>:
 8001b28:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop

08001b30 <__gnu_Unwind_Save_VFP>:
 8001b30:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop

08001b38 <__gnu_Unwind_Restore_VFP_D>:
 8001b38:	ec90 0b20 	vldmia	r0, {d0-d15}
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop

08001b40 <__gnu_Unwind_Save_VFP_D>:
 8001b40:	ec80 0b20 	vstmia	r0, {d0-d15}
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop

08001b48 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8001b48:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop

08001b50 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8001b50:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop

08001b58 <__gnu_Unwind_Restore_WMMXD>:
 8001b58:	ecf0 0102 	ldfe	f0, [r0], #8
 8001b5c:	ecf0 1102 	ldfe	f1, [r0], #8
 8001b60:	ecf0 2102 	ldfe	f2, [r0], #8
 8001b64:	ecf0 3102 	ldfe	f3, [r0], #8
 8001b68:	ecf0 4102 	ldfe	f4, [r0], #8
 8001b6c:	ecf0 5102 	ldfe	f5, [r0], #8
 8001b70:	ecf0 6102 	ldfe	f6, [r0], #8
 8001b74:	ecf0 7102 	ldfe	f7, [r0], #8
 8001b78:	ecf0 8102 	ldfp	f0, [r0], #8
 8001b7c:	ecf0 9102 	ldfp	f1, [r0], #8
 8001b80:	ecf0 a102 	ldfp	f2, [r0], #8
 8001b84:	ecf0 b102 	ldfp	f3, [r0], #8
 8001b88:	ecf0 c102 	ldfp	f4, [r0], #8
 8001b8c:	ecf0 d102 	ldfp	f5, [r0], #8
 8001b90:	ecf0 e102 	ldfp	f6, [r0], #8
 8001b94:	ecf0 f102 	ldfp	f7, [r0], #8
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop

08001b9c <__gnu_Unwind_Save_WMMXD>:
 8001b9c:	ece0 0102 	stfe	f0, [r0], #8
 8001ba0:	ece0 1102 	stfe	f1, [r0], #8
 8001ba4:	ece0 2102 	stfe	f2, [r0], #8
 8001ba8:	ece0 3102 	stfe	f3, [r0], #8
 8001bac:	ece0 4102 	stfe	f4, [r0], #8
 8001bb0:	ece0 5102 	stfe	f5, [r0], #8
 8001bb4:	ece0 6102 	stfe	f6, [r0], #8
 8001bb8:	ece0 7102 	stfe	f7, [r0], #8
 8001bbc:	ece0 8102 	stfp	f0, [r0], #8
 8001bc0:	ece0 9102 	stfp	f1, [r0], #8
 8001bc4:	ece0 a102 	stfp	f2, [r0], #8
 8001bc8:	ece0 b102 	stfp	f3, [r0], #8
 8001bcc:	ece0 c102 	stfp	f4, [r0], #8
 8001bd0:	ece0 d102 	stfp	f5, [r0], #8
 8001bd4:	ece0 e102 	stfp	f6, [r0], #8
 8001bd8:	ece0 f102 	stfp	f7, [r0], #8
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop

08001be0 <__gnu_Unwind_Restore_WMMXC>:
 8001be0:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001be4:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001be8:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001bec:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop

08001bf4 <__gnu_Unwind_Save_WMMXC>:
 8001bf4:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001bf8:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001bfc:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001c00:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop

08001c08 <_Unwind_RaiseException>:
 8001c08:	46ec      	mov	ip, sp
 8001c0a:	b500      	push	{lr}
 8001c0c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001c10:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001c14:	f04f 0300 	mov.w	r3, #0
 8001c18:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001c1c:	a901      	add	r1, sp, #4
 8001c1e:	f7ff fbed 	bl	80013fc <__gnu_Unwind_RaiseException>
 8001c22:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001c26:	b012      	add	sp, #72	; 0x48
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop

08001c2c <_Unwind_Resume>:
 8001c2c:	46ec      	mov	ip, sp
 8001c2e:	b500      	push	{lr}
 8001c30:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001c34:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001c38:	f04f 0300 	mov.w	r3, #0
 8001c3c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001c40:	a901      	add	r1, sp, #4
 8001c42:	f7ff fc15 	bl	8001470 <__gnu_Unwind_Resume>
 8001c46:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001c4a:	b012      	add	sp, #72	; 0x48
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop

08001c50 <_Unwind_Resume_or_Rethrow>:
 8001c50:	46ec      	mov	ip, sp
 8001c52:	b500      	push	{lr}
 8001c54:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001c58:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001c5c:	f04f 0300 	mov.w	r3, #0
 8001c60:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001c64:	a901      	add	r1, sp, #4
 8001c66:	f7ff fc25 	bl	80014b4 <__gnu_Unwind_Resume_or_Rethrow>
 8001c6a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001c6e:	b012      	add	sp, #72	; 0x48
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop

08001c74 <_Unwind_ForcedUnwind>:
 8001c74:	46ec      	mov	ip, sp
 8001c76:	b500      	push	{lr}
 8001c78:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001c7c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001c80:	f04f 0300 	mov.w	r3, #0
 8001c84:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001c88:	ab01      	add	r3, sp, #4
 8001c8a:	f7ff fbe7 	bl	800145c <__gnu_Unwind_ForcedUnwind>
 8001c8e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001c92:	b012      	add	sp, #72	; 0x48
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop

08001c98 <_Unwind_Backtrace>:
 8001c98:	46ec      	mov	ip, sp
 8001c9a:	b500      	push	{lr}
 8001c9c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001ca0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001ca4:	f04f 0300 	mov.w	r3, #0
 8001ca8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001cac:	aa01      	add	r2, sp, #4
 8001cae:	f7ff fc61 	bl	8001574 <__gnu_Unwind_Backtrace>
 8001cb2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001cb6:	b012      	add	sp, #72	; 0x48
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop

08001cbc <next_unwind_byte>:
 8001cbc:	7a02      	ldrb	r2, [r0, #8]
 8001cbe:	b91a      	cbnz	r2, 8001cc8 <next_unwind_byte+0xc>
 8001cc0:	7a43      	ldrb	r3, [r0, #9]
 8001cc2:	b943      	cbnz	r3, 8001cd6 <next_unwind_byte+0x1a>
 8001cc4:	20b0      	movs	r0, #176	; 0xb0
 8001cc6:	4770      	bx	lr
 8001cc8:	6803      	ldr	r3, [r0, #0]
 8001cca:	3a01      	subs	r2, #1
 8001ccc:	7202      	strb	r2, [r0, #8]
 8001cce:	021a      	lsls	r2, r3, #8
 8001cd0:	6002      	str	r2, [r0, #0]
 8001cd2:	0e18      	lsrs	r0, r3, #24
 8001cd4:	4770      	bx	lr
 8001cd6:	2103      	movs	r1, #3
 8001cd8:	6842      	ldr	r2, [r0, #4]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	b410      	push	{r4}
 8001cde:	7243      	strb	r3, [r0, #9]
 8001ce0:	6813      	ldr	r3, [r2, #0]
 8001ce2:	1d14      	adds	r4, r2, #4
 8001ce4:	7201      	strb	r1, [r0, #8]
 8001ce6:	021a      	lsls	r2, r3, #8
 8001ce8:	6044      	str	r4, [r0, #4]
 8001cea:	6002      	str	r2, [r0, #0]
 8001cec:	bc10      	pop	{r4}
 8001cee:	0e18      	lsrs	r0, r3, #24
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop

08001cf4 <_Unwind_GetGR.constprop.0>:
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	b500      	push	{lr}
 8001cf8:	b085      	sub	sp, #20
 8001cfa:	aa03      	add	r2, sp, #12
 8001cfc:	9200      	str	r2, [sp, #0]
 8001cfe:	4619      	mov	r1, r3
 8001d00:	220c      	movs	r2, #12
 8001d02:	f7ff fbe9 	bl	80014d8 <_Unwind_VRS_Get>
 8001d06:	9803      	ldr	r0, [sp, #12]
 8001d08:	b005      	add	sp, #20
 8001d0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d0e:	bf00      	nop

08001d10 <unwind_UCB_from_context>:
 8001d10:	e7f0      	b.n	8001cf4 <_Unwind_GetGR.constprop.0>
 8001d12:	bf00      	nop

08001d14 <__gnu_unwind_execute>:
 8001d14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d18:	4606      	mov	r6, r0
 8001d1a:	460f      	mov	r7, r1
 8001d1c:	f04f 0800 	mov.w	r8, #0
 8001d20:	b085      	sub	sp, #20
 8001d22:	4638      	mov	r0, r7
 8001d24:	f7ff ffca 	bl	8001cbc <next_unwind_byte>
 8001d28:	28b0      	cmp	r0, #176	; 0xb0
 8001d2a:	4604      	mov	r4, r0
 8001d2c:	d023      	beq.n	8001d76 <__gnu_unwind_execute+0x62>
 8001d2e:	0605      	lsls	r5, r0, #24
 8001d30:	d427      	bmi.n	8001d82 <__gnu_unwind_execute+0x6e>
 8001d32:	2300      	movs	r3, #0
 8001d34:	f10d 090c 	add.w	r9, sp, #12
 8001d38:	4619      	mov	r1, r3
 8001d3a:	0085      	lsls	r5, r0, #2
 8001d3c:	220d      	movs	r2, #13
 8001d3e:	f8cd 9000 	str.w	r9, [sp]
 8001d42:	4630      	mov	r0, r6
 8001d44:	f7ff fbc8 	bl	80014d8 <_Unwind_VRS_Get>
 8001d48:	b2ed      	uxtb	r5, r5
 8001d4a:	9b03      	ldr	r3, [sp, #12]
 8001d4c:	0660      	lsls	r0, r4, #25
 8001d4e:	f105 0504 	add.w	r5, r5, #4
 8001d52:	bf4c      	ite	mi
 8001d54:	1b5d      	submi	r5, r3, r5
 8001d56:	18ed      	addpl	r5, r5, r3
 8001d58:	2300      	movs	r3, #0
 8001d5a:	220d      	movs	r2, #13
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f8cd 9000 	str.w	r9, [sp]
 8001d62:	4630      	mov	r0, r6
 8001d64:	9503      	str	r5, [sp, #12]
 8001d66:	f7ff fbdd 	bl	8001524 <_Unwind_VRS_Set>
 8001d6a:	4638      	mov	r0, r7
 8001d6c:	f7ff ffa6 	bl	8001cbc <next_unwind_byte>
 8001d70:	28b0      	cmp	r0, #176	; 0xb0
 8001d72:	4604      	mov	r4, r0
 8001d74:	d1db      	bne.n	8001d2e <__gnu_unwind_execute+0x1a>
 8001d76:	f1b8 0f00 	cmp.w	r8, #0
 8001d7a:	f000 8094 	beq.w	8001ea6 <__gnu_unwind_execute+0x192>
 8001d7e:	2000      	movs	r0, #0
 8001d80:	e01c      	b.n	8001dbc <__gnu_unwind_execute+0xa8>
 8001d82:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001d86:	2b80      	cmp	r3, #128	; 0x80
 8001d88:	d05c      	beq.n	8001e44 <__gnu_unwind_execute+0x130>
 8001d8a:	2b90      	cmp	r3, #144	; 0x90
 8001d8c:	d019      	beq.n	8001dc2 <__gnu_unwind_execute+0xae>
 8001d8e:	2ba0      	cmp	r3, #160	; 0xa0
 8001d90:	d02c      	beq.n	8001dec <__gnu_unwind_execute+0xd8>
 8001d92:	2bb0      	cmp	r3, #176	; 0xb0
 8001d94:	d03e      	beq.n	8001e14 <__gnu_unwind_execute+0x100>
 8001d96:	2bc0      	cmp	r3, #192	; 0xc0
 8001d98:	d06b      	beq.n	8001e72 <__gnu_unwind_execute+0x15e>
 8001d9a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001d9e:	2bd0      	cmp	r3, #208	; 0xd0
 8001da0:	d10b      	bne.n	8001dba <__gnu_unwind_execute+0xa6>
 8001da2:	f000 0207 	and.w	r2, r0, #7
 8001da6:	3201      	adds	r2, #1
 8001da8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001dac:	2305      	movs	r3, #5
 8001dae:	2101      	movs	r1, #1
 8001db0:	4630      	mov	r0, r6
 8001db2:	f7ff fd87 	bl	80018c4 <_Unwind_VRS_Pop>
 8001db6:	2800      	cmp	r0, #0
 8001db8:	d0b3      	beq.n	8001d22 <__gnu_unwind_execute+0xe>
 8001dba:	2009      	movs	r0, #9
 8001dbc:	b005      	add	sp, #20
 8001dbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001dc2:	f000 030d 	and.w	r3, r0, #13
 8001dc6:	2b0d      	cmp	r3, #13
 8001dc8:	d0f7      	beq.n	8001dba <__gnu_unwind_execute+0xa6>
 8001dca:	2300      	movs	r3, #0
 8001dcc:	ad03      	add	r5, sp, #12
 8001dce:	f000 020f 	and.w	r2, r0, #15
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	9500      	str	r5, [sp, #0]
 8001dd6:	4630      	mov	r0, r6
 8001dd8:	f7ff fb7e 	bl	80014d8 <_Unwind_VRS_Get>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	9500      	str	r5, [sp, #0]
 8001de0:	4619      	mov	r1, r3
 8001de2:	220d      	movs	r2, #13
 8001de4:	4630      	mov	r0, r6
 8001de6:	f7ff fb9d 	bl	8001524 <_Unwind_VRS_Set>
 8001dea:	e79a      	b.n	8001d22 <__gnu_unwind_execute+0xe>
 8001dec:	43c3      	mvns	r3, r0
 8001dee:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	411a      	asrs	r2, r3
 8001df8:	2300      	movs	r3, #0
 8001dfa:	0701      	lsls	r1, r0, #28
 8001dfc:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001e00:	bf48      	it	mi
 8001e02:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001e06:	4619      	mov	r1, r3
 8001e08:	4630      	mov	r0, r6
 8001e0a:	f7ff fd5b 	bl	80018c4 <_Unwind_VRS_Pop>
 8001e0e:	2800      	cmp	r0, #0
 8001e10:	d1d3      	bne.n	8001dba <__gnu_unwind_execute+0xa6>
 8001e12:	e786      	b.n	8001d22 <__gnu_unwind_execute+0xe>
 8001e14:	28b1      	cmp	r0, #177	; 0xb1
 8001e16:	d057      	beq.n	8001ec8 <__gnu_unwind_execute+0x1b4>
 8001e18:	28b2      	cmp	r0, #178	; 0xb2
 8001e1a:	d068      	beq.n	8001eee <__gnu_unwind_execute+0x1da>
 8001e1c:	28b3      	cmp	r0, #179	; 0xb3
 8001e1e:	f000 8095 	beq.w	8001f4c <__gnu_unwind_execute+0x238>
 8001e22:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001e26:	2bb4      	cmp	r3, #180	; 0xb4
 8001e28:	d0c7      	beq.n	8001dba <__gnu_unwind_execute+0xa6>
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	f000 0207 	and.w	r2, r0, #7
 8001e30:	441a      	add	r2, r3
 8001e32:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001e36:	4619      	mov	r1, r3
 8001e38:	4630      	mov	r0, r6
 8001e3a:	f7ff fd43 	bl	80018c4 <_Unwind_VRS_Pop>
 8001e3e:	2800      	cmp	r0, #0
 8001e40:	d1bb      	bne.n	8001dba <__gnu_unwind_execute+0xa6>
 8001e42:	e76e      	b.n	8001d22 <__gnu_unwind_execute+0xe>
 8001e44:	4638      	mov	r0, r7
 8001e46:	f7ff ff39 	bl	8001cbc <next_unwind_byte>
 8001e4a:	0224      	lsls	r4, r4, #8
 8001e4c:	4304      	orrs	r4, r0
 8001e4e:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001e52:	d0b2      	beq.n	8001dba <__gnu_unwind_execute+0xa6>
 8001e54:	2300      	movs	r3, #0
 8001e56:	0124      	lsls	r4, r4, #4
 8001e58:	b2a2      	uxth	r2, r4
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4630      	mov	r0, r6
 8001e5e:	f7ff fd31 	bl	80018c4 <_Unwind_VRS_Pop>
 8001e62:	2800      	cmp	r0, #0
 8001e64:	d1a9      	bne.n	8001dba <__gnu_unwind_execute+0xa6>
 8001e66:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001e6a:	bf18      	it	ne
 8001e6c:	f04f 0801 	movne.w	r8, #1
 8001e70:	e757      	b.n	8001d22 <__gnu_unwind_execute+0xe>
 8001e72:	28c6      	cmp	r0, #198	; 0xc6
 8001e74:	d07d      	beq.n	8001f72 <__gnu_unwind_execute+0x25e>
 8001e76:	28c7      	cmp	r0, #199	; 0xc7
 8001e78:	f000 8086 	beq.w	8001f88 <__gnu_unwind_execute+0x274>
 8001e7c:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001e80:	2bc0      	cmp	r3, #192	; 0xc0
 8001e82:	f000 8094 	beq.w	8001fae <__gnu_unwind_execute+0x29a>
 8001e86:	28c8      	cmp	r0, #200	; 0xc8
 8001e88:	f000 809f 	beq.w	8001fca <__gnu_unwind_execute+0x2b6>
 8001e8c:	28c9      	cmp	r0, #201	; 0xc9
 8001e8e:	d194      	bne.n	8001dba <__gnu_unwind_execute+0xa6>
 8001e90:	4638      	mov	r0, r7
 8001e92:	f7ff ff13 	bl	8001cbc <next_unwind_byte>
 8001e96:	0302      	lsls	r2, r0, #12
 8001e98:	f000 000f 	and.w	r0, r0, #15
 8001e9c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001ea0:	3001      	adds	r0, #1
 8001ea2:	4302      	orrs	r2, r0
 8001ea4:	e782      	b.n	8001dac <__gnu_unwind_execute+0x98>
 8001ea6:	ac03      	add	r4, sp, #12
 8001ea8:	4643      	mov	r3, r8
 8001eaa:	220e      	movs	r2, #14
 8001eac:	4641      	mov	r1, r8
 8001eae:	9400      	str	r4, [sp, #0]
 8001eb0:	4630      	mov	r0, r6
 8001eb2:	f7ff fb11 	bl	80014d8 <_Unwind_VRS_Get>
 8001eb6:	9400      	str	r4, [sp, #0]
 8001eb8:	4630      	mov	r0, r6
 8001eba:	4643      	mov	r3, r8
 8001ebc:	220f      	movs	r2, #15
 8001ebe:	4641      	mov	r1, r8
 8001ec0:	f7ff fb30 	bl	8001524 <_Unwind_VRS_Set>
 8001ec4:	4640      	mov	r0, r8
 8001ec6:	e779      	b.n	8001dbc <__gnu_unwind_execute+0xa8>
 8001ec8:	4638      	mov	r0, r7
 8001eca:	f7ff fef7 	bl	8001cbc <next_unwind_byte>
 8001ece:	2800      	cmp	r0, #0
 8001ed0:	f43f af73 	beq.w	8001dba <__gnu_unwind_execute+0xa6>
 8001ed4:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001ed8:	f47f af6f 	bne.w	8001dba <__gnu_unwind_execute+0xa6>
 8001edc:	4602      	mov	r2, r0
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4630      	mov	r0, r6
 8001ee2:	f7ff fcef 	bl	80018c4 <_Unwind_VRS_Pop>
 8001ee6:	2800      	cmp	r0, #0
 8001ee8:	f47f af67 	bne.w	8001dba <__gnu_unwind_execute+0xa6>
 8001eec:	e719      	b.n	8001d22 <__gnu_unwind_execute+0xe>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	f10d 090c 	add.w	r9, sp, #12
 8001ef4:	220d      	movs	r2, #13
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	f8cd 9000 	str.w	r9, [sp]
 8001efc:	4630      	mov	r0, r6
 8001efe:	f7ff faeb 	bl	80014d8 <_Unwind_VRS_Get>
 8001f02:	4638      	mov	r0, r7
 8001f04:	f7ff feda 	bl	8001cbc <next_unwind_byte>
 8001f08:	0602      	lsls	r2, r0, #24
 8001f0a:	f04f 0402 	mov.w	r4, #2
 8001f0e:	d50c      	bpl.n	8001f2a <__gnu_unwind_execute+0x216>
 8001f10:	9b03      	ldr	r3, [sp, #12]
 8001f12:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001f16:	40a0      	lsls	r0, r4
 8001f18:	4403      	add	r3, r0
 8001f1a:	4638      	mov	r0, r7
 8001f1c:	9303      	str	r3, [sp, #12]
 8001f1e:	f7ff fecd 	bl	8001cbc <next_unwind_byte>
 8001f22:	0603      	lsls	r3, r0, #24
 8001f24:	f104 0407 	add.w	r4, r4, #7
 8001f28:	d4f2      	bmi.n	8001f10 <__gnu_unwind_execute+0x1fc>
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	9903      	ldr	r1, [sp, #12]
 8001f2e:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001f32:	40a2      	lsls	r2, r4
 8001f34:	f501 7101 	add.w	r1, r1, #516	; 0x204
 8001f38:	188c      	adds	r4, r1, r2
 8001f3a:	f8cd 9000 	str.w	r9, [sp]
 8001f3e:	4619      	mov	r1, r3
 8001f40:	220d      	movs	r2, #13
 8001f42:	4630      	mov	r0, r6
 8001f44:	9403      	str	r4, [sp, #12]
 8001f46:	f7ff faed 	bl	8001524 <_Unwind_VRS_Set>
 8001f4a:	e6ea      	b.n	8001d22 <__gnu_unwind_execute+0xe>
 8001f4c:	4638      	mov	r0, r7
 8001f4e:	f7ff feb5 	bl	8001cbc <next_unwind_byte>
 8001f52:	2301      	movs	r3, #1
 8001f54:	0301      	lsls	r1, r0, #12
 8001f56:	f000 000f 	and.w	r0, r0, #15
 8001f5a:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001f5e:	18c2      	adds	r2, r0, r3
 8001f60:	430a      	orrs	r2, r1
 8001f62:	4630      	mov	r0, r6
 8001f64:	4619      	mov	r1, r3
 8001f66:	f7ff fcad 	bl	80018c4 <_Unwind_VRS_Pop>
 8001f6a:	2800      	cmp	r0, #0
 8001f6c:	f47f af25 	bne.w	8001dba <__gnu_unwind_execute+0xa6>
 8001f70:	e6d7      	b.n	8001d22 <__gnu_unwind_execute+0xe>
 8001f72:	4638      	mov	r0, r7
 8001f74:	f7ff fea2 	bl	8001cbc <next_unwind_byte>
 8001f78:	0301      	lsls	r1, r0, #12
 8001f7a:	f000 000f 	and.w	r0, r0, #15
 8001f7e:	2303      	movs	r3, #3
 8001f80:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001f84:	1c42      	adds	r2, r0, #1
 8001f86:	e7eb      	b.n	8001f60 <__gnu_unwind_execute+0x24c>
 8001f88:	4638      	mov	r0, r7
 8001f8a:	f7ff fe97 	bl	8001cbc <next_unwind_byte>
 8001f8e:	2800      	cmp	r0, #0
 8001f90:	f43f af13 	beq.w	8001dba <__gnu_unwind_execute+0xa6>
 8001f94:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001f98:	f47f af0f 	bne.w	8001dba <__gnu_unwind_execute+0xa6>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	2104      	movs	r1, #4
 8001fa0:	4630      	mov	r0, r6
 8001fa2:	f7ff fc8f 	bl	80018c4 <_Unwind_VRS_Pop>
 8001fa6:	2800      	cmp	r0, #0
 8001fa8:	f47f af07 	bne.w	8001dba <__gnu_unwind_execute+0xa6>
 8001fac:	e6b9      	b.n	8001d22 <__gnu_unwind_execute+0xe>
 8001fae:	2303      	movs	r3, #3
 8001fb0:	f000 020f 	and.w	r2, r0, #15
 8001fb4:	3201      	adds	r2, #1
 8001fb6:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4630      	mov	r0, r6
 8001fbe:	f7ff fc81 	bl	80018c4 <_Unwind_VRS_Pop>
 8001fc2:	2800      	cmp	r0, #0
 8001fc4:	f47f aef9 	bne.w	8001dba <__gnu_unwind_execute+0xa6>
 8001fc8:	e6ab      	b.n	8001d22 <__gnu_unwind_execute+0xe>
 8001fca:	4638      	mov	r0, r7
 8001fcc:	f7ff fe76 	bl	8001cbc <next_unwind_byte>
 8001fd0:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001fd4:	f000 030f 	and.w	r3, r0, #15
 8001fd8:	3210      	adds	r2, #16
 8001fda:	3301      	adds	r3, #1
 8001fdc:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001fe0:	e6e4      	b.n	8001dac <__gnu_unwind_execute+0x98>
 8001fe2:	bf00      	nop

08001fe4 <__gnu_unwind_frame>:
 8001fe4:	b530      	push	{r4, r5, lr}
 8001fe6:	2403      	movs	r4, #3
 8001fe8:	460d      	mov	r5, r1
 8001fea:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001fec:	b085      	sub	sp, #20
 8001fee:	685a      	ldr	r2, [r3, #4]
 8001ff0:	f88d 400c 	strb.w	r4, [sp, #12]
 8001ff4:	79dc      	ldrb	r4, [r3, #7]
 8001ff6:	0212      	lsls	r2, r2, #8
 8001ff8:	3308      	adds	r3, #8
 8001ffa:	a901      	add	r1, sp, #4
 8001ffc:	4628      	mov	r0, r5
 8001ffe:	9201      	str	r2, [sp, #4]
 8002000:	f88d 400d 	strb.w	r4, [sp, #13]
 8002004:	9302      	str	r3, [sp, #8]
 8002006:	f7ff fe85 	bl	8001d14 <__gnu_unwind_execute>
 800200a:	b005      	add	sp, #20
 800200c:	bd30      	pop	{r4, r5, pc}
 800200e:	bf00      	nop

08002010 <_Unwind_GetRegionStart>:
 8002010:	b508      	push	{r3, lr}
 8002012:	f7ff fe7d 	bl	8001d10 <unwind_UCB_from_context>
 8002016:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8002018:	bd08      	pop	{r3, pc}
 800201a:	bf00      	nop

0800201c <_Unwind_GetLanguageSpecificData>:
 800201c:	b508      	push	{r3, lr}
 800201e:	f7ff fe77 	bl	8001d10 <unwind_UCB_from_context>
 8002022:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8002024:	79c3      	ldrb	r3, [r0, #7]
 8002026:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800202a:	3008      	adds	r0, #8
 800202c:	bd08      	pop	{r3, pc}
 800202e:	bf00      	nop

08002030 <_Unwind_GetTextRelBase>:
 8002030:	b508      	push	{r3, lr}
 8002032:	f004 fecd 	bl	8006dd0 <abort>
 8002036:	bf00      	nop

08002038 <_Unwind_GetDataRelBase>:
 8002038:	b508      	push	{r3, lr}
 800203a:	f7ff fff9 	bl	8002030 <_Unwind_GetTextRelBase>
 800203e:	bf00      	nop

08002040 <HAL_TIM_PeriodElapsedCallback>:

#include "CanManager.h"
#include "ModeManager.h"
#include "Joystick.h"

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6) {
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a0e      	ldr	r2, [pc, #56]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d102      	bne.n	8002058 <HAL_TIM_PeriodElapsedCallback+0x18>
	  canManager.stopAllMotors();
 8002052:	480e      	ldr	r0, [pc, #56]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002054:	f000 fa9e 	bl	8002594 <_ZN10CanManager13stopAllMotorsEv>
  }
  if (htim->Instance == TIM3) {
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0c      	ldr	r2, [pc, #48]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d10d      	bne.n	800207e <HAL_TIM_PeriodElapsedCallback+0x3e>
	  if (modeManager.isJoystickMode()){
 8002062:	480c      	ldr	r0, [pc, #48]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002064:	f000 ff56 	bl	8002f14 <_ZN11ModeManager14isJoystickModeEv>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	bf14      	ite	ne
 800206e:	2301      	movne	r3, #1
 8002070:	2300      	moveq	r3, #0
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2b00      	cmp	r3, #0
 8002076:	d002      	beq.n	800207e <HAL_TIM_PeriodElapsedCallback+0x3e>
		joystick.process();
 8002078:	4807      	ldr	r0, [pc, #28]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800207a:	f000 fdbd 	bl	8002bf8 <_ZN8Joystick7processEv>
	  }
  }
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40001000 	.word	0x40001000
 800208c:	20000094 	.word	0x20000094
 8002090:	40000400 	.word	0x40000400
 8002094:	200001b4 	.word	0x200001b4
 8002098:	20000100 	.word	0x20000100

0800209c <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback (CAN_HandleTypeDef* hcan ){
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]

	HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,
 80020a4:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <HAL_CAN_RxFifo1MsgPendingCallback+0x24>)
 80020a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
			&canManager.can_messages.rx_header,
			canManager.can_messages.rx_data );
 80020a8:	4a06      	ldr	r2, [pc, #24]	; (80020c4 <HAL_CAN_RxFifo1MsgPendingCallback+0x28>)
 80020aa:	2100      	movs	r1, #0
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f002 f8c6 	bl	800423e <HAL_CAN_GetRxMessage>

	canManager.process();
 80020b2:	4803      	ldr	r0, [pc, #12]	; (80020c0 <HAL_CAN_RxFifo1MsgPendingCallback+0x24>)
 80020b4:	f000 f813 	bl	80020de <_ZN10CanManager7processEv>

}
 80020b8:	bf00      	nop
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20000094 	.word	0x20000094
 80020c4:	200000d8 	.word	0x200000d8

080020c8 <_ZN10CanManager4initEv>:

#include "CanManager.h"

CanManager canManager;

void CanManager::init(){
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
	hal_can_filter_init();
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 fa9b 	bl	800260c <_ZN10CanManager19hal_can_filter_initEv>

}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <_ZN10CanManager7processEv>:
void CanManager::process(){
 80020de:	b580      	push	{r7, lr}
 80020e0:	b082      	sub	sp, #8
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
	getData_Rx(can_messages.rx_header.StdId,
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6e9a      	ldr	r2, [r3, #104]	; 0x68
			can_messages.rx_data,
			can_messages.rx_header.DLC);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
	getData_Rx(can_messages.rx_header.StdId,
 80020f2:	b2db      	uxtb	r3, r3
			can_messages.rx_header.DLC);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f000 f8fd 	bl	80022f4 <_ZN10CanManager10getData_RxEmPhh>
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <_ZN10CanManager10getSign_RxEPh>:
/////////////////////////RX PART///////////////////////////////////////////

float CanManager::getSign_Rx(uint8_t * data){
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
	uint16_t sign = uint8_To_uint16(data, 0);
 800210e:	2200      	movs	r2, #0
 8002110:	6839      	ldr	r1, [r7, #0]
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f896 	bl	8002244 <_ZN10CanManager15uint8_To_uint16EPhh>
 8002118:	4603      	mov	r3, r0
 800211a:	81fb      	strh	r3, [r7, #14]
	if(sign == 	NEGATIVE_SIGN) return -1.f;
 800211c:	89fb      	ldrh	r3, [r7, #14]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <_ZN10CanManager10getSign_RxEPh+0x22>
 8002122:	4b04      	ldr	r3, [pc, #16]	; (8002134 <_ZN10CanManager10getSign_RxEPh+0x30>)
 8002124:	e001      	b.n	800212a <_ZN10CanManager10getSign_RxEPh+0x26>
	else					   return 1.f;
 8002126:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
}
 800212a:	4618      	mov	r0, r3
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	bf800000 	.word	0xbf800000

08002138 <_ZN10CanManager26convertVelocityTurnData_RxEPh>:

float CanManager::convertVelocityTurnData_Rx(uint8_t * data){
 8002138:	b590      	push	{r4, r7, lr}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
	uint16_t rawData = uint8_To_uint16(data, 2); // because value start from 2 byte
 8002142:	2202      	movs	r2, #2
 8002144:	6839      	ldr	r1, [r7, #0]
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f000 f87c 	bl	8002244 <_ZN10CanManager15uint8_To_uint16EPhh>
 800214c:	4603      	mov	r3, r0
 800214e:	81fb      	strh	r3, [r7, #14]
	return  getSign_Rx(data) * (float)(rawData / MAX_CANVALUE)*100.f; // PERCENTAGE CALCULATE
 8002150:	6839      	ldr	r1, [r7, #0]
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff ffd6 	bl	8002104 <_ZN10CanManager10getSign_RxEPh>
 8002158:	4604      	mov	r4, r0
 800215a:	89fb      	ldrh	r3, [r7, #14]
 800215c:	4a0b      	ldr	r2, [pc, #44]	; (800218c <_ZN10CanManager26convertVelocityTurnData_RxEPh+0x54>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	0b9b      	lsrs	r3, r3, #14
 8002164:	b29b      	uxth	r3, r3
 8002166:	4618      	mov	r0, r3
 8002168:	f7fe fdaa 	bl	8000cc0 <__aeabi_i2f>
 800216c:	4603      	mov	r3, r0
 800216e:	4619      	mov	r1, r3
 8002170:	4620      	mov	r0, r4
 8002172:	f7fe fdf9 	bl	8000d68 <__aeabi_fmul>
 8002176:	4603      	mov	r3, r0
 8002178:	4905      	ldr	r1, [pc, #20]	; (8002190 <_ZN10CanManager26convertVelocityTurnData_RxEPh+0x58>)
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fdf4 	bl	8000d68 <__aeabi_fmul>
 8002180:	4603      	mov	r3, r0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3714      	adds	r7, #20
 8002186:	46bd      	mov	sp, r7
 8002188:	bd90      	pop	{r4, r7, pc}
 800218a:	bf00      	nop
 800218c:	51eb851f 	.word	0x51eb851f
 8002190:	42c80000 	.word	0x42c80000

08002194 <_ZN10CanManager20convertStatusData_RxEPh>:

void CanManager::convertStatusData_Rx(uint8_t * data){
 8002194:	b590      	push	{r4, r7, lr}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
	uint8_t status = data[STATUS_MODE_BYTE];
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	73fb      	strb	r3, [r7, #15]
	uint8_t permition = data[STATUS_PERMITION_BYTE];
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	785b      	ldrb	r3, [r3, #1]
 80021a8:	73bb      	strb	r3, [r7, #14]
	modeManager.statusUpdate(getRCmodeStatus_Rx( status ), getDriveModestatus_Rx( permition ) );
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
 80021ac:	4619      	mov	r1, r3
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 f814 	bl	80021dc <_ZN10CanManager18getRCmodeStatus_RxEh>
 80021b4:	4603      	mov	r3, r0
 80021b6:	461c      	mov	r4, r3
 80021b8:	7bbb      	ldrb	r3, [r7, #14]
 80021ba:	4619      	mov	r1, r3
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f000 f82c 	bl	800221a <_ZN10CanManager21getDriveModestatus_RxEh>
 80021c2:	4603      	mov	r3, r0
 80021c4:	461a      	mov	r2, r3
 80021c6:	4621      	mov	r1, r4
 80021c8:	4803      	ldr	r0, [pc, #12]	; (80021d8 <_ZN10CanManager20convertStatusData_RxEPh+0x44>)
 80021ca:	f000 fe43 	bl	8002e54 <_ZN11ModeManager12statusUpdateENS_7RC_MODEENS_10DRIVE_MODEE>
}
 80021ce:	bf00      	nop
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd90      	pop	{r4, r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200001b4 	.word	0x200001b4

080021dc <_ZN10CanManager18getRCmodeStatus_RxEh>:

ModeManager::RC_MODE CanManager::getRCmodeStatus_Rx(uint8_t status){
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	460b      	mov	r3, r1
 80021e6:	70fb      	strb	r3, [r7, #3]
	if (status == JOYSTICK_MODE_MSG ) 		return ModeManager::MODE_JOYSICK;
 80021e8:	78fb      	ldrb	r3, [r7, #3]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <_ZN10CanManager18getRCmodeStatus_RxEh+0x16>
 80021ee:	2300      	movs	r3, #0
 80021f0:	e00e      	b.n	8002210 <_ZN10CanManager18getRCmodeStatus_RxEh+0x34>
	else if(status == ACRO_MODE_MSG ) 		return ModeManager::MODE_ACRO;
 80021f2:	78fb      	ldrb	r3, [r7, #3]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d101      	bne.n	80021fc <_ZN10CanManager18getRCmodeStatus_RxEh+0x20>
 80021f8:	2303      	movs	r3, #3
 80021fa:	e009      	b.n	8002210 <_ZN10CanManager18getRCmodeStatus_RxEh+0x34>
	else if(status == SEMI_MODE_MSG ) 		return ModeManager::MODE_SEMI;
 80021fc:	78fb      	ldrb	r3, [r7, #3]
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d101      	bne.n	8002206 <_ZN10CanManager18getRCmodeStatus_RxEh+0x2a>
 8002202:	2302      	movs	r3, #2
 8002204:	e004      	b.n	8002210 <_ZN10CanManager18getRCmodeStatus_RxEh+0x34>
	else if(status == AUTONOMOUS_MODE_MSG ) return ModeManager::MODE_AUTONOMOUS;
 8002206:	78fb      	ldrb	r3, [r7, #3]
 8002208:	2b03      	cmp	r3, #3
 800220a:	d101      	bne.n	8002210 <_ZN10CanManager18getRCmodeStatus_RxEh+0x34>
 800220c:	2301      	movs	r3, #1
 800220e:	e7ff      	b.n	8002210 <_ZN10CanManager18getRCmodeStatus_RxEh+0x34>
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr

0800221a <_ZN10CanManager21getDriveModestatus_RxEh>:

ModeManager::DRIVE_MODE CanManager::getDriveModestatus_Rx(uint8_t permition){
 800221a:	b480      	push	{r7}
 800221c:	b083      	sub	sp, #12
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
 8002222:	460b      	mov	r3, r1
 8002224:	70fb      	strb	r3, [r7, #3]
	if (permition == ENABLE_DRIVE_MSG  ) 		return ModeManager::ENABLE;
 8002226:	78fb      	ldrb	r3, [r7, #3]
 8002228:	2b01      	cmp	r3, #1
 800222a:	d101      	bne.n	8002230 <_ZN10CanManager21getDriveModestatus_RxEh+0x16>
 800222c:	2301      	movs	r3, #1
 800222e:	e004      	b.n	800223a <_ZN10CanManager21getDriveModestatus_RxEh+0x20>
	else if(permition ==  DISABLE_DRIVE_MSG ) 	return ModeManager::DISABLE;
 8002230:	78fb      	ldrb	r3, [r7, #3]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <_ZN10CanManager21getDriveModestatus_RxEh+0x20>
 8002236:	2300      	movs	r3, #0
 8002238:	e7ff      	b.n	800223a <_ZN10CanManager21getDriveModestatus_RxEh+0x20>
}
 800223a:	4618      	mov	r0, r3
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr

08002244 <_ZN10CanManager15uint8_To_uint16EPhh>:


uint16_t CanManager::uint8_To_uint16(uint8_t* data, uint8_t start_byte){
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	4613      	mov	r3, r2
 8002250:	71fb      	strb	r3, [r7, #7]
	return ((uint16_t)data[start_byte + 1] << 8) | (uint16_t)data[start_byte]; //copy from can_frrames.c
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	3301      	adds	r3, #1
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	4413      	add	r3, r2
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	021b      	lsls	r3, r3, #8
 800225e:	b21a      	sxth	r2, r3
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	68b9      	ldr	r1, [r7, #8]
 8002264:	440b      	add	r3, r1
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	b21b      	sxth	r3, r3
 800226a:	4313      	orrs	r3, r2
 800226c:	b21b      	sxth	r3, r3
 800226e:	b29b      	uxth	r3, r3
}
 8002270:	4618      	mov	r0, r3
 8002272:	3714      	adds	r7, #20
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr
	...

0800227c <_ZN10CanManager11setVelocityEfN11ModeManager10MSG_ORIGINE>:

void CanManager::setVelocity(float vel, ModeManager::MSG_ORIGIN origin){
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	4613      	mov	r3, r2
 8002288:	71fb      	strb	r3, [r7, #7]
	if (modeManager.velocityPermission(origin)) sendVelocity(vel);
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	4619      	mov	r1, r3
 800228e:	4809      	ldr	r0, [pc, #36]	; (80022b4 <_ZN10CanManager11setVelocityEfN11ModeManager10MSG_ORIGINE+0x38>)
 8002290:	f000 fd5e 	bl	8002d50 <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	bf14      	ite	ne
 800229a:	2301      	movne	r3, #1
 800229c:	2300      	moveq	r3, #0
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d003      	beq.n	80022ac <_ZN10CanManager11setVelocityEfN11ModeManager10MSG_ORIGINE+0x30>
 80022a4:	68b9      	ldr	r1, [r7, #8]
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 f958 	bl	800255c <_ZN10CanManager12sendVelocityEf>

}
 80022ac:	bf00      	nop
 80022ae:	3710      	adds	r7, #16
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	200001b4 	.word	0x200001b4

080022b8 <_ZN10CanManager7setTurnEfN11ModeManager10MSG_ORIGINE>:
void CanManager::setTurn(float turn, ModeManager::MSG_ORIGIN origin){
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	4613      	mov	r3, r2
 80022c4:	71fb      	strb	r3, [r7, #7]
	if (modeManager.turnPermission(origin)) sendTurn(turn);
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	4619      	mov	r1, r3
 80022ca:	4809      	ldr	r0, [pc, #36]	; (80022f0 <_ZN10CanManager7setTurnEfN11ModeManager10MSG_ORIGINE+0x38>)
 80022cc:	f000 fd81 	bl	8002dd2 <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	bf14      	ite	ne
 80022d6:	2301      	movne	r3, #1
 80022d8:	2300      	moveq	r3, #0
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <_ZN10CanManager7setTurnEfN11ModeManager10MSG_ORIGINE+0x30>
 80022e0:	68b9      	ldr	r1, [r7, #8]
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f000 f948 	bl	8002578 <_ZN10CanManager8sendTurnEf>
}
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	200001b4 	.word	0x200001b4

080022f4 <_ZN10CanManager10getData_RxEmPhh>:

void CanManager::getData_Rx(uint32_t frame_id, uint8_t* data, uint8_t dlc){
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
 8002300:	70fb      	strb	r3, [r7, #3]
	if (frame_id == STATUS_FRAME_ID) convertStatusData_Rx( data); // function also update status in modemanager
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	f240 225d 	movw	r2, #605	; 0x25d
 8002308:	4293      	cmp	r3, r2
 800230a:	d104      	bne.n	8002316 <_ZN10CanManager10getData_RxEmPhh+0x22>
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	68f8      	ldr	r0, [r7, #12]
 8002310:	f7ff ff40 	bl	8002194 <_ZN10CanManager20convertStatusData_RxEPh>
	else if ( frame_id == VELOCITY_FRAME_ID ) 		setVelocity( convertVelocityTurnData_Rx( data ), ModeManager::RC );
	else if ( frame_id == I3_VELOCITY_FRAME_ID )	setVelocity( convertVelocityTurnData_Rx( data ),ModeManager::I3  );
	else if ( frame_id == TURN_FRAME_ID )			setTurn( convertVelocityTurnData_Rx( data ), ModeManager::RC  );
	else if ( frame_id == I3_TURN_FRAME_ID )	 	setTurn( convertVelocityTurnData_Rx( data ), ModeManager::I3  );
}
 8002314:	e03e      	b.n	8002394 <_ZN10CanManager10getData_RxEmPhh+0xa0>
	else if ( frame_id == VELOCITY_FRAME_ID ) 		setVelocity( convertVelocityTurnData_Rx( data ), ModeManager::RC );
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	f240 223e 	movw	r2, #574	; 0x23e
 800231c:	4293      	cmp	r3, r2
 800231e:	d10a      	bne.n	8002336 <_ZN10CanManager10getData_RxEmPhh+0x42>
 8002320:	6879      	ldr	r1, [r7, #4]
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f7ff ff08 	bl	8002138 <_ZN10CanManager26convertVelocityTurnData_RxEPh>
 8002328:	4603      	mov	r3, r0
 800232a:	2200      	movs	r2, #0
 800232c:	4619      	mov	r1, r3
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f7ff ffa4 	bl	800227c <_ZN10CanManager11setVelocityEfN11ModeManager10MSG_ORIGINE>
}
 8002334:	e02e      	b.n	8002394 <_ZN10CanManager10getData_RxEmPhh+0xa0>
	else if ( frame_id == I3_VELOCITY_FRAME_ID )	setVelocity( convertVelocityTurnData_Rx( data ),ModeManager::I3  );
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	f240 226d 	movw	r2, #621	; 0x26d
 800233c:	4293      	cmp	r3, r2
 800233e:	d10a      	bne.n	8002356 <_ZN10CanManager10getData_RxEmPhh+0x62>
 8002340:	6879      	ldr	r1, [r7, #4]
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f7ff fef8 	bl	8002138 <_ZN10CanManager26convertVelocityTurnData_RxEPh>
 8002348:	4603      	mov	r3, r0
 800234a:	2201      	movs	r2, #1
 800234c:	4619      	mov	r1, r3
 800234e:	68f8      	ldr	r0, [r7, #12]
 8002350:	f7ff ff94 	bl	800227c <_ZN10CanManager11setVelocityEfN11ModeManager10MSG_ORIGINE>
}
 8002354:	e01e      	b.n	8002394 <_ZN10CanManager10getData_RxEmPhh+0xa0>
	else if ( frame_id == TURN_FRAME_ID )			setTurn( convertVelocityTurnData_Rx( data ), ModeManager::RC  );
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	f240 224d 	movw	r2, #589	; 0x24d
 800235c:	4293      	cmp	r3, r2
 800235e:	d10a      	bne.n	8002376 <_ZN10CanManager10getData_RxEmPhh+0x82>
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f7ff fee8 	bl	8002138 <_ZN10CanManager26convertVelocityTurnData_RxEPh>
 8002368:	4603      	mov	r3, r0
 800236a:	2200      	movs	r2, #0
 800236c:	4619      	mov	r1, r3
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f7ff ffa2 	bl	80022b8 <_ZN10CanManager7setTurnEfN11ModeManager10MSG_ORIGINE>
}
 8002374:	e00e      	b.n	8002394 <_ZN10CanManager10getData_RxEmPhh+0xa0>
	else if ( frame_id == I3_TURN_FRAME_ID )	 	setTurn( convertVelocityTurnData_Rx( data ), ModeManager::I3  );
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	f240 227d 	movw	r2, #637	; 0x27d
 800237c:	4293      	cmp	r3, r2
 800237e:	d109      	bne.n	8002394 <_ZN10CanManager10getData_RxEmPhh+0xa0>
 8002380:	6879      	ldr	r1, [r7, #4]
 8002382:	68f8      	ldr	r0, [r7, #12]
 8002384:	f7ff fed8 	bl	8002138 <_ZN10CanManager26convertVelocityTurnData_RxEPh>
 8002388:	4603      	mov	r3, r0
 800238a:	2201      	movs	r2, #1
 800238c:	4619      	mov	r1, r3
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f7ff ff92 	bl	80022b8 <_ZN10CanManager7setTurnEfN11ModeManager10MSG_ORIGINE>
}
 8002394:	bf00      	nop
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <_ZN10CanManager7sendMsgENS_9SEND_MODEEPh>:

/////////////////////////TX PART///////////////////////////////////////////

void CanManager::sendMsg(SEND_MODE mode, uint8_t * msgData){
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	460b      	mov	r3, r1
 80023a6:	607a      	str	r2, [r7, #4]
 80023a8:	72fb      	strb	r3, [r7, #11]
	if (mode == TURN && sizeof(msgData)==STEERING_FRAME_LENGTH ){
 80023aa:	7afb      	ldrb	r3, [r7, #11]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d107      	bne.n	80023c0 <_ZN10CanManager7sendMsgENS_9SEND_MODEEPh+0x24>
		hal_can_send( STEERING_VELOCITY_FRAME_ID, STEERING_FRAME_LENGTH , msgData);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2204      	movs	r2, #4
 80023b4:	f240 211d 	movw	r1, #541	; 0x21d
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f000 f8ff 	bl	80025bc <_ZN10CanManager12hal_can_sendEthPh>
	}
	else if (mode == VELOCITY && sizeof(msgData)==STEERING_FRAME_LENGTH){
		hal_can_send( STEERING_TURN_FRAME_ID,  STEERING_FRAME_LENGTH , msgData);
	}
}
 80023be:	e009      	b.n	80023d4 <_ZN10CanManager7sendMsgENS_9SEND_MODEEPh+0x38>
	else if (mode == VELOCITY && sizeof(msgData)==STEERING_FRAME_LENGTH){
 80023c0:	7afb      	ldrb	r3, [r7, #11]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d106      	bne.n	80023d4 <_ZN10CanManager7sendMsgENS_9SEND_MODEEPh+0x38>
		hal_can_send( STEERING_TURN_FRAME_ID,  STEERING_FRAME_LENGTH , msgData);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2204      	movs	r2, #4
 80023ca:	f240 212d 	movw	r1, #557	; 0x22d
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 f8f4 	bl	80025bc <_ZN10CanManager12hal_can_sendEthPh>
}
 80023d4:	bf00      	nop
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <_ZN10CanManager10getSign_TxEf>:

uint8_t CanManager::getSign_Tx(float value){
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
	if (value >=0) return POSITIVE_SIGN;
 80023e6:	f04f 0100 	mov.w	r1, #0
 80023ea:	6838      	ldr	r0, [r7, #0]
 80023ec:	f7fe fe6e 	bl	80010cc <__aeabi_fcmpge>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <_ZN10CanManager10getSign_TxEf+0x1e>
 80023f6:	2301      	movs	r3, #1
 80023f8:	e000      	b.n	80023fc <_ZN10CanManager10getSign_TxEf+0x20>
	else return NEGATIVE_SIGN;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <_ZN10CanManager21convertFloatToUint16tEff>:

uint16_t CanManager::convertFloatToUint16t(float maxValue, float value){
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	607a      	str	r2, [r7, #4]
	float percentage = value/maxValue;
 8002410:	68b9      	ldr	r1, [r7, #8]
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7fe fd5c 	bl	8000ed0 <__aeabi_fdiv>
 8002418:	4603      	mov	r3, r0
 800241a:	617b      	str	r3, [r7, #20]
	if (percentage > 1) percentage = 1;
 800241c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002420:	6978      	ldr	r0, [r7, #20]
 8002422:	f7fe fe5d 	bl	80010e0 <__aeabi_fcmpgt>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d002      	beq.n	8002432 <_ZN10CanManager21convertFloatToUint16tEff+0x2e>
 800242c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002430:	617b      	str	r3, [r7, #20]
	return (uint16_t)(MAX_CANVALUE * percentage);
 8002432:	4907      	ldr	r1, [pc, #28]	; (8002450 <_ZN10CanManager21convertFloatToUint16tEff+0x4c>)
 8002434:	6978      	ldr	r0, [r7, #20]
 8002436:	f7fe fc97 	bl	8000d68 <__aeabi_fmul>
 800243a:	4603      	mov	r3, r0
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe fe59 	bl	80010f4 <__aeabi_f2uiz>
 8002442:	4603      	mov	r3, r0
 8002444:	b29b      	uxth	r3, r3
}
 8002446:	4618      	mov	r0, r3
 8002448:	3718      	adds	r7, #24
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	47480000 	.word	0x47480000

08002454 <_ZN10CanManager17convertToFrame_TxEhtNS_9SEND_MODEE>:

uint8_t * CanManager::convertToFrame_Tx(uint8_t sign, uint16_t value, SEND_MODE mode){
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	4608      	mov	r0, r1
 800245e:	4611      	mov	r1, r2
 8002460:	461a      	mov	r2, r3
 8002462:	4603      	mov	r3, r0
 8002464:	70fb      	strb	r3, [r7, #3]
 8002466:	460b      	mov	r3, r1
 8002468:	803b      	strh	r3, [r7, #0]
 800246a:	4613      	mov	r3, r2
 800246c:	70bb      	strb	r3, [r7, #2]
	if (mode == VELOCITY || mode == TURN ){
 800246e:	78bb      	ldrb	r3, [r7, #2]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d002      	beq.n	800247a <_ZN10CanManager17convertToFrame_TxEhtNS_9SEND_MODEE+0x26>
 8002474:	78bb      	ldrb	r3, [r7, #2]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d115      	bne.n	80024a6 <_ZN10CanManager17convertToFrame_TxEhtNS_9SEND_MODEE+0x52>
		uint8_t data_to_encode[]={
				(uint8_t)(sign >> 8),
 800247a:	78fb      	ldrb	r3, [r7, #3]
 800247c:	121b      	asrs	r3, r3, #8
				(uint8_t) sign,
				(uint8_t)(value >> 8 ),
				(uint8_t) value,
		};
 800247e:	b2db      	uxtb	r3, r3
 8002480:	733b      	strb	r3, [r7, #12]
 8002482:	78fb      	ldrb	r3, [r7, #3]
 8002484:	737b      	strb	r3, [r7, #13]
				(uint8_t)(value >> 8 ),
 8002486:	883b      	ldrh	r3, [r7, #0]
 8002488:	121b      	asrs	r3, r3, #8
		};
 800248a:	b2db      	uxtb	r3, r3
 800248c:	73bb      	strb	r3, [r7, #14]
 800248e:	883b      	ldrh	r3, [r7, #0]
 8002490:	b2db      	uxtb	r3, r3
 8002492:	73fb      	strb	r3, [r7, #15]
		return encode_frame_big_endian(data_to_encode,STEERING_FRAME_LENGTH);
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	2204      	movs	r2, #4
 800249a:	4619      	mov	r1, r3
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 f806 	bl	80024ae <_ZN10CanManager23encode_frame_big_endianEPhh>
 80024a2:	4603      	mov	r3, r0
 80024a4:	e7ff      	b.n	80024a6 <_ZN10CanManager17convertToFrame_TxEhtNS_9SEND_MODEE+0x52>
	}
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <_ZN10CanManager23encode_frame_big_endianEPhh>:

uint8_t* CanManager::encode_frame_big_endian(uint8_t* data , uint8_t data_length){
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b086      	sub	sp, #24
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	60f8      	str	r0, [r7, #12]
 80024b6:	60b9      	str	r1, [r7, #8]
 80024b8:	4613      	mov	r3, r2
 80024ba:	71fb      	strb	r3, [r7, #7]
	 uint8_t* encoded_data = (uint8_t*)calloc(data_length, sizeof(uint8_t));
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	2101      	movs	r1, #1
 80024c0:	4618      	mov	r0, r3
 80024c2:	f004 fb6b 	bl	8006b9c <calloc>
 80024c6:	4603      	mov	r3, r0
 80024c8:	613b      	str	r3, [r7, #16]
	for( uint8_t i = 1 ; i <= data_length  ;i++){
 80024ca:	2301      	movs	r3, #1
 80024cc:	75fb      	strb	r3, [r7, #23]
 80024ce:	7dfa      	ldrb	r2, [r7, #23]
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	dc0e      	bgt.n	80024f4 <_ZN10CanManager23encode_frame_big_endianEPhh+0x46>
		encoded_data[i] = data[data_length-i];
 80024d6:	7dfb      	ldrb	r3, [r7, #23]
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	4413      	add	r3, r2
 80024dc:	79f9      	ldrb	r1, [r7, #7]
 80024de:	7dfa      	ldrb	r2, [r7, #23]
 80024e0:	1a8a      	subs	r2, r1, r2
 80024e2:	4611      	mov	r1, r2
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	440a      	add	r2, r1
 80024e8:	7812      	ldrb	r2, [r2, #0]
 80024ea:	701a      	strb	r2, [r3, #0]
	for( uint8_t i = 1 ; i <= data_length  ;i++){
 80024ec:	7dfb      	ldrb	r3, [r7, #23]
 80024ee:	3301      	adds	r3, #1
 80024f0:	75fb      	strb	r3, [r7, #23]
 80024f2:	e7ec      	b.n	80024ce <_ZN10CanManager23encode_frame_big_endianEPhh+0x20>
	}
	return encoded_data;
 80024f4:	693b      	ldr	r3, [r7, #16]
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3718      	adds	r7, #24
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <_ZN10CanManager26convertVelocityTurnData_TxEfNS_9SEND_MODEE>:
void CanManager::convertVelocityTurnData_Tx(float value, SEND_MODE mode){
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	4613      	mov	r3, r2
 800250c:	71fb      	strb	r3, [r7, #7]
	uint8_t sign = getSign_Tx(value);
 800250e:	68b9      	ldr	r1, [r7, #8]
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f7ff ff63 	bl	80023dc <_ZN10CanManager10getSign_TxEf>
 8002516:	4603      	mov	r3, r0
 8002518:	75fb      	strb	r3, [r7, #23]
	if (sign == NEGATIVE_SIGN){ value *= -1; } //Change signt to positive after check
 800251a:	7dfb      	ldrb	r3, [r7, #23]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d103      	bne.n	8002528 <_ZN10CanManager26convertVelocityTurnData_TxEfNS_9SEND_MODEE+0x28>
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002526:	60bb      	str	r3, [r7, #8]
	uint16_t convertedData = convertFloatToUint16t(MAX_PERCERTAGE_VALUE,value);
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	490b      	ldr	r1, [pc, #44]	; (8002558 <_ZN10CanManager26convertVelocityTurnData_TxEfNS_9SEND_MODEE+0x58>)
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f7ff ff69 	bl	8002404 <_ZN10CanManager21convertFloatToUint16tEff>
 8002532:	4603      	mov	r3, r0
 8002534:	82bb      	strh	r3, [r7, #20]
	sendMsg(mode, convertToFrame_Tx(sign, convertedData , mode) );
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	8aba      	ldrh	r2, [r7, #20]
 800253a:	7df9      	ldrb	r1, [r7, #23]
 800253c:	68f8      	ldr	r0, [r7, #12]
 800253e:	f7ff ff89 	bl	8002454 <_ZN10CanManager17convertToFrame_TxEhtNS_9SEND_MODEE>
 8002542:	4602      	mov	r2, r0
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	4619      	mov	r1, r3
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f7ff ff27 	bl	800239c <_ZN10CanManager7sendMsgENS_9SEND_MODEEPh>
}
 800254e:	bf00      	nop
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	42c80000 	.word	0x42c80000

0800255c <_ZN10CanManager12sendVelocityEf>:
void CanManager::sendVelocity(float vel){
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
	convertVelocityTurnData_Tx(vel, VELOCITY);
 8002566:	2201      	movs	r2, #1
 8002568:	6839      	ldr	r1, [r7, #0]
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f7ff ffc8 	bl	8002500 <_ZN10CanManager26convertVelocityTurnData_TxEfNS_9SEND_MODEE>
}
 8002570:	bf00      	nop
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <_ZN10CanManager8sendTurnEf>:
void CanManager::sendTurn(float turn){
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
	convertVelocityTurnData_Tx(turn, TURN);
 8002582:	2200      	movs	r2, #0
 8002584:	6839      	ldr	r1, [r7, #0]
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7ff ffba 	bl	8002500 <_ZN10CanManager26convertVelocityTurnData_TxEfNS_9SEND_MODEE>
}
 800258c:	bf00      	nop
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <_ZN10CanManager13stopAllMotorsEv>:

void CanManager::stopAllMotors(){
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	convertVelocityTurnData_Tx(0.f, VELOCITY);
 800259c:	2201      	movs	r2, #1
 800259e:	f04f 0100 	mov.w	r1, #0
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7ff ffac 	bl	8002500 <_ZN10CanManager26convertVelocityTurnData_TxEfNS_9SEND_MODEE>
	convertVelocityTurnData_Tx(0.f, TURN);
 80025a8:	2200      	movs	r2, #0
 80025aa:	f04f 0100 	mov.w	r1, #0
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f7ff ffa6 	bl	8002500 <_ZN10CanManager26convertVelocityTurnData_TxEfNS_9SEND_MODEE>
}
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <_ZN10CanManager12hal_can_sendEthPh>:


void CanManager::hal_can_send(uint16_t frame_id, uint8_t dlc, uint8_t* data){
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	607b      	str	r3, [r7, #4]
 80025c6:	460b      	mov	r3, r1
 80025c8:	817b      	strh	r3, [r7, #10]
 80025ca:	4613      	mov	r3, r2
 80025cc:	727b      	strb	r3, [r7, #9]
	can_messages.tx_data = data;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	665a      	str	r2, [r3, #100]	; 0x64
	can_messages.tx_header.DLC = dlc;
 80025d4:	7a7a      	ldrb	r2, [r7, #9]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	63da      	str	r2, [r3, #60]	; 0x3c
	can_messages.tx_header.RTR = CAN_RTR_DATA;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2200      	movs	r2, #0
 80025de:	639a      	str	r2, [r3, #56]	; 0x38
	can_messages.tx_header.IDE  = CAN_ID_STD;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2200      	movs	r2, #0
 80025e4:	635a      	str	r2, [r3, #52]	; 0x34
	can_messages.tx_header.StdId = frame_id;
 80025e6:	897a      	ldrh	r2, [r7, #10]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	62da      	str	r2, [r3, #44]	; 0x2c

	HAL_CAN_AddTxMessage(&hcan, &(can_messages.tx_header),can_messages.tx_data,&(can_messages.mailbox));
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	3360      	adds	r3, #96	; 0x60
 80025fa:	4803      	ldr	r0, [pc, #12]	; (8002608 <_ZN10CanManager12hal_can_sendEthPh+0x4c>)
 80025fc:	f001 fdd1 	bl	80041a2 <HAL_CAN_AddTxMessage>

}
 8002600:	bf00      	nop
 8002602:	3710      	adds	r7, #16
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	2000023c 	.word	0x2000023c

0800260c <_ZN10CanManager19hal_can_filter_initEv>:

void CanManager::hal_can_filter_init(void){
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
	hcan_filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	615a      	str	r2, [r3, #20]
	hcan_filter.FilterIdHigh = 0xFFFF;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002620:	605a      	str	r2, [r3, #4]
	hcan_filter.FilterIdLow = 0x0;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	609a      	str	r2, [r3, #8]
	hcan_filter.FilterIdHigh = 0x0;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	605a      	str	r2, [r3, #4]
	hcan_filter.FilterIdLow = 0x0;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	609a      	str	r2, [r3, #8]
	hcan_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	621a      	str	r2, [r3, #32]
	hcan_filter.FilterActivation = ENABLE;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan,&hcan_filter);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3304      	adds	r3, #4
 8002644:	4619      	mov	r1, r3
 8002646:	4803      	ldr	r0, [pc, #12]	; (8002654 <_ZN10CanManager19hal_can_filter_initEv+0x48>)
 8002648:	f001 fd3f 	bl	80040ca <HAL_CAN_ConfigFilter>
}
 800264c:	bf00      	nop
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	2000023c 	.word	0x2000023c

08002658 <_ZN10CanManagerC1Ev>:
CanManager::CanManager() {
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	4a04      	ldr	r2, [pc, #16]	; (8002674 <_ZN10CanManagerC1Ev+0x1c>)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	601a      	str	r2, [r3, #0]

}
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4618      	mov	r0, r3
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	08006ea0 	.word	0x08006ea0

08002678 <_ZN10CanManagerD1Ev>:

CanManager::~CanManager() {
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	4a04      	ldr	r2, [pc, #16]	; (8002694 <_ZN10CanManagerD1Ev+0x1c>)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4618      	mov	r0, r3
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	08006ea0 	.word	0x08006ea0

08002698 <_ZN10CanManagerD0Ev>:
CanManager::~CanManager() {
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
}
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f7ff ffe9 	bl	8002678 <_ZN10CanManagerD1Ev>
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f003 f94d 	bl	8005946 <_ZdlPv>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	4618      	mov	r0, r3
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
	...

080026b8 <_Z41__static_initialization_and_destruction_0ii>:
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d10c      	bne.n	80026e2 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d107      	bne.n	80026e2 <_Z41__static_initialization_and_destruction_0ii+0x2a>
CanManager canManager;
 80026d2:	4806      	ldr	r0, [pc, #24]	; (80026ec <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80026d4:	f7ff ffc0 	bl	8002658 <_ZN10CanManagerC1Ev>
 80026d8:	4a05      	ldr	r2, [pc, #20]	; (80026f0 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80026da:	4906      	ldr	r1, [pc, #24]	; (80026f4 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80026dc:	4803      	ldr	r0, [pc, #12]	; (80026ec <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80026de:	f003 f934 	bl	800594a <__aeabi_atexit>
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000094 	.word	0x20000094
 80026f0:	20000000 	.word	0x20000000
 80026f4:	08002679 	.word	0x08002679

080026f8 <_GLOBAL__sub_I_canManager>:
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002700:	2001      	movs	r0, #1
 8002702:	f7ff ffd9 	bl	80026b8 <_Z41__static_initialization_and_destruction_0ii>
 8002706:	bd80      	pop	{r7, pc}

08002708 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002716:	4618      	mov	r0, r3
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <_ZN8Joystick4initEv>:

#include "Joystick.h"

Joystick joystick;

void Joystick::init(void){
 8002720:	b590      	push	{r4, r7, lr}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start(&hadc1);
 8002728:	482f      	ldr	r0, [pc, #188]	; (80027e8 <_ZN8Joystick4initEv+0xc8>)
 800272a:	f001 fab7 	bl	8003c9c <HAL_ADC_Start>
    HAL_ADC_Start_DMA(&hadc1,adc_raw_values,NUMBER_OF_CHANNELS);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	33a4      	adds	r3, #164	; 0xa4
 8002732:	2204      	movs	r2, #4
 8002734:	4619      	mov	r1, r3
 8002736:	482c      	ldr	r0, [pc, #176]	; (80027e8 <_ZN8Joystick4initEv+0xc8>)
 8002738:	f001 fb12 	bl	8003d60 <HAL_ADC_Start_DMA>

	for(uint8_t i = 0; i < axis.size; i++){
 800273c:	2300      	movs	r3, #0
 800273e:	73fb      	strb	r3, [r7, #15]
 8002740:	7bfb      	ldrb	r3, [r7, #15]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	f892 20a0 	ldrb.w	r2, [r2, #160]	; 0xa0
 8002748:	4293      	cmp	r3, r2
 800274a:	da49      	bge.n	80027e0 <_ZN8Joystick4initEv+0xc0>
	 joy.measurements[axis.params[i].index].v_max_normalized =
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	011b      	lsls	r3, r3, #4
 8002756:	4413      	add	r3, r2
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	461c      	mov	r4, r3
			 axis.params[i].v_max -axis.params[i].v_neutral;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002762:	7bfb      	ldrb	r3, [r7, #15]
 8002764:	011b      	lsls	r3, r3, #4
 8002766:	4413      	add	r3, r2
 8002768:	6858      	ldr	r0, [r3, #4]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	011b      	lsls	r3, r3, #4
 8002774:	4413      	add	r3, r2
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	4619      	mov	r1, r3
 800277a:	f7fe f9eb 	bl	8000b54 <__aeabi_fsub>
 800277e:	4603      	mov	r3, r0
 8002780:	4619      	mov	r1, r3
	 joy.measurements[axis.params[i].index].v_max_normalized =
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	4623      	mov	r3, r4
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	1b1b      	subs	r3, r3, r4
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	330c      	adds	r3, #12
 8002790:	6019      	str	r1, [r3, #0]
	 joy.measurements[axis.params[i].index].v_min_normalized =
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002798:	7bfb      	ldrb	r3, [r7, #15]
 800279a:	011b      	lsls	r3, r3, #4
 800279c:	4413      	add	r3, r2
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	461c      	mov	r4, r3
			 axis.params[i].v_min -axis.params[i].v_neutral;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
 80027aa:	011b      	lsls	r3, r3, #4
 80027ac:	4413      	add	r3, r2
 80027ae:	6898      	ldr	r0, [r3, #8]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	4413      	add	r3, r2
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	4619      	mov	r1, r3
 80027c0:	f7fe f9c8 	bl	8000b54 <__aeabi_fsub>
 80027c4:	4603      	mov	r3, r0
 80027c6:	4619      	mov	r1, r3
	 joy.measurements[axis.params[i].index].v_min_normalized =
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	4623      	mov	r3, r4
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	1b1b      	subs	r3, r3, r4
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	3310      	adds	r3, #16
 80027d6:	6019      	str	r1, [r3, #0]
	for(uint8_t i = 0; i < axis.size; i++){
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
 80027da:	3301      	adds	r3, #1
 80027dc:	73fb      	strb	r3, [r7, #15]
 80027de:	e7af      	b.n	8002740 <_ZN8Joystick4initEv+0x20>
	}
}
 80027e0:	bf00      	nop
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd90      	pop	{r4, r7, pc}
 80027e8:	200001c8 	.word	0x200001c8

080027ec <_ZN8Joystick12get_adc_dataEPNS_13joystick_dataEPm>:

//joystick* Joystick::get_joy_pointer(void){
//	return &joy;
//}

void Joystick::get_adc_data(joystick_data* joy,uint32_t* data){
 80027ec:	b480      	push	{r7}
 80027ee:	b087      	sub	sp, #28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
	for(uint8_t i = 0 ; i < NUMBER_OF_CHANNELS; i++){
 80027f8:	2300      	movs	r3, #0
 80027fa:	75fb      	strb	r3, [r7, #23]
 80027fc:	7dfb      	ldrb	r3, [r7, #23]
 80027fe:	2b03      	cmp	r3, #3
 8002800:	dc10      	bgt.n	8002824 <_ZN8Joystick12get_adc_dataEPNS_13joystick_dataEPm+0x38>
		joy->measurements[i].raw_data = data[i];
 8002802:	7dfa      	ldrb	r2, [r7, #23]
 8002804:	7dfb      	ldrb	r3, [r7, #23]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	6879      	ldr	r1, [r7, #4]
 800280a:	440b      	add	r3, r1
 800280c:	6819      	ldr	r1, [r3, #0]
 800280e:	68b8      	ldr	r0, [r7, #8]
 8002810:	4613      	mov	r3, r2
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	1a9b      	subs	r3, r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4403      	add	r3, r0
 800281a:	6019      	str	r1, [r3, #0]
	for(uint8_t i = 0 ; i < NUMBER_OF_CHANNELS; i++){
 800281c:	7dfb      	ldrb	r3, [r7, #23]
 800281e:	3301      	adds	r3, #1
 8002820:	75fb      	strb	r3, [r7, #23]
 8002822:	e7eb      	b.n	80027fc <_ZN8Joystick12get_adc_dataEPNS_13joystick_dataEPm+0x10>
	}
}
 8002824:	bf00      	nop
 8002826:	371c      	adds	r7, #28
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <_ZN8Joystick20get_hal_adc_raw_dataEv>:

uint32_t* Joystick::get_hal_adc_raw_data(void){
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
	return adc_raw_values;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	33a4      	adds	r3, #164	; 0xa4
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <_ZN8Joystick18convert_adc_valuesEv>:

void Joystick::convert_adc_values(void){
 8002844:	b5b0      	push	{r4, r5, r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
	get_adc_data(&joy,get_hal_adc_raw_data());
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	1d1c      	adds	r4, r3, #4
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7ff ffec 	bl	800282e <_ZN8Joystick20get_hal_adc_raw_dataEv>
 8002856:	4603      	mov	r3, r0
 8002858:	461a      	mov	r2, r3
 800285a:	4621      	mov	r1, r4
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f7ff ffc5 	bl	80027ec <_ZN8Joystick12get_adc_dataEPNS_13joystick_dataEPm>
	uint32_t divider = pow(2, joy.bit_resolution);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002868:	4619      	mov	r1, r3
 800286a:	2002      	movs	r0, #2
 800286c:	f000 fa1d 	bl	8002caa <_ZSt3powIihEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002870:	4603      	mov	r3, r0
 8002872:	460c      	mov	r4, r1
 8002874:	4618      	mov	r0, r3
 8002876:	4621      	mov	r1, r4
 8002878:	f7fe f948 	bl	8000b0c <__aeabi_d2uiz>
 800287c:	4603      	mov	r3, r0
 800287e:	60bb      	str	r3, [r7, #8]
	//todo Lukas: add offset
	for(uint8_t i = 0 ; i < NUMBER_OF_CHANNELS;i++){
 8002880:	2300      	movs	r3, #0
 8002882:	73fb      	strb	r3, [r7, #15]
 8002884:	7bfb      	ldrb	r3, [r7, #15]
 8002886:	2b03      	cmp	r3, #3
 8002888:	dc41      	bgt.n	800290e <_ZN8Joystick18convert_adc_valuesEv+0xca>
		if(joy.measurements[i].raw_data == NULL){
 800288a:	7bfa      	ldrb	r2, [r7, #15]
 800288c:	6879      	ldr	r1, [r7, #4]
 800288e:	4613      	mov	r3, r2
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	1a9b      	subs	r3, r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	440b      	add	r3, r1
 8002898:	3304      	adds	r3, #4
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10a      	bne.n	80028b6 <_ZN8Joystick18convert_adc_valuesEv+0x72>
			joy.measurements[i].converted_data = -1.0;
 80028a0:	7bfa      	ldrb	r2, [r7, #15]
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	4613      	mov	r3, r2
 80028a6:	00db      	lsls	r3, r3, #3
 80028a8:	1a9b      	subs	r3, r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	3314      	adds	r3, #20
 80028b0:	4a19      	ldr	r2, [pc, #100]	; (8002918 <_ZN8Joystick18convert_adc_valuesEv+0xd4>)
 80028b2:	601a      	str	r2, [r3, #0]
			continue;
 80028b4:	e027      	b.n	8002906 <_ZN8Joystick18convert_adc_valuesEv+0xc2>
		}
		joy.measurements[i].converted_data =
 80028b6:	7bfc      	ldrb	r4, [r7, #15]
				((float)joy.measurements[i].raw_data
 80028b8:	7bfa      	ldrb	r2, [r7, #15]
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	4613      	mov	r3, r2
 80028be:	00db      	lsls	r3, r3, #3
 80028c0:	1a9b      	subs	r3, r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	440b      	add	r3, r1
 80028c6:	3304      	adds	r3, #4
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7fe f9f4 	bl	8000cb8 <__aeabi_ui2f>
 80028d0:	4602      	mov	r2, r0
				* joy.reference_voltage)/(float)divider;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028d6:	4619      	mov	r1, r3
 80028d8:	4610      	mov	r0, r2
 80028da:	f7fe fa45 	bl	8000d68 <__aeabi_fmul>
 80028de:	4603      	mov	r3, r0
 80028e0:	461d      	mov	r5, r3
 80028e2:	68b8      	ldr	r0, [r7, #8]
 80028e4:	f7fe f9e8 	bl	8000cb8 <__aeabi_ui2f>
 80028e8:	4603      	mov	r3, r0
 80028ea:	4619      	mov	r1, r3
 80028ec:	4628      	mov	r0, r5
 80028ee:	f7fe faef 	bl	8000ed0 <__aeabi_fdiv>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4619      	mov	r1, r3
		joy.measurements[i].converted_data =
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	4623      	mov	r3, r4
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	1b1b      	subs	r3, r3, r4
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4413      	add	r3, r2
 8002902:	3314      	adds	r3, #20
 8002904:	6019      	str	r1, [r3, #0]
	for(uint8_t i = 0 ; i < NUMBER_OF_CHANNELS;i++){
 8002906:	7bfb      	ldrb	r3, [r7, #15]
 8002908:	3301      	adds	r3, #1
 800290a:	73fb      	strb	r3, [r7, #15]
 800290c:	e7ba      	b.n	8002884 <_ZN8Joystick18convert_adc_valuesEv+0x40>
	}
}
 800290e:	bf00      	nop
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bdb0      	pop	{r4, r5, r7, pc}
 8002916:	bf00      	nop
 8002918:	bf800000 	.word	0xbf800000

0800291c <_ZN8Joystick20is_joy_near_neautralENS_9ax_paramsE>:
uint8_t Joystick::is_joy_near_neautral(ax_params params){
 800291c:	b084      	sub	sp, #16
 800291e:	b590      	push	{r4, r7, lr}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	f107 001c 	add.w	r0, r7, #28
 800292a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	return(joy.measurements[params.index].converted_data > (params.v_neutral - MEASUREMENT_ERROR)
 800292e:	7f3b      	ldrb	r3, [r7, #28]
 8002930:	4619      	mov	r1, r3
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	460b      	mov	r3, r1
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	1a5b      	subs	r3, r3, r1
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	4413      	add	r3, r2
 800293e:	3314      	adds	r3, #20
 8002940:	681c      	ldr	r4, [r3, #0]
 8002942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002944:	4916      	ldr	r1, [pc, #88]	; (80029a0 <_ZN8Joystick20is_joy_near_neautralENS_9ax_paramsE+0x84>)
 8002946:	4618      	mov	r0, r3
 8002948:	f7fe f904 	bl	8000b54 <__aeabi_fsub>
 800294c:	4603      	mov	r3, r0
			&& joy.measurements[params.index].converted_data < (params.v_neutral + MEASUREMENT_ERROR ));
 800294e:	4619      	mov	r1, r3
 8002950:	4620      	mov	r0, r4
 8002952:	f7fe fbc5 	bl	80010e0 <__aeabi_fcmpgt>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d018      	beq.n	800298e <_ZN8Joystick20is_joy_near_neautralENS_9ax_paramsE+0x72>
 800295c:	7f3b      	ldrb	r3, [r7, #28]
 800295e:	4619      	mov	r1, r3
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	460b      	mov	r3, r1
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	1a5b      	subs	r3, r3, r1
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	3314      	adds	r3, #20
 800296e:	681c      	ldr	r4, [r3, #0]
 8002970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002972:	490b      	ldr	r1, [pc, #44]	; (80029a0 <_ZN8Joystick20is_joy_near_neautralENS_9ax_paramsE+0x84>)
 8002974:	4618      	mov	r0, r3
 8002976:	f7fe f8ef 	bl	8000b58 <__addsf3>
 800297a:	4603      	mov	r3, r0
 800297c:	4619      	mov	r1, r3
 800297e:	4620      	mov	r0, r4
 8002980:	f7fe fb90 	bl	80010a4 <__aeabi_fcmplt>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <_ZN8Joystick20is_joy_near_neautralENS_9ax_paramsE+0x72>
 800298a:	2301      	movs	r3, #1
 800298c:	e000      	b.n	8002990 <_ZN8Joystick20is_joy_near_neautralENS_9ax_paramsE+0x74>
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800299a:	b004      	add	sp, #16
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	3d75c28f 	.word	0x3d75c28f

080029a4 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE>:


void Joystick::calcualate_axis_voltage(ax_params params){
 80029a4:	b084      	sub	sp, #16
 80029a6:	b590      	push	{r4, r7, lr}
 80029a8:	b085      	sub	sp, #20
 80029aa:	af02      	add	r7, sp, #8
 80029ac:	6078      	str	r0, [r7, #4]
 80029ae:	f107 001c 	add.w	r0, r7, #28
 80029b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if(is_joy_near_neautral(params)){
 80029b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	f107 031c 	add.w	r3, r7, #28
 80029be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7ff ffab 	bl	800291c <_ZN8Joystick20is_joy_near_neautralENS_9ax_paramsE>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	bf14      	ite	ne
 80029cc:	2301      	movne	r3, #1
 80029ce:	2300      	moveq	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d017      	beq.n	8002a06 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE+0x62>
		joy.measurements[params.index].percentage_value = 0.0;
 80029d6:	7f3b      	ldrb	r3, [r7, #28]
 80029d8:	4619      	mov	r1, r3
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	460b      	mov	r3, r1
 80029de:	00db      	lsls	r3, r3, #3
 80029e0:	1a5b      	subs	r3, r3, r1
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	4413      	add	r3, r2
 80029e6:	3318      	adds	r3, #24
 80029e8:	f04f 0200 	mov.w	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
		joy.measurements[params.index].sign = positive;
 80029ee:	7f3b      	ldrb	r3, [r7, #28]
 80029f0:	4619      	mov	r1, r3
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	460b      	mov	r3, r1
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	1a5b      	subs	r3, r3, r1
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	4413      	add	r3, r2
 80029fe:	331c      	adds	r3, #28
 8002a00:	2201      	movs	r2, #1
 8002a02:	701a      	strb	r2, [r3, #0]
		return;
 8002a04:	e0b7      	b.n	8002b76 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE+0x1d2>
	}
	if (joy.measurements[params.index].converted_data >= params.v_max){
 8002a06:	7f3b      	ldrb	r3, [r7, #28]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	1a5b      	subs	r3, r3, r1
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	4413      	add	r3, r2
 8002a16:	3314      	adds	r3, #20
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6a3a      	ldr	r2, [r7, #32]
 8002a1c:	4611      	mov	r1, r2
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fe fb54 	bl	80010cc <__aeabi_fcmpge>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d016      	beq.n	8002a58 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE+0xb4>
		joy.measurements[params.index].percentage_value = 100.0;
 8002a2a:	7f3b      	ldrb	r3, [r7, #28]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	460b      	mov	r3, r1
 8002a32:	00db      	lsls	r3, r3, #3
 8002a34:	1a5b      	subs	r3, r3, r1
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4413      	add	r3, r2
 8002a3a:	3318      	adds	r3, #24
 8002a3c:	4a51      	ldr	r2, [pc, #324]	; (8002b84 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE+0x1e0>)
 8002a3e:	601a      	str	r2, [r3, #0]
		joy.measurements[params.index].sign = positive;
 8002a40:	7f3b      	ldrb	r3, [r7, #28]
 8002a42:	4619      	mov	r1, r3
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	460b      	mov	r3, r1
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	1a5b      	subs	r3, r3, r1
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	331c      	adds	r3, #28
 8002a52:	2201      	movs	r2, #1
 8002a54:	701a      	strb	r2, [r3, #0]
		return;
 8002a56:	e08e      	b.n	8002b76 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE+0x1d2>
	}

	if( joy.measurements[params.index].converted_data > params.v_neutral ){
 8002a58:	7f3b      	ldrb	r3, [r7, #28]
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	460b      	mov	r3, r1
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	1a5b      	subs	r3, r3, r1
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	4413      	add	r3, r2
 8002a68:	3314      	adds	r3, #20
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a6e:	4611      	mov	r1, r2
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fe fb35 	bl	80010e0 <__aeabi_fcmpgt>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d03e      	beq.n	8002afa <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE+0x156>
		joy.measurements[params.index].percentage_value =
 8002a7c:	7f3b      	ldrb	r3, [r7, #28]
 8002a7e:	461c      	mov	r4, r3
		fabs((joy.measurements[params.index].converted_data -params.v_neutral)
 8002a80:	7f3b      	ldrb	r3, [r7, #28]
 8002a82:	4619      	mov	r1, r3
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	460b      	mov	r3, r1
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	1a5b      	subs	r3, r3, r1
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	4413      	add	r3, r2
 8002a90:	3314      	adds	r3, #20
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a96:	4611      	mov	r1, r2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7fe f85b 	bl	8000b54 <__aeabi_fsub>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	4618      	mov	r0, r3
				/ joy.measurements[params.index].v_max_normalized) * 100.0;
 8002aa2:	7f3b      	ldrb	r3, [r7, #28]
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	1a5b      	subs	r3, r3, r1
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	4413      	add	r3, r2
 8002ab2:	330c      	adds	r3, #12
 8002ab4:	681b      	ldr	r3, [r3, #0]
		fabs((joy.measurements[params.index].converted_data -params.v_neutral)
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	f7fe fa0a 	bl	8000ed0 <__aeabi_fdiv>
 8002abc:	4603      	mov	r3, r0
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff fe22 	bl	8002708 <_ZSt4fabsf>
 8002ac4:	4603      	mov	r3, r0
				/ joy.measurements[params.index].v_max_normalized) * 100.0;
 8002ac6:	492f      	ldr	r1, [pc, #188]	; (8002b84 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE+0x1e0>)
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7fe f94d 	bl	8000d68 <__aeabi_fmul>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	4619      	mov	r1, r3
		joy.measurements[params.index].percentage_value =
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	4623      	mov	r3, r4
 8002ad6:	00db      	lsls	r3, r3, #3
 8002ad8:	1b1b      	subs	r3, r3, r4
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4413      	add	r3, r2
 8002ade:	3318      	adds	r3, #24
 8002ae0:	6019      	str	r1, [r3, #0]
		joy.measurements[params.index].sign = positive;
 8002ae2:	7f3b      	ldrb	r3, [r7, #28]
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	460b      	mov	r3, r1
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	1a5b      	subs	r3, r3, r1
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4413      	add	r3, r2
 8002af2:	331c      	adds	r3, #28
 8002af4:	2201      	movs	r2, #1
 8002af6:	701a      	strb	r2, [r3, #0]
 8002af8:	e03d      	b.n	8002b76 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE+0x1d2>
	}
	else{
		joy.measurements[params.index].percentage_value =
 8002afa:	7f3b      	ldrb	r3, [r7, #28]
 8002afc:	461c      	mov	r4, r3
		fabs((joy.measurements[params.index].converted_data -params.v_neutral)
 8002afe:	7f3b      	ldrb	r3, [r7, #28]
 8002b00:	4619      	mov	r1, r3
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	460b      	mov	r3, r1
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	1a5b      	subs	r3, r3, r1
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	4413      	add	r3, r2
 8002b0e:	3314      	adds	r3, #20
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b14:	4611      	mov	r1, r2
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7fe f81c 	bl	8000b54 <__aeabi_fsub>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	4618      	mov	r0, r3
				/ joy.measurements[params.index].v_min_normalized) * 100.0;
 8002b20:	7f3b      	ldrb	r3, [r7, #28]
 8002b22:	4619      	mov	r1, r3
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	460b      	mov	r3, r1
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	1a5b      	subs	r3, r3, r1
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4413      	add	r3, r2
 8002b30:	3310      	adds	r3, #16
 8002b32:	681b      	ldr	r3, [r3, #0]
		fabs((joy.measurements[params.index].converted_data -params.v_neutral)
 8002b34:	4619      	mov	r1, r3
 8002b36:	f7fe f9cb 	bl	8000ed0 <__aeabi_fdiv>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff fde3 	bl	8002708 <_ZSt4fabsf>
 8002b42:	4603      	mov	r3, r0
				/ joy.measurements[params.index].v_min_normalized) * 100.0;
 8002b44:	490f      	ldr	r1, [pc, #60]	; (8002b84 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE+0x1e0>)
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fe f90e 	bl	8000d68 <__aeabi_fmul>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	4619      	mov	r1, r3
		joy.measurements[params.index].percentage_value =
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	4623      	mov	r3, r4
 8002b54:	00db      	lsls	r3, r3, #3
 8002b56:	1b1b      	subs	r3, r3, r4
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	4413      	add	r3, r2
 8002b5c:	3318      	adds	r3, #24
 8002b5e:	6019      	str	r1, [r3, #0]
		joy.measurements[params.index].sign = negative;
 8002b60:	7f3b      	ldrb	r3, [r7, #28]
 8002b62:	4619      	mov	r1, r3
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	460b      	mov	r3, r1
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	1a5b      	subs	r3, r3, r1
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	331c      	adds	r3, #28
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]
	}
}
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002b7e:	b004      	add	sp, #16
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	42c80000 	.word	0x42c80000

08002b88 <_ZN8Joystick18calculate_joy_dataEv>:

///todo Lukas: update tests
void Joystick::calculate_joy_data(void){
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0 ; i < axis.size; i++){
 8002b90:	2300      	movs	r3, #0
 8002b92:	73fb      	strb	r3, [r7, #15]
 8002b94:	7bfb      	ldrb	r3, [r7, #15]
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	f892 20a0 	ldrb.w	r2, [r2, #160]	; 0xa0
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	da0f      	bge.n	8002bc0 <_ZN8Joystick18calculate_joy_dataEv+0x38>
		calcualate_axis_voltage(axis.params[i]);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002ba6:	7bfb      	ldrb	r3, [r7, #15]
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	4413      	add	r3, r2
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	9200      	str	r2, [sp, #0]
 8002bb0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7ff fef6 	bl	80029a4 <_ZN8Joystick23calcualate_axis_voltageENS_9ax_paramsE>
	for(uint8_t i = 0 ; i < axis.size; i++){
 8002bb8:	7bfb      	ldrb	r3, [r7, #15]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	73fb      	strb	r3, [r7, #15]
 8002bbe:	e7e9      	b.n	8002b94 <_ZN8Joystick18calculate_joy_dataEv+0xc>
	}
}
 8002bc0:	bf00      	nop
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <_ZN8Joystick9sendToCanEv>:
void Joystick::sendToCan(void){
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
	float vel = joy.measurements[X_AXIS_INDEX].percentage_value;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd4:	60fb      	str	r3, [r7, #12]
	float turn = joy.measurements[Y_AXIS_INDEX].percentage_value;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bda:	60bb      	str	r3, [r7, #8]
	canManager.sendTurn(turn);
 8002bdc:	68b9      	ldr	r1, [r7, #8]
 8002bde:	4805      	ldr	r0, [pc, #20]	; (8002bf4 <_ZN8Joystick9sendToCanEv+0x2c>)
 8002be0:	f7ff fcca 	bl	8002578 <_ZN10CanManager8sendTurnEf>
	canManager.sendVelocity(vel);
 8002be4:	68f9      	ldr	r1, [r7, #12]
 8002be6:	4803      	ldr	r0, [pc, #12]	; (8002bf4 <_ZN8Joystick9sendToCanEv+0x2c>)
 8002be8:	f7ff fcb8 	bl	800255c <_ZN10CanManager12sendVelocityEf>

}
 8002bec:	bf00      	nop
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	20000094 	.word	0x20000094

08002bf8 <_ZN8Joystick7processEv>:

void Joystick::process(void){
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
	convert_adc_values();
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f7ff fe1f 	bl	8002844 <_ZN8Joystick18convert_adc_valuesEv>
	calculate_joy_data();
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f7ff ffbe 	bl	8002b88 <_ZN8Joystick18calculate_joy_dataEv>
	sendToCan();
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ffdb 	bl	8002bc8 <_ZN8Joystick9sendToCanEv>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
	...

08002c1c <_ZN8JoystickC1Ev>:


Joystick::Joystick() {
 8002c1c:	b5b0      	push	{r4, r5, r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	4a0f      	ldr	r2, [pc, #60]	; (8002c64 <_ZN8JoystickC1Ev+0x48>)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	601a      	str	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a0e      	ldr	r2, [pc, #56]	; (8002c68 <_ZN8JoystickC1Ev+0x4c>)
 8002c2e:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 8002c32:	4615      	mov	r5, r2
 8002c34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c38:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002c3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2202      	movs	r2, #2
 8002c50:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	init();
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7ff fd63 	bl	8002720 <_ZN8Joystick4initEv>

}
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bdb0      	pop	{r4, r5, r7, pc}
 8002c64:	08006ee8 	.word	0x08006ee8
 8002c68:	08006ec0 	.word	0x08006ec0

08002c6c <_ZN8JoystickD1Ev>:

Joystick::~Joystick() {
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	4a04      	ldr	r2, [pc, #16]	; (8002c88 <_ZN8JoystickD1Ev+0x1c>)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bc80      	pop	{r7}
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	08006ee8 	.word	0x08006ee8

08002c8c <_ZN8JoystickD0Ev>:
Joystick::~Joystick() {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
}
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f7ff ffe9 	bl	8002c6c <_ZN8JoystickD1Ev>
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f002 fe53 	bl	8005946 <_ZdlPv>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <_ZSt3powIihEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 8002caa:	b5b0      	push	{r4, r5, r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	70fb      	strb	r3, [r7, #3]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f7fd fc12 	bl	80004e0 <__aeabi_i2d>
 8002cbc:	4604      	mov	r4, r0
 8002cbe:	460d      	mov	r5, r1
 8002cc0:	78fb      	ldrb	r3, [r7, #3]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fd fbfc 	bl	80004c0 <__aeabi_ui2d>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	4620      	mov	r0, r4
 8002cce:	4629      	mov	r1, r5
 8002cd0:	f002 ff50 	bl	8005b74 <pow>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	460c      	mov	r4, r1
    }
 8002cd8:	4618      	mov	r0, r3
 8002cda:	4621      	mov	r1, r4
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002ce4 <_Z41__static_initialization_and_destruction_0ii>:
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d10c      	bne.n	8002d0e <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d107      	bne.n	8002d0e <_Z41__static_initialization_and_destruction_0ii+0x2a>
Joystick joystick;
 8002cfe:	4806      	ldr	r0, [pc, #24]	; (8002d18 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8002d00:	f7ff ff8c 	bl	8002c1c <_ZN8JoystickC1Ev>
 8002d04:	4a05      	ldr	r2, [pc, #20]	; (8002d1c <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8002d06:	4906      	ldr	r1, [pc, #24]	; (8002d20 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8002d08:	4803      	ldr	r0, [pc, #12]	; (8002d18 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8002d0a:	f002 fe1e 	bl	800594a <__aeabi_atexit>
}
 8002d0e:	bf00      	nop
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000100 	.word	0x20000100
 8002d1c:	20000000 	.word	0x20000000
 8002d20:	08002c6d 	.word	0x08002c6d

08002d24 <_GLOBAL__sub_I_joystick>:
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002d2c:	2001      	movs	r0, #1
 8002d2e:	f7ff ffd9 	bl	8002ce4 <_Z41__static_initialization_and_destruction_0ii>
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <_ZN11ModeManager4initEv>:

#include "ModeManager.h"

ModeManager modeManager;

void ModeManager::init(){
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&PROCESS_TIMER);
 8002d3c:	4803      	ldr	r0, [pc, #12]	; (8002d4c <_ZN11ModeManager4initEv+0x18>)
 8002d3e:	f002 fae9 	bl	8005314 <HAL_TIM_Base_Start_IT>
}
 8002d42:	bf00      	nop
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	20000344 	.word	0x20000344

08002d50 <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE>:
uint8_t ModeManager::velocityPermission(MSG_ORIGIN origin){
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	70fb      	strb	r3, [r7, #3]
	resetIdleTimer();
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f8b3 	bl	8002ec8 <_ZN11ModeManager14resetIdleTimerEv>
	if (getDriveMode() == ENABLE){
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f8c0 	bl	8002ee8 <_ZN11ModeManager12getDriveModeEv>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	bf0c      	ite	eq
 8002d6e:	2301      	moveq	r3, #1
 8002d70:	2300      	movne	r3, #0
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d027      	beq.n	8002dc8 <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x78>
		if(origin == RC && (getRCmode() == MODE_ACRO ||
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10d      	bne.n	8002d9a <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x4a>
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f8bd 	bl	8002efe <_ZN11ModeManager9getRCmodeEv>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b03      	cmp	r3, #3
 8002d88:	d005      	beq.n	8002d96 <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x46>
  	   	   	     	 	 	getRCmode() == MODE_SEMI) ){
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 f8b7 	bl	8002efe <_ZN11ModeManager9getRCmodeEv>
 8002d90:	4603      	mov	r3, r0
		if(origin == RC && (getRCmode() == MODE_ACRO ||
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d101      	bne.n	8002d9a <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x4a>
 8002d96:	2301      	movs	r3, #1
 8002d98:	e000      	b.n	8002d9c <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x4c>
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x54>
			return 1;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e012      	b.n	8002dca <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x7a>
		}
		else if(origin == I3 && (getRCmode() == MODE_AUTONOMOUS) ){
 8002da4:	78fb      	ldrb	r3, [r7, #3]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d107      	bne.n	8002dba <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x6a>
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 f8a7 	bl	8002efe <_ZN11ModeManager9getRCmodeEv>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d101      	bne.n	8002dba <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x6a>
 8002db6:	2301      	movs	r3, #1
 8002db8:	e000      	b.n	8002dbc <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x6c>
 8002dba:	2300      	movs	r3, #0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x74>
			return 1;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e002      	b.n	8002dca <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x7a>
		}
		else return 0;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	e000      	b.n	8002dca <_ZN11ModeManager18velocityPermissionENS_10MSG_ORIGINE+0x7a>
	}
	else return 0;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE>:

uint8_t ModeManager::turnPermission(MSG_ORIGIN origin){
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b082      	sub	sp, #8
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	460b      	mov	r3, r1
 8002ddc:	70fb      	strb	r3, [r7, #3]
	resetIdleTimer();
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 f872 	bl	8002ec8 <_ZN11ModeManager14resetIdleTimerEv>
	if (getDriveMode() == ENABLE){
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 f87f 	bl	8002ee8 <_ZN11ModeManager12getDriveModeEv>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	bf0c      	ite	eq
 8002df0:	2301      	moveq	r3, #1
 8002df2:	2300      	movne	r3, #0
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d027      	beq.n	8002e4a <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x78>
		if(origin == RC && getRCmode() == MODE_ACRO){
 8002dfa:	78fb      	ldrb	r3, [r7, #3]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d107      	bne.n	8002e10 <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x3e>
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f000 f87c 	bl	8002efe <_ZN11ModeManager9getRCmodeEv>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b03      	cmp	r3, #3
 8002e0a:	d101      	bne.n	8002e10 <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x3e>
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e000      	b.n	8002e12 <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x40>
 8002e10:	2300      	movs	r3, #0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x48>
			return 1;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e018      	b.n	8002e4c <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x7a>
		}
		else if(origin == I3 && (getRCmode() == MODE_AUTONOMOUS ||
 8002e1a:	78fb      	ldrb	r3, [r7, #3]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d10d      	bne.n	8002e3c <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x6a>
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 f86c 	bl	8002efe <_ZN11ModeManager9getRCmodeEv>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d005      	beq.n	8002e38 <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x66>
				   	   	   	     getRCmode() == MODE_SEMI) ){
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 f866 	bl	8002efe <_ZN11ModeManager9getRCmodeEv>
 8002e32:	4603      	mov	r3, r0
		else if(origin == I3 && (getRCmode() == MODE_AUTONOMOUS ||
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d101      	bne.n	8002e3c <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x6a>
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e000      	b.n	8002e3e <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x6c>
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x74>
			return 1;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e002      	b.n	8002e4c <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x7a>
		}
		else return 0;
 8002e46:	2300      	movs	r3, #0
 8002e48:	e000      	b.n	8002e4c <_ZN11ModeManager14turnPermissionENS_10MSG_ORIGINE+0x7a>
	}
	else return 0;
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3708      	adds	r7, #8
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <_ZN11ModeManager12statusUpdateENS_7RC_MODEENS_10DRIVE_MODEE>:


void ModeManager::statusUpdate(RC_MODE RCstatus, DRIVE_MODE drivestatus){
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	70fb      	strb	r3, [r7, #3]
 8002e60:	4613      	mov	r3, r2
 8002e62:	70bb      	strb	r3, [r7, #2]
	RCmode = RCstatus;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	715a      	strb	r2, [r3, #5]
	driveMode = drivestatus;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	78ba      	ldrb	r2, [r7, #2]
 8002e6e:	711a      	strb	r2, [r3, #4]
	if (RCstatus !=MODE_JOYSICK){
 8002e70:	78fb      	ldrb	r3, [r7, #3]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d003      	beq.n	8002e7e <_ZN11ModeManager12statusUpdateENS_7RC_MODEENS_10DRIVE_MODEE+0x2a>
		startIdleTimer();
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f808 	bl	8002e8c <_ZN11ModeManager14startIdleTimerEv>
	}
	else stopIdleTimer();
}
 8002e7c:	e002      	b.n	8002e84 <_ZN11ModeManager12statusUpdateENS_7RC_MODEENS_10DRIVE_MODEE+0x30>
	else stopIdleTimer();
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f000 f812 	bl	8002ea8 <_ZN11ModeManager13stopIdleTimerEv>
}
 8002e84:	bf00      	nop
 8002e86:	3708      	adds	r7, #8
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <_ZN11ModeManager14startIdleTimerEv>:

void ModeManager::startIdleTimer(){
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&IDLE_TIMER);
 8002e94:	4803      	ldr	r0, [pc, #12]	; (8002ea4 <_ZN11ModeManager14startIdleTimerEv+0x18>)
 8002e96:	f002 fa3d 	bl	8005314 <HAL_TIM_Base_Start_IT>
}
 8002e9a:	bf00      	nop
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20000384 	.word	0x20000384

08002ea8 <_ZN11ModeManager13stopIdleTimerEv>:

void ModeManager::stopIdleTimer(){
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(&IDLE_TIMER);
 8002eb0:	4804      	ldr	r0, [pc, #16]	; (8002ec4 <_ZN11ModeManager13stopIdleTimerEv+0x1c>)
 8002eb2:	f002 fa3f 	bl	8005334 <HAL_TIM_Base_Stop_IT>
	resetIdleTimer();
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 f806 	bl	8002ec8 <_ZN11ModeManager14resetIdleTimerEv>
}
 8002ebc:	bf00      	nop
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	20000384 	.word	0x20000384

08002ec8 <_ZN11ModeManager14resetIdleTimerEv>:
void ModeManager::resetIdleTimer(){
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&IDLE_TIMER, 0);
 8002ed0:	4b04      	ldr	r3, [pc, #16]	; (8002ee4 <_ZN11ModeManager14resetIdleTimerEv+0x1c>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002ed8:	bf00      	nop
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bc80      	pop	{r7}
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	20000384 	.word	0x20000384

08002ee8 <_ZN11ModeManager12getDriveModeEv>:

ModeManager::DRIVE_MODE ModeManager::getDriveMode(){
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
	return driveMode;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	791b      	ldrb	r3, [r3, #4]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bc80      	pop	{r7}
 8002efc:	4770      	bx	lr

08002efe <_ZN11ModeManager9getRCmodeEv>:
ModeManager::RC_MODE ModeManager::getRCmode(){
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
	return RCmode;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	795b      	ldrb	r3, [r3, #5]
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr

08002f14 <_ZN11ModeManager14isJoystickModeEv>:


uint8_t ModeManager::isJoystickMode(){
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
	if (getDriveMode() == ENABLE &&
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7ff ffe3 	bl	8002ee8 <_ZN11ModeManager12getDriveModeEv>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d107      	bne.n	8002f38 <_ZN11ModeManager14isJoystickModeEv+0x24>
		getRCmode() == MODE_JOYSICK) return 1;
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f7ff ffe8 	bl	8002efe <_ZN11ModeManager9getRCmodeEv>
 8002f2e:	4603      	mov	r3, r0
	if (getDriveMode() == ENABLE &&
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <_ZN11ModeManager14isJoystickModeEv+0x24>
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <_ZN11ModeManager14isJoystickModeEv+0x26>
 8002f38:	2300      	movs	r3, #0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <_ZN11ModeManager14isJoystickModeEv+0x2e>
		getRCmode() == MODE_JOYSICK) return 1;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e000      	b.n	8002f44 <_ZN11ModeManager14isJoystickModeEv+0x30>
	else return 0;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <_ZN11ModeManagerC1Ev>:

ModeManager::ModeManager() {
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	4a07      	ldr	r2, [pc, #28]	; (8002f74 <_ZN11ModeManagerC1Ev+0x28>)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	601a      	str	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	711a      	strb	r2, [r3, #4]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	715a      	strb	r2, [r3, #5]
	// TODO Auto-generated constructor stub

}
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	08006f0c 	.word	0x08006f0c

08002f78 <_ZN11ModeManagerD1Ev>:

ModeManager::~ModeManager() {
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	4a04      	ldr	r2, [pc, #16]	; (8002f94 <_ZN11ModeManagerD1Ev+0x1c>)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc80      	pop	{r7}
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	08006f0c 	.word	0x08006f0c

08002f98 <_ZN11ModeManagerD0Ev>:
ModeManager::~ModeManager() {
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
}
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f7ff ffe9 	bl	8002f78 <_ZN11ModeManagerD1Ev>
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f002 fccd 	bl	8005946 <_ZdlPv>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
	...

08002fb8 <_Z41__static_initialization_and_destruction_0ii>:
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d10c      	bne.n	8002fe2 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d107      	bne.n	8002fe2 <_Z41__static_initialization_and_destruction_0ii+0x2a>
ModeManager modeManager;
 8002fd2:	4806      	ldr	r0, [pc, #24]	; (8002fec <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8002fd4:	f7ff ffba 	bl	8002f4c <_ZN11ModeManagerC1Ev>
 8002fd8:	4a05      	ldr	r2, [pc, #20]	; (8002ff0 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8002fda:	4906      	ldr	r1, [pc, #24]	; (8002ff4 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8002fdc:	4803      	ldr	r0, [pc, #12]	; (8002fec <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8002fde:	f002 fcb4 	bl	800594a <__aeabi_atexit>
}
 8002fe2:	bf00      	nop
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	200001b4 	.word	0x200001b4
 8002ff0:	20000000 	.word	0x20000000
 8002ff4:	08002f79 	.word	0x08002f79

08002ff8 <_GLOBAL__sub_I_modeManager>:
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003000:	2001      	movs	r0, #1
 8003002:	f7ff ffd9 	bl	8002fb8 <_Z41__static_initialization_and_destruction_0ii>
 8003006:	bd80      	pop	{r7, pc}

08003008 <MX_ADC1_Init>:
{
  ADC_ChannelConfTypeDef sConfig = {0};

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8003008:	4824      	ldr	r0, [pc, #144]	; (800309c <MX_ADC1_Init+0x94>)
 800300a:	4b25      	ldr	r3, [pc, #148]	; (80030a0 <MX_ADC1_Init+0x98>)
{
 800300c:	b530      	push	{r4, r5, lr}
  hadc1.Instance = ADC1;
 800300e:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003010:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003014:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003016:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 800301a:	2400      	movs	r4, #0
  hadc1.Init.ContinuousConvMode = ENABLE;
 800301c:	2501      	movs	r5, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800301e:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
 8003020:	2304      	movs	r3, #4
{
 8003022:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8003024:	9401      	str	r4, [sp, #4]
 8003026:	9402      	str	r4, [sp, #8]
 8003028:	9403      	str	r4, [sp, #12]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800302a:	7305      	strb	r5, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800302c:	7504      	strb	r4, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800302e:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 4;
 8003030:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003032:	f000 ff45 	bl	8003ec0 <HAL_ADC_Init>
 8003036:	b108      	cbz	r0, 800303c <MX_ADC1_Init+0x34>
  {
    Error_Handler();
 8003038:	f000 fa6e 	bl	8003518 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800303c:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800303e:	a901      	add	r1, sp, #4
 8003040:	4816      	ldr	r0, [pc, #88]	; (800309c <MX_ADC1_Init+0x94>)
  sConfig.Channel = ADC_CHANNEL_0;
 8003042:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003044:	9502      	str	r5, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8003046:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003048:	f000 fd6c 	bl	8003b24 <HAL_ADC_ConfigChannel>
 800304c:	b108      	cbz	r0, 8003052 <MX_ADC1_Init+0x4a>
  {
    Error_Handler();
 800304e:	f000 fa63 	bl	8003518 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003052:	2301      	movs	r3, #1
 8003054:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003056:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003058:	a901      	add	r1, sp, #4
 800305a:	4810      	ldr	r0, [pc, #64]	; (800309c <MX_ADC1_Init+0x94>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800305c:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800305e:	f000 fd61 	bl	8003b24 <HAL_ADC_ConfigChannel>
 8003062:	b108      	cbz	r0, 8003068 <MX_ADC1_Init+0x60>
  {
    Error_Handler();
 8003064:	f000 fa58 	bl	8003518 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003068:	230e      	movs	r3, #14
 800306a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800306c:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800306e:	a901      	add	r1, sp, #4
 8003070:	480a      	ldr	r0, [pc, #40]	; (800309c <MX_ADC1_Init+0x94>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003072:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003074:	f000 fd56 	bl	8003b24 <HAL_ADC_ConfigChannel>
 8003078:	b108      	cbz	r0, 800307e <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 800307a:	f000 fa4d 	bl	8003518 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800307e:	230f      	movs	r3, #15
 8003080:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003082:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003084:	4805      	ldr	r0, [pc, #20]	; (800309c <MX_ADC1_Init+0x94>)
 8003086:	eb0d 0103 	add.w	r1, sp, r3
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800308a:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800308c:	f000 fd4a 	bl	8003b24 <HAL_ADC_ConfigChannel>
 8003090:	b108      	cbz	r0, 8003096 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8003092:	f000 fa41 	bl	8003518 <Error_Handler>
  }

}
 8003096:	b005      	add	sp, #20
 8003098:	bd30      	pop	{r4, r5, pc}
 800309a:	bf00      	nop
 800309c:	200001c8 	.word	0x200001c8
 80030a0:	40012400 	.word	0x40012400

080030a4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a4:	2210      	movs	r2, #16
{
 80030a6:	b530      	push	{r4, r5, lr}
 80030a8:	4605      	mov	r5, r0
 80030aa:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ac:	eb0d 0002 	add.w	r0, sp, r2
 80030b0:	2100      	movs	r1, #0
 80030b2:	f003 fdbb 	bl	8006c2c <memset>
  if(adcHandle->Instance==ADC1)
 80030b6:	682a      	ldr	r2, [r5, #0]
 80030b8:	4b25      	ldr	r3, [pc, #148]	; (8003150 <HAL_ADC_MspInit+0xac>)
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d145      	bne.n	800314a <HAL_ADC_MspInit+0xa6>
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = JOY1_X_Pin|JOY1_Y_Pin;
 80030be:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 80030c0:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80030c4:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c6:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC1_CLK_ENABLE();
 80030c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030cc:	619a      	str	r2, [r3, #24]
 80030ce:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030d0:	4820      	ldr	r0, [pc, #128]	; (8003154 <HAL_ADC_MspInit+0xb0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80030d2:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80030d6:	9201      	str	r2, [sp, #4]
 80030d8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030da:	699a      	ldr	r2, [r3, #24]
 80030dc:	f042 0204 	orr.w	r2, r2, #4
 80030e0:	619a      	str	r2, [r3, #24]
 80030e2:	699a      	ldr	r2, [r3, #24]
 80030e4:	f002 0204 	and.w	r2, r2, #4
 80030e8:	9202      	str	r2, [sp, #8]
 80030ea:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ec:	699a      	ldr	r2, [r3, #24]
 80030ee:	f042 0210 	orr.w	r2, r2, #16
 80030f2:	619a      	str	r2, [r3, #24]
 80030f4:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = JOY1_X_Pin|JOY1_Y_Pin;
 80030f6:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030f8:	f003 0310 	and.w	r3, r3, #16
 80030fc:	9303      	str	r3, [sp, #12]
 80030fe:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003100:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003102:	f001 fc4f 	bl	80049a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = JOY2_X_Pin|JOY2_Y_Pin;
 8003106:	2330      	movs	r3, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003108:	4813      	ldr	r0, [pc, #76]	; (8003158 <HAL_ADC_MspInit+0xb4>)
 800310a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = JOY2_X_Pin|JOY2_Y_Pin;
 800310c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800310e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003110:	f001 fc48 	bl	80049a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003114:	4c11      	ldr	r4, [pc, #68]	; (800315c <HAL_ADC_MspInit+0xb8>)
 8003116:	4b12      	ldr	r3, [pc, #72]	; (8003160 <HAL_ADC_MspInit+0xbc>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003118:	4620      	mov	r0, r4
    hdma_adc1.Instance = DMA1_Channel1;
 800311a:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800311c:	2300      	movs	r3, #0
 800311e:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003120:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003122:	2380      	movs	r3, #128	; 0x80
 8003124:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003126:	f44f 7300 	mov.w	r3, #512	; 0x200
 800312a:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800312c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003130:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003132:	2320      	movs	r3, #32
 8003134:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003136:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800313a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800313c:	f001 fa6a 	bl	8004614 <HAL_DMA_Init>
 8003140:	b108      	cbz	r0, 8003146 <HAL_ADC_MspInit+0xa2>
    {
      Error_Handler();
 8003142:	f000 f9e9 	bl	8003518 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003146:	622c      	str	r4, [r5, #32]
 8003148:	6265      	str	r5, [r4, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800314a:	b009      	add	sp, #36	; 0x24
 800314c:	bd30      	pop	{r4, r5, pc}
 800314e:	bf00      	nop
 8003150:	40012400 	.word	0x40012400
 8003154:	40010800 	.word	0x40010800
 8003158:	40011000 	.word	0x40011000
 800315c:	200001f8 	.word	0x200001f8
 8003160:	40020008 	.word	0x40020008

08003164 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8003164:	b508      	push	{r3, lr}

  hcan.Instance = CAN1;
  hcan.Init.Prescaler = 16;
 8003166:	f04f 0e10 	mov.w	lr, #16
  hcan.Instance = CAN1;
 800316a:	480b      	ldr	r0, [pc, #44]	; (8003198 <MX_CAN_Init+0x34>)
  hcan.Init.Prescaler = 16;
 800316c:	4b0b      	ldr	r3, [pc, #44]	; (800319c <MX_CAN_Init+0x38>)
 800316e:	e880 4008 	stmia.w	r0, {r3, lr}
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003172:	2300      	movs	r3, #0
 8003174:	6083      	str	r3, [r0, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003176:	60c3      	str	r3, [r0, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8003178:	6103      	str	r3, [r0, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800317a:	6143      	str	r3, [r0, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800317c:	7603      	strb	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800317e:	7643      	strb	r3, [r0, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8003180:	7683      	strb	r3, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8003182:	76c3      	strb	r3, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8003184:	7703      	strb	r3, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8003186:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003188:	f000 ff24 	bl	8003fd4 <HAL_CAN_Init>
 800318c:	b118      	cbz	r0, 8003196 <MX_CAN_Init+0x32>
  {
    Error_Handler();
  }

}
 800318e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003192:	f000 b9c1 	b.w	8003518 <Error_Handler>
 8003196:	bd08      	pop	{r3, pc}
 8003198:	2000023c 	.word	0x2000023c
 800319c:	40006400 	.word	0x40006400

080031a0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80031a0:	b510      	push	{r4, lr}
 80031a2:	4604      	mov	r4, r0
 80031a4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a6:	2210      	movs	r2, #16
 80031a8:	2100      	movs	r1, #0
 80031aa:	a802      	add	r0, sp, #8
 80031ac:	f003 fd3e 	bl	8006c2c <memset>
  if(canHandle->Instance==CAN1)
 80031b0:	6822      	ldr	r2, [r4, #0]
 80031b2:	4b21      	ldr	r3, [pc, #132]	; (8003238 <HAL_CAN_MspInit+0x98>)
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d13d      	bne.n	8003234 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80031b8:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 80031bc:	69da      	ldr	r2, [r3, #28]
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(CAN_RX_GPIO_Port, &GPIO_InitStruct);
 80031be:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80031c0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80031c4:	61da      	str	r2, [r3, #28]
 80031c6:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(CAN_RX_GPIO_Port, &GPIO_InitStruct);
 80031c8:	481c      	ldr	r0, [pc, #112]	; (800323c <HAL_CAN_MspInit+0x9c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80031ca:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80031ce:	9200      	str	r2, [sp, #0]
 80031d0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d2:	699a      	ldr	r2, [r3, #24]
 80031d4:	f042 0204 	orr.w	r2, r2, #4
 80031d8:	619a      	str	r2, [r3, #24]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	f003 0304 	and.w	r3, r3, #4
 80031e0:	9301      	str	r3, [sp, #4]
 80031e2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = CAN_RX_Pin;
 80031e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031e8:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(CAN_RX_GPIO_Port, &GPIO_InitStruct);
 80031ea:	f001 fbdb 	bl	80049a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAN_TX_Pin;
 80031ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f4:	2302      	movs	r3, #2
 80031f6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031f8:	2303      	movs	r3, #3
    HAL_GPIO_Init(CAN_TX_GPIO_Port, &GPIO_InitStruct);
 80031fa:	a902      	add	r1, sp, #8
 80031fc:	480f      	ldr	r0, [pc, #60]	; (800323c <HAL_CAN_MspInit+0x9c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031fe:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(CAN_TX_GPIO_Port, &GPIO_InitStruct);
 8003200:	f001 fbd0 	bl	80049a4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8003204:	2200      	movs	r2, #0
 8003206:	2013      	movs	r0, #19
 8003208:	4611      	mov	r1, r2
 800320a:	f001 f9ab 	bl	8004564 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 800320e:	2013      	movs	r0, #19
 8003210:	f001 f9dc 	bl	80045cc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003214:	2200      	movs	r2, #0
 8003216:	2014      	movs	r0, #20
 8003218:	4611      	mov	r1, r2
 800321a:	f001 f9a3 	bl	8004564 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800321e:	2014      	movs	r0, #20
 8003220:	f001 f9d4 	bl	80045cc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003224:	2200      	movs	r2, #0
 8003226:	2015      	movs	r0, #21
 8003228:	4611      	mov	r1, r2
 800322a:	f001 f99b 	bl	8004564 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800322e:	2015      	movs	r0, #21
 8003230:	f001 f9cc 	bl	80045cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8003234:	b006      	add	sp, #24
 8003236:	bd10      	pop	{r4, pc}
 8003238:	40006400 	.word	0x40006400
 800323c:	40010800 	.word	0x40010800

08003240 <MX_DMA_Init>:
  */
void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003240:	4b1a      	ldr	r3, [pc, #104]	; (80032ac <MX_DMA_Init+0x6c>)
{
 8003242:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003244:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003246:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003248:	f042 0201 	orr.w	r2, r2, #1
 800324c:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800324e:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003250:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003252:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	9301      	str	r3, [sp, #4]
 800325a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800325c:	f001 f982 	bl	8004564 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003260:	200b      	movs	r0, #11
 8003262:	f001 f9b3 	bl	80045cc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003266:	2200      	movs	r2, #0
 8003268:	200c      	movs	r0, #12
 800326a:	4611      	mov	r1, r2
 800326c:	f001 f97a 	bl	8004564 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003270:	200c      	movs	r0, #12
 8003272:	f001 f9ab 	bl	80045cc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003276:	2200      	movs	r2, #0
 8003278:	200d      	movs	r0, #13
 800327a:	4611      	mov	r1, r2
 800327c:	f001 f972 	bl	8004564 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003280:	200d      	movs	r0, #13
 8003282:	f001 f9a3 	bl	80045cc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003286:	2200      	movs	r2, #0
 8003288:	200e      	movs	r0, #14
 800328a:	4611      	mov	r1, r2
 800328c:	f001 f96a 	bl	8004564 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003290:	200e      	movs	r0, #14
 8003292:	f001 f99b 	bl	80045cc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003296:	2200      	movs	r2, #0
 8003298:	200f      	movs	r0, #15
 800329a:	4611      	mov	r1, r2
 800329c:	f001 f962 	bl	8004564 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80032a0:	200f      	movs	r0, #15
 80032a2:	f001 f993 	bl	80045cc <HAL_NVIC_EnableIRQ>

}
 80032a6:	b003      	add	sp, #12
 80032a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80032ac:	40021000 	.word	0x40021000

080032b0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80032b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b4:	f04f 0910 	mov.w	r9, #16
{
 80032b8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ba:	464a      	mov	r2, r9
 80032bc:	2100      	movs	r1, #0
 80032be:	eb0d 0009 	add.w	r0, sp, r9
 80032c2:	f003 fcb3 	bl	8006c2c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032c6:	4b49      	ldr	r3, [pc, #292]	; (80033ec <MX_GPIO_Init+0x13c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|LCD_RST_Pin|LCD_WR_Pin|LCD_RD_Pin 
 80032c8:	4e49      	ldr	r6, [pc, #292]	; (80033f0 <MX_GPIO_Init+0x140>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032ca:	699a      	ldr	r2, [r3, #24]
                          |LCD_CS_Pin|LCD_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TP_CS_GPIO_Port, TP_CS_Pin, GPIO_PIN_SET);
 80032cc:	4d49      	ldr	r5, [pc, #292]	; (80033f4 <MX_GPIO_Init+0x144>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032ce:	ea42 0209 	orr.w	r2, r2, r9
 80032d2:	619a      	str	r2, [r3, #24]
 80032d4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|LCD_RST_Pin|LCD_WR_Pin|LCD_RD_Pin 
 80032d6:	4630      	mov	r0, r6
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032d8:	ea02 0209 	and.w	r2, r2, r9
 80032dc:	9200      	str	r2, [sp, #0]
 80032de:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032e0:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|LCD_RST_Pin|LCD_WR_Pin|LCD_RD_Pin 
 80032e2:	f244 01c7 	movw	r1, #16583	; 0x40c7
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032e6:	f042 0220 	orr.w	r2, r2, #32
 80032ea:	619a      	str	r2, [r3, #24]
 80032ec:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BL_CTRL_Pin|GPIO18_Pin|GPIO4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D10_Pin 
 80032ee:	f8df b10c 	ldr.w	fp, [pc, #268]	; 80033fc <MX_GPIO_Init+0x14c>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032f2:	f002 0220 	and.w	r2, r2, #32
 80032f6:	9201      	str	r2, [sp, #4]
 80032f8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032fa:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin */
  GPIO_InitStruct.Pin = BUTTON_6_Pin|BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin 
                          |BUTTON_4_Pin|BUTTON_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032fc:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032fe:	f042 0204 	orr.w	r2, r2, #4
 8003302:	619a      	str	r2, [r3, #24]
 8003304:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin|LCD_RST_Pin|LCD_WR_Pin|LCD_RD_Pin 
                          |LCD_CS_Pin|LCD_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003306:	f04f 0801 	mov.w	r8, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800330a:	f002 0204 	and.w	r2, r2, #4
 800330e:	9202      	str	r2, [sp, #8]
 8003310:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003312:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003314:	2702      	movs	r7, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003316:	f042 0208 	orr.w	r2, r2, #8
 800331a:	619a      	str	r2, [r3, #24]
 800331c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|LCD_RST_Pin|LCD_WR_Pin|LCD_RD_Pin 
 800331e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003320:	f003 0308 	and.w	r3, r3, #8
 8003324:	9303      	str	r3, [sp, #12]
 8003326:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|LCD_RST_Pin|LCD_WR_Pin|LCD_RD_Pin 
 8003328:	f001 fc28 	bl	8004b7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TP_CS_GPIO_Port, TP_CS_Pin, GPIO_PIN_SET);
 800332c:	4628      	mov	r0, r5
 800332e:	2201      	movs	r2, #1
 8003330:	2104      	movs	r1, #4
 8003332:	f001 fc23 	bl	8004b7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, BL_CTRL_Pin|GPIO18_Pin|GPIO4_Pin, GPIO_PIN_RESET);
 8003336:	4628      	mov	r0, r5
 8003338:	2200      	movs	r2, #0
 800333a:	f248 1108 	movw	r1, #33032	; 0x8108
 800333e:	f001 fc1d 	bl	8004b7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D10_Pin 
 8003342:	2200      	movs	r2, #0
 8003344:	4658      	mov	r0, fp
 8003346:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800334a:	f001 fc17 	bl	8004b7c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = BUTTON_6_Pin|BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin 
 800334e:	f44f 537c 	mov.w	r3, #16128	; 0x3f00
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003352:	eb0d 0109 	add.w	r1, sp, r9
 8003356:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = BUTTON_6_Pin|BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin 
 8003358:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800335a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800335c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800335e:	f001 fb21 	bl	80049a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BLUE_LED_Pin|LCD_RST_Pin|LCD_WR_Pin|LCD_RD_Pin 
 8003362:	f244 03c7 	movw	r3, #16583	; 0x40c7
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003366:	eb0d 0109 	add.w	r1, sp, r9
 800336a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = BLUE_LED_Pin|LCD_RST_Pin|LCD_WR_Pin|LCD_RD_Pin 
 800336c:	9304      	str	r3, [sp, #16]

  /*Configure GPIO pins : PC15 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800336e:	f04f 0a03 	mov.w	sl, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003372:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003376:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003378:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800337a:	f001 fb13 	bl	80049a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_3;
 800337e:	f248 0308 	movw	r3, #32776	; 0x8008
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003382:	eb0d 0109 	add.w	r1, sp, r9
 8003386:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_3;
 8003388:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800338a:	f8cd a014 	str.w	sl, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800338e:	f001 fb09 	bl	80049a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = TP_CS_Pin|BL_CTRL_Pin|GPIO18_Pin|GPIO4_Pin;
 8003392:	f248 130c 	movw	r3, #33036	; 0x810c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003396:	eb0d 0109 	add.w	r1, sp, r9
 800339a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = TP_CS_Pin|BL_CTRL_Pin|GPIO18_Pin|GPIO4_Pin;
 800339c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800339e:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a4:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033a6:	f001 fafd 	bl	80049a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 80033aa:	eb0d 0109 	add.w	r1, sp, r9
 80033ae:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
 80033b0:	f8cd 9010 	str.w	r9, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033b4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b6:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 80033b8:	f001 faf4 	bl	80049a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D10_Pin 
 80033bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
                          |LCD_D15_Pin|LCD_D3_Pin|LCD_D4_Pin|LCD_D5_Pin 
                          |LCD_D6_Pin|LCD_D7_Pin|LCD_D8_Pin|LCD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033c0:	eb0d 0109 	add.w	r1, sp, r9
 80033c4:	4658      	mov	r0, fp
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D10_Pin 
 80033c6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033c8:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033cc:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ce:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033d0:	f001 fae8 	bl	80049a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80033d4:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033d6:	eb0d 0109 	add.w	r1, sp, r9
 80033da:	4807      	ldr	r0, [pc, #28]	; (80033f8 <MX_GPIO_Init+0x148>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80033dc:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033de:	f8cd a014 	str.w	sl, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033e2:	f001 fadf 	bl	80049a4 <HAL_GPIO_Init>

}
 80033e6:	b009      	add	sp, #36	; 0x24
 80033e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40011000 	.word	0x40011000
 80033f4:	40010800 	.word	0x40010800
 80033f8:	40011400 	.word	0x40011400
 80033fc:	40010c00 	.word	0x40010c00

08003400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003404:	f000 fb2e 	bl	8003a64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003408:	f000 f820 	bl	800344c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800340c:	f7ff ff50 	bl	80032b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8003410:	f7ff ff16 	bl	8003240 <MX_DMA_Init>
  MX_ADC1_Init();
 8003414:	f7ff fdf8 	bl	8003008 <MX_ADC1_Init>
  MX_CAN_Init();
 8003418:	f7ff fea4 	bl	8003164 <MX_CAN_Init>
  MX_SPI1_Init();
 800341c:	f000 f882 	bl	8003524 <MX_SPI1_Init>
  MX_TIM3_Init();
 8003420:	f000 f9d0 	bl	80037c4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8003424:	f000 fa72 	bl	800390c <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8003428:	f000 fa10 	bl	800384c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  joystick.init();
 800342c:	4804      	ldr	r0, [pc, #16]	; (8003440 <main+0x40>)
 800342e:	f7ff f977 	bl	8002720 <_ZN8Joystick4initEv>
  modeManager.init();
 8003432:	4804      	ldr	r0, [pc, #16]	; (8003444 <main+0x44>)
 8003434:	f7ff fc7e 	bl	8002d34 <_ZN11ModeManager4initEv>
  canManager.init();
 8003438:	4803      	ldr	r0, [pc, #12]	; (8003448 <main+0x48>)
 800343a:	f7fe fe45 	bl	80020c8 <_ZN10CanManager4initEv>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800343e:	e7fe      	b.n	800343e <main+0x3e>
 8003440:	20000100 	.word	0x20000100
 8003444:	200001b4 	.word	0x200001b4
 8003448:	20000094 	.word	0x20000094

0800344c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b096      	sub	sp, #88	; 0x58
 8003450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003452:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003456:	2228      	movs	r2, #40	; 0x28
 8003458:	2100      	movs	r1, #0
 800345a:	4618      	mov	r0, r3
 800345c:	f003 fbe6 	bl	8006c2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003460:	f107 031c 	add.w	r3, r7, #28
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	605a      	str	r2, [r3, #4]
 800346a:	609a      	str	r2, [r3, #8]
 800346c:	60da      	str	r2, [r3, #12]
 800346e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003470:	1d3b      	adds	r3, r7, #4
 8003472:	2200      	movs	r2, #0
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	605a      	str	r2, [r3, #4]
 8003478:	609a      	str	r2, [r3, #8]
 800347a:	60da      	str	r2, [r3, #12]
 800347c:	611a      	str	r2, [r3, #16]
 800347e:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003480:	2302      	movs	r3, #2
 8003482:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003484:	2301      	movs	r3, #1
 8003486:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003488:	2310      	movs	r3, #16
 800348a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800348c:	2302      	movs	r3, #2
 800348e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8003490:	2300      	movs	r3, #0
 8003492:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 8003494:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 8003498:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800349a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800349e:	4618      	mov	r0, r3
 80034a0:	f001 fb72 	bl	8004b88 <HAL_RCC_OscConfig>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	bf14      	ite	ne
 80034aa:	2301      	movne	r3, #1
 80034ac:	2300      	moveq	r3, #0
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80034b4:	f000 f830 	bl	8003518 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034b8:	230f      	movs	r3, #15
 80034ba:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034bc:	2302      	movs	r3, #2
 80034be:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034c0:	2300      	movs	r3, #0
 80034c2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80034c4:	2300      	movs	r3, #0
 80034c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034c8:	2300      	movs	r3, #0
 80034ca:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80034cc:	f107 031c 	add.w	r3, r7, #28
 80034d0:	2101      	movs	r1, #1
 80034d2:	4618      	mov	r0, r3
 80034d4:	f001 fd32 	bl	8004f3c <HAL_RCC_ClockConfig>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	bf14      	ite	ne
 80034de:	2301      	movne	r3, #1
 80034e0:	2300      	moveq	r3, #0
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80034e8:	f000 f816 	bl	8003518 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80034ec:	2302      	movs	r3, #2
 80034ee:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80034f0:	2300      	movs	r3, #0
 80034f2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034f4:	1d3b      	adds	r3, r7, #4
 80034f6:	4618      	mov	r0, r3
 80034f8:	f001 fdde 	bl	80050b8 <HAL_RCCEx_PeriphCLKConfig>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	bf14      	ite	ne
 8003502:	2301      	movne	r3, #1
 8003504:	2300      	moveq	r3, #0
 8003506:	b2db      	uxtb	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800350c:	f000 f804 	bl	8003518 <Error_Handler>
  }
}
 8003510:	bf00      	nop
 8003512:	3758      	adds	r7, #88	; 0x58
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800351c:	bf00      	nop
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr

08003524 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003524:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003526:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi1.Instance = SPI1;
 800352a:	480d      	ldr	r0, [pc, #52]	; (8003560 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800352c:	4b0d      	ldr	r3, [pc, #52]	; (8003564 <MX_SPI1_Init+0x40>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800352e:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003532:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003536:	2300      	movs	r3, #0
 8003538:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800353a:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800353c:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800353e:	6143      	str	r3, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003540:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003542:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003544:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003546:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003548:	230a      	movs	r3, #10
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800354a:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 800354c:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800354e:	f001 fe2b 	bl	80051a8 <HAL_SPI_Init>
 8003552:	b118      	cbz	r0, 800355c <MX_SPI1_Init+0x38>
  {
    Error_Handler();
  }

}
 8003554:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003558:	f7ff bfde 	b.w	8003518 <Error_Handler>
 800355c:	bd08      	pop	{r3, pc}
 800355e:	bf00      	nop
 8003560:	20000264 	.word	0x20000264
 8003564:	40013000 	.word	0x40013000

08003568 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003568:	b570      	push	{r4, r5, r6, lr}
 800356a:	4606      	mov	r6, r0
 800356c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800356e:	2210      	movs	r2, #16
 8003570:	2100      	movs	r1, #0
 8003572:	a802      	add	r0, sp, #8
 8003574:	f003 fb5a 	bl	8006c2c <memset>
  if(spiHandle->Instance==SPI1)
 8003578:	6832      	ldr	r2, [r6, #0]
 800357a:	4b31      	ldr	r3, [pc, #196]	; (8003640 <HAL_SPI_MspInit+0xd8>)
 800357c:	429a      	cmp	r2, r3
 800357e:	d15c      	bne.n	800363a <HAL_SPI_MspInit+0xd2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003580:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8003584:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = TP_SCK_Pin|SDI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003586:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003588:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800358c:	619a      	str	r2, [r3, #24]
 800358e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003590:	482c      	ldr	r0, [pc, #176]	; (8003644 <HAL_SPI_MspInit+0xdc>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003592:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003596:	9200      	str	r2, [sp, #0]
 8003598:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800359a:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = SDO_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800359c:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800359e:	f042 0204 	orr.w	r2, r2, #4
 80035a2:	619a      	str	r2, [r3, #24]
 80035a4:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(SDO_GPIO_Port, &GPIO_InitStruct);

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80035a6:	4c28      	ldr	r4, [pc, #160]	; (8003648 <HAL_SPI_MspInit+0xe0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	9301      	str	r3, [sp, #4]
 80035ae:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TP_SCK_Pin|SDI_Pin;
 80035b0:	23a0      	movs	r3, #160	; 0xa0
 80035b2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b4:	2302      	movs	r3, #2
 80035b6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035b8:	2303      	movs	r3, #3
 80035ba:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035bc:	f001 f9f2 	bl	80049a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SDO_Pin;
 80035c0:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(SDO_GPIO_Port, &GPIO_InitStruct);
 80035c2:	4820      	ldr	r0, [pc, #128]	; (8003644 <HAL_SPI_MspInit+0xdc>)
 80035c4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = SDO_Pin;
 80035c6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035c8:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ca:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(SDO_GPIO_Port, &GPIO_InitStruct);
 80035cc:	f001 f9ea 	bl	80049a4 <HAL_GPIO_Init>
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80035d0:	4b1e      	ldr	r3, [pc, #120]	; (800364c <HAL_SPI_MspInit+0xe4>)
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80035d2:	4620      	mov	r0, r4
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80035d4:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80035d8:	2380      	movs	r3, #128	; 0x80
 80035da:	60e3      	str	r3, [r4, #12]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80035dc:	2320      	movs	r3, #32
 80035de:	61a3      	str	r3, [r4, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80035e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80035e4:	60a5      	str	r5, [r4, #8]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035e6:	6125      	str	r5, [r4, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035e8:	6165      	str	r5, [r4, #20]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80035ea:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80035ec:	f001 f812 	bl	8004614 <HAL_DMA_Init>
 80035f0:	b108      	cbz	r0, 80035f6 <HAL_SPI_MspInit+0x8e>
    {
      Error_Handler();
 80035f2:	f7ff ff91 	bl	8003518 <Error_Handler>

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035f6:	f04f 0c10 	mov.w	ip, #16
 80035fa:	4b15      	ldr	r3, [pc, #84]	; (8003650 <HAL_SPI_MspInit+0xe8>)
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80035fc:	64f4      	str	r4, [r6, #76]	; 0x4c
 80035fe:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003600:	4c14      	ldr	r4, [pc, #80]	; (8003654 <HAL_SPI_MspInit+0xec>)
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003602:	2280      	movs	r2, #128	; 0x80
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003604:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003608:	2300      	movs	r3, #0
 800360a:	60a3      	str	r3, [r4, #8]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800360c:	6123      	str	r3, [r4, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800360e:	6163      	str	r3, [r4, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003610:	61a3      	str	r3, [r4, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003612:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003616:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003618:	60e2      	str	r2, [r4, #12]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800361a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800361c:	f000 fffa 	bl	8004614 <HAL_DMA_Init>
 8003620:	b108      	cbz	r0, 8003626 <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 8003622:	f7ff ff79 	bl	8003518 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003626:	2200      	movs	r2, #0
 8003628:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800362a:	64b4      	str	r4, [r6, #72]	; 0x48
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800362c:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800362e:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003630:	f000 ff98 	bl	8004564 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003634:	2023      	movs	r0, #35	; 0x23
 8003636:	f000 ffc9 	bl	80045cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800363a:	b006      	add	sp, #24
 800363c:	bd70      	pop	{r4, r5, r6, pc}
 800363e:	bf00      	nop
 8003640:	40013000 	.word	0x40013000
 8003644:	40010800 	.word	0x40010800
 8003648:	200002bc 	.word	0x200002bc
 800364c:	4002001c 	.word	0x4002001c
 8003650:	40020030 	.word	0x40020030
 8003654:	20000300 	.word	0x20000300

08003658 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003658:	4b0e      	ldr	r3, [pc, #56]	; (8003694 <HAL_MspInit+0x3c>)
{
 800365a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800365c:	699a      	ldr	r2, [r3, #24]
 800365e:	f042 0201 	orr.w	r2, r2, #1
 8003662:	619a      	str	r2, [r3, #24]
 8003664:	699a      	ldr	r2, [r3, #24]
 8003666:	f002 0201 	and.w	r2, r2, #1
 800366a:	9200      	str	r2, [sp, #0]
 800366c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800366e:	69da      	ldr	r2, [r3, #28]
 8003670:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003674:	61da      	str	r2, [r3, #28]
 8003676:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003678:	4a07      	ldr	r2, [pc, #28]	; (8003698 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800367a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003682:	6853      	ldr	r3, [r2, #4]
 8003684:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003688:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800368c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800368e:	b002      	add	sp, #8
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	40021000 	.word	0x40021000
 8003698:	40010000 	.word	0x40010000

0800369c <NMI_Handler>:
 800369c:	4770      	bx	lr

0800369e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800369e:	e7fe      	b.n	800369e <HardFault_Handler>

080036a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036a0:	e7fe      	b.n	80036a0 <MemManage_Handler>

080036a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036a2:	e7fe      	b.n	80036a2 <BusFault_Handler>

080036a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036a4:	e7fe      	b.n	80036a4 <UsageFault_Handler>

080036a6 <SVC_Handler>:
 80036a6:	4770      	bx	lr

080036a8 <DebugMon_Handler>:
 80036a8:	4770      	bx	lr

080036aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036aa:	4770      	bx	lr

080036ac <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036ac:	f000 b9ec 	b.w	8003a88 <HAL_IncTick>

080036b0 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80036b0:	4801      	ldr	r0, [pc, #4]	; (80036b8 <DMA1_Channel1_IRQHandler+0x8>)
 80036b2:	f001 b89b 	b.w	80047ec <HAL_DMA_IRQHandler>
 80036b6:	bf00      	nop
 80036b8:	200001f8 	.word	0x200001f8

080036bc <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80036bc:	4801      	ldr	r0, [pc, #4]	; (80036c4 <DMA1_Channel2_IRQHandler+0x8>)
 80036be:	f001 b895 	b.w	80047ec <HAL_DMA_IRQHandler>
 80036c2:	bf00      	nop
 80036c4:	200002bc 	.word	0x200002bc

080036c8 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80036c8:	4801      	ldr	r0, [pc, #4]	; (80036d0 <DMA1_Channel3_IRQHandler+0x8>)
 80036ca:	f001 b88f 	b.w	80047ec <HAL_DMA_IRQHandler>
 80036ce:	bf00      	nop
 80036d0:	20000300 	.word	0x20000300

080036d4 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80036d4:	4801      	ldr	r0, [pc, #4]	; (80036dc <DMA1_Channel4_IRQHandler+0x8>)
 80036d6:	f001 b889 	b.w	80047ec <HAL_DMA_IRQHandler>
 80036da:	bf00      	nop
 80036dc:	200003c4 	.word	0x200003c4

080036e0 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80036e0:	4801      	ldr	r0, [pc, #4]	; (80036e8 <DMA1_Channel5_IRQHandler+0x8>)
 80036e2:	f001 b883 	b.w	80047ec <HAL_DMA_IRQHandler>
 80036e6:	bf00      	nop
 80036e8:	20000408 	.word	0x20000408

080036ec <CAN1_RX1_IRQHandler>:
void CAN1_RX1_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80036ec:	4801      	ldr	r0, [pc, #4]	; (80036f4 <CAN1_RX1_IRQHandler+0x8>)
 80036ee:	f000 be28 	b.w	8004342 <HAL_CAN_IRQHandler>
 80036f2:	bf00      	nop
 80036f4:	2000023c 	.word	0x2000023c

080036f8 <USB_LP_CAN1_RX0_IRQHandler>:
 80036f8:	f7ff bff8 	b.w	80036ec <CAN1_RX1_IRQHandler>

080036fc <USB_HP_CAN1_TX_IRQHandler>:
 80036fc:	f7ff bff6 	b.w	80036ec <CAN1_RX1_IRQHandler>

08003700 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003700:	4801      	ldr	r0, [pc, #4]	; (8003708 <TIM3_IRQHandler+0x8>)
 8003702:	f001 be31 	b.w	8005368 <HAL_TIM_IRQHandler>
 8003706:	bf00      	nop
 8003708:	20000344 	.word	0x20000344

0800370c <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800370c:	4801      	ldr	r0, [pc, #4]	; (8003714 <SPI1_IRQHandler+0x8>)
 800370e:	f001 bd87 	b.w	8005220 <HAL_SPI_IRQHandler>
 8003712:	bf00      	nop
 8003714:	20000264 	.word	0x20000264

08003718 <TIM6_IRQHandler>:
void TIM6_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003718:	4801      	ldr	r0, [pc, #4]	; (8003720 <TIM6_IRQHandler+0x8>)
 800371a:	f001 be25 	b.w	8005368 <HAL_TIM_IRQHandler>
 800371e:	bf00      	nop
 8003720:	20000384 	.word	0x20000384

08003724 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003724:	2001      	movs	r0, #1
 8003726:	4770      	bx	lr

08003728 <_kill>:

int _kill(int pid, int sig)
{
 8003728:	b508      	push	{r3, lr}
	errno = EINVAL;
 800372a:	f003 fa4d 	bl	8006bc8 <__errno>
 800372e:	2316      	movs	r3, #22
 8003730:	6003      	str	r3, [r0, #0]
	return -1;
}
 8003732:	f04f 30ff 	mov.w	r0, #4294967295
 8003736:	bd08      	pop	{r3, pc}

08003738 <_exit>:

void _exit (int status)
{
 8003738:	b508      	push	{r3, lr}
	errno = EINVAL;
 800373a:	f003 fa45 	bl	8006bc8 <__errno>
 800373e:	2316      	movs	r3, #22
 8003740:	6003      	str	r3, [r0, #0]
 8003742:	e7fe      	b.n	8003742 <_exit+0xa>

08003744 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003744:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003746:	4b0a      	ldr	r3, [pc, #40]	; (8003770 <_sbrk+0x2c>)
{
 8003748:	4602      	mov	r2, r0
	if (heap_end == 0)
 800374a:	6819      	ldr	r1, [r3, #0]
 800374c:	b909      	cbnz	r1, 8003752 <_sbrk+0xe>
		heap_end = &end;
 800374e:	4909      	ldr	r1, [pc, #36]	; (8003774 <_sbrk+0x30>)
 8003750:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8003752:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8003754:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003756:	4402      	add	r2, r0
 8003758:	428a      	cmp	r2, r1
 800375a:	d906      	bls.n	800376a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800375c:	f003 fa34 	bl	8006bc8 <__errno>
 8003760:	230c      	movs	r3, #12
 8003762:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003764:	f04f 30ff 	mov.w	r0, #4294967295
 8003768:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800376a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 800376c:	bd08      	pop	{r3, pc}
 800376e:	bf00      	nop
 8003770:	200001bc 	.word	0x200001bc
 8003774:	20000494 	.word	0x20000494

08003778 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003778:	4b0f      	ldr	r3, [pc, #60]	; (80037b8 <SystemInit+0x40>)
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	f042 0201 	orr.w	r2, r2, #1
 8003780:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003782:	6859      	ldr	r1, [r3, #4]
 8003784:	4a0d      	ldr	r2, [pc, #52]	; (80037bc <SystemInit+0x44>)
 8003786:	400a      	ands	r2, r1
 8003788:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003790:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003794:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800379c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80037a4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80037a6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80037aa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80037ac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037b0:	4b03      	ldr	r3, [pc, #12]	; (80037c0 <SystemInit+0x48>)
 80037b2:	609a      	str	r2, [r3, #8]
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	40021000 	.word	0x40021000
 80037bc:	f8ff0000 	.word	0xf8ff0000
 80037c0:	e000ed00 	.word	0xe000ed00

080037c4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80037c4:	b510      	push	{r4, lr}
 80037c6:	b08c      	sub	sp, #48	; 0x30
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037c8:	2210      	movs	r2, #16
 80037ca:	2100      	movs	r1, #0
 80037cc:	a803      	add	r0, sp, #12
 80037ce:	f003 fa2d 	bl	8006c2c <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80037d2:	2214      	movs	r2, #20
 80037d4:	2100      	movs	r1, #0
 80037d6:	a807      	add	r0, sp, #28
 80037d8:	f003 fa28 	bl	8006c2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037dc:	2300      	movs	r3, #0

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 64;
 80037de:	2240      	movs	r2, #64	; 0x40
  htim3.Instance = TIM3;
 80037e0:	4818      	ldr	r0, [pc, #96]	; (8003844 <MX_TIM3_Init+0x80>)
  htim3.Init.Prescaler = 64;
 80037e2:	4919      	ldr	r1, [pc, #100]	; (8003848 <MX_TIM3_Init+0x84>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037e4:	9301      	str	r3, [sp, #4]
 80037e6:	9302      	str	r3, [sp, #8]
  htim3.Init.Prescaler = 64;
 80037e8:	e880 0006 	stmia.w	r0, {r1, r2}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037ec:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1000;
 80037ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037f2:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80037f4:	2380      	movs	r3, #128	; 0x80
  htim3.Init.Period = 1000;
 80037f6:	60c2      	str	r2, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80037f8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80037fa:	f001 fea3 	bl	8005544 <HAL_TIM_Base_Init>
 80037fe:	b108      	cbz	r0, 8003804 <MX_TIM3_Init+0x40>
  {
    Error_Handler();
 8003800:	f7ff fe8a 	bl	8003518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003808:	a903      	add	r1, sp, #12
 800380a:	480e      	ldr	r0, [pc, #56]	; (8003844 <MX_TIM3_Init+0x80>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800380c:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800380e:	f001 fee0 	bl	80055d2 <HAL_TIM_ConfigClockSource>
 8003812:	b108      	cbz	r0, 8003818 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003814:	f7ff fe80 	bl	8003518 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8003818:	2400      	movs	r4, #0
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800381a:	a907      	add	r1, sp, #28
 800381c:	4809      	ldr	r0, [pc, #36]	; (8003844 <MX_TIM3_Init+0x80>)
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800381e:	9407      	str	r4, [sp, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8003820:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8003822:	f001 ffbc 	bl	800579e <HAL_TIM_SlaveConfigSynchro>
 8003826:	b108      	cbz	r0, 800382c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003828:	f7ff fe76 	bl	8003518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800382c:	a901      	add	r1, sp, #4
 800382e:	4805      	ldr	r0, [pc, #20]	; (8003844 <MX_TIM3_Init+0x80>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003830:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003832:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003834:	f001 ffda 	bl	80057ec <HAL_TIMEx_MasterConfigSynchronization>
 8003838:	b108      	cbz	r0, 800383e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800383a:	f7ff fe6d 	bl	8003518 <Error_Handler>
  }

}
 800383e:	b00c      	add	sp, #48	; 0x30
 8003840:	bd10      	pop	{r4, pc}
 8003842:	bf00      	nop
 8003844:	20000344 	.word	0x20000344
 8003848:	40000400 	.word	0x40000400

0800384c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800384c:	b507      	push	{r0, r1, r2, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
  htim6.Init.Prescaler = 28000-1;
 800384e:	f646 525f 	movw	r2, #27999	; 0x6d5f
  htim6.Instance = TIM6;
 8003852:	4812      	ldr	r0, [pc, #72]	; (800389c <MX_TIM6_Init+0x50>)
  htim6.Init.Prescaler = 28000-1;
 8003854:	4912      	ldr	r1, [pc, #72]	; (80038a0 <MX_TIM6_Init+0x54>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003856:	2300      	movs	r3, #0
  htim6.Init.Prescaler = 28000-1;
 8003858:	e880 0006 	stmia.w	r0, {r1, r2}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 3000;
 800385c:	f640 32b8 	movw	r2, #3000	; 0xbb8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	9301      	str	r3, [sp, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003864:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 3000;
 8003866:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003868:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800386a:	f001 fe6b 	bl	8005544 <HAL_TIM_Base_Init>
 800386e:	b108      	cbz	r0, 8003874 <MX_TIM6_Init+0x28>
  {
    Error_Handler();
 8003870:	f7ff fe52 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 8003874:	2108      	movs	r1, #8
 8003876:	4809      	ldr	r0, [pc, #36]	; (800389c <MX_TIM6_Init+0x50>)
 8003878:	f001 fe7e 	bl	8005578 <HAL_TIM_OnePulse_Init>
 800387c:	b108      	cbz	r0, 8003882 <MX_TIM6_Init+0x36>
  {
    Error_Handler();
 800387e:	f7ff fe4b 	bl	8003518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003882:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003884:	4669      	mov	r1, sp
 8003886:	4805      	ldr	r0, [pc, #20]	; (800389c <MX_TIM6_Init+0x50>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003888:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800388a:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800388c:	f001 ffae 	bl	80057ec <HAL_TIMEx_MasterConfigSynchronization>
 8003890:	b108      	cbz	r0, 8003896 <MX_TIM6_Init+0x4a>
  {
    Error_Handler();
 8003892:	f7ff fe41 	bl	8003518 <Error_Handler>
  }

}
 8003896:	b003      	add	sp, #12
 8003898:	f85d fb04 	ldr.w	pc, [sp], #4
 800389c:	20000384 	.word	0x20000384
 80038a0:	40001000 	.word	0x40001000

080038a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80038a4:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM3)
 80038a6:	6803      	ldr	r3, [r0, #0]
 80038a8:	4a15      	ldr	r2, [pc, #84]	; (8003900 <HAL_TIM_Base_MspInit+0x5c>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d114      	bne.n	80038d8 <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80038ae:	4b15      	ldr	r3, [pc, #84]	; (8003904 <HAL_TIM_Base_MspInit+0x60>)

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80038b0:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80038b2:	69da      	ldr	r2, [r3, #28]
 80038b4:	f042 0202 	orr.w	r2, r2, #2
 80038b8:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80038ba:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80038bc:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80038be:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	9300      	str	r3, [sp, #0]
 80038c6:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80038c8:	f000 fe4c 	bl	8004564 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80038cc:	201d      	movs	r0, #29
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80038ce:	f000 fe7d 	bl	80045cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80038d2:	b003      	add	sp, #12
 80038d4:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM6)
 80038d8:	4a0b      	ldr	r2, [pc, #44]	; (8003908 <HAL_TIM_Base_MspInit+0x64>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d1f9      	bne.n	80038d2 <HAL_TIM_Base_MspInit+0x2e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80038de:	4b09      	ldr	r3, [pc, #36]	; (8003904 <HAL_TIM_Base_MspInit+0x60>)
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80038e0:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80038e2:	69da      	ldr	r2, [r3, #28]
 80038e4:	f042 0210 	orr.w	r2, r2, #16
 80038e8:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80038ea:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80038ec:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80038ee:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 80038f0:	f003 0310 	and.w	r3, r3, #16
 80038f4:	9301      	str	r3, [sp, #4]
 80038f6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80038f8:	f000 fe34 	bl	8004564 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80038fc:	2036      	movs	r0, #54	; 0x36
 80038fe:	e7e6      	b.n	80038ce <HAL_TIM_Base_MspInit+0x2a>
 8003900:	40000400 	.word	0x40000400
 8003904:	40021000 	.word	0x40021000
 8003908:	40001000 	.word	0x40001000

0800390c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800390c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 800390e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 8003912:	480a      	ldr	r0, [pc, #40]	; (800393c <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8003914:	4b0a      	ldr	r3, [pc, #40]	; (8003940 <MX_USART1_UART_Init+0x34>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003916:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8003918:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800391c:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800391e:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003920:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003922:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003924:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003926:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003928:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800392a:	f001 ffb9 	bl	80058a0 <HAL_UART_Init>
 800392e:	b118      	cbz	r0, 8003938 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8003930:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003934:	f7ff bdf0 	b.w	8003518 <Error_Handler>
 8003938:	bd08      	pop	{r3, pc}
 800393a:	bf00      	nop
 800393c:	2000044c 	.word	0x2000044c
 8003940:	40013800 	.word	0x40013800

08003944 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003944:	b570      	push	{r4, r5, r6, lr}
 8003946:	4606      	mov	r6, r0
 8003948:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800394a:	2210      	movs	r2, #16
 800394c:	2100      	movs	r1, #0
 800394e:	a802      	add	r0, sp, #8
 8003950:	f003 f96c 	bl	8006c2c <memset>
  if(uartHandle->Instance==USART1)
 8003954:	6832      	ldr	r2, [r6, #0]
 8003956:	4b2b      	ldr	r3, [pc, #172]	; (8003a04 <HAL_UART_MspInit+0xc0>)
 8003958:	429a      	cmp	r2, r3
 800395a:	d151      	bne.n	8003a00 <HAL_UART_MspInit+0xbc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800395c:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003960:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = UART1_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(UART1_TX_GPIO_Port, &GPIO_InitStruct);
 8003962:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8003964:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003968:	619a      	str	r2, [r3, #24]
 800396a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(UART1_TX_GPIO_Port, &GPIO_InitStruct);
 800396c:	4826      	ldr	r0, [pc, #152]	; (8003a08 <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800396e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003972:	9200      	str	r2, [sp, #0]
 8003974:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003976:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = UART1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003978:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800397a:	f042 0204 	orr.w	r2, r2, #4
 800397e:	619a      	str	r2, [r3, #24]
 8003980:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(UART1_RX_GPIO_Port, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003982:	4c22      	ldr	r4, [pc, #136]	; (8003a0c <HAL_UART_MspInit+0xc8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003984:	f003 0304 	and.w	r3, r3, #4
 8003988:	9301      	str	r3, [sp, #4]
 800398a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART1_TX_Pin;
 800398c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003990:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003992:	2302      	movs	r3, #2
 8003994:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003996:	2303      	movs	r3, #3
 8003998:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(UART1_TX_GPIO_Port, &GPIO_InitStruct);
 800399a:	f001 f803 	bl	80049a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART1_RX_Pin;
 800399e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(UART1_RX_GPIO_Port, &GPIO_InitStruct);
 80039a2:	4819      	ldr	r0, [pc, #100]	; (8003a08 <HAL_UART_MspInit+0xc4>)
 80039a4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = UART1_RX_Pin;
 80039a6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039a8:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039aa:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(UART1_RX_GPIO_Port, &GPIO_InitStruct);
 80039ac:	f000 fffa 	bl	80049a4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80039b0:	4b17      	ldr	r3, [pc, #92]	; (8003a10 <HAL_UART_MspInit+0xcc>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80039b2:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039b4:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039b8:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039ba:	60a5      	str	r5, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039bc:	60e3      	str	r3, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039be:	6125      	str	r5, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039c0:	6165      	str	r5, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80039c2:	61a5      	str	r5, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039c4:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80039c6:	f000 fe25 	bl	8004614 <HAL_DMA_Init>
 80039ca:	b108      	cbz	r0, 80039d0 <HAL_UART_MspInit+0x8c>
    {
      Error_Handler();
 80039cc:	f7ff fda4 	bl	8003518 <Error_Handler>

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039d0:	f04f 0c10 	mov.w	ip, #16
 80039d4:	4b0f      	ldr	r3, [pc, #60]	; (8003a14 <HAL_UART_MspInit+0xd0>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80039d6:	6374      	str	r4, [r6, #52]	; 0x34
 80039d8:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80039da:	4c0f      	ldr	r4, [pc, #60]	; (8003a18 <HAL_UART_MspInit+0xd4>)
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039dc:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039de:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039e2:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80039e4:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039e6:	60a3      	str	r3, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039e8:	60e2      	str	r2, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039ea:	6123      	str	r3, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039ec:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80039ee:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80039f0:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80039f2:	f000 fe0f 	bl	8004614 <HAL_DMA_Init>
 80039f6:	b108      	cbz	r0, 80039fc <HAL_UART_MspInit+0xb8>
    {
      Error_Handler();
 80039f8:	f7ff fd8e 	bl	8003518 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80039fc:	6334      	str	r4, [r6, #48]	; 0x30
 80039fe:	6266      	str	r6, [r4, #36]	; 0x24

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003a00:	b006      	add	sp, #24
 8003a02:	bd70      	pop	{r4, r5, r6, pc}
 8003a04:	40013800 	.word	0x40013800
 8003a08:	40010800 	.word	0x40010800
 8003a0c:	20000408 	.word	0x20000408
 8003a10:	40020058 	.word	0x40020058
 8003a14:	40020044 	.word	0x40020044
 8003a18:	200003c4 	.word	0x200003c4

08003a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a1c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003a1e:	4b0e      	ldr	r3, [pc, #56]	; (8003a58 <HAL_InitTick+0x3c>)
{
 8003a20:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003a22:	7818      	ldrb	r0, [r3, #0]
 8003a24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a28:	fbb3 f3f0 	udiv	r3, r3, r0
 8003a2c:	4a0b      	ldr	r2, [pc, #44]	; (8003a5c <HAL_InitTick+0x40>)
 8003a2e:	6810      	ldr	r0, [r2, #0]
 8003a30:	fbb0 f0f3 	udiv	r0, r0, r3
 8003a34:	f000 fdd8 	bl	80045e8 <HAL_SYSTICK_Config>
 8003a38:	4604      	mov	r4, r0
 8003a3a:	b958      	cbnz	r0, 8003a54 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a3c:	2d0f      	cmp	r5, #15
 8003a3e:	d809      	bhi.n	8003a54 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a40:	4602      	mov	r2, r0
 8003a42:	4629      	mov	r1, r5
 8003a44:	f04f 30ff 	mov.w	r0, #4294967295
 8003a48:	f000 fd8c 	bl	8004564 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a4c:	4b04      	ldr	r3, [pc, #16]	; (8003a60 <HAL_InitTick+0x44>)
 8003a4e:	4620      	mov	r0, r4
 8003a50:	601d      	str	r5, [r3, #0]
 8003a52:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003a54:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003a56:	bd38      	pop	{r3, r4, r5, pc}
 8003a58:	20000008 	.word	0x20000008
 8003a5c:	20000004 	.word	0x20000004
 8003a60:	2000000c 	.word	0x2000000c

08003a64 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a64:	4a07      	ldr	r2, [pc, #28]	; (8003a84 <HAL_Init+0x20>)
{
 8003a66:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a68:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a6a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a6c:	f043 0310 	orr.w	r3, r3, #16
 8003a70:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a72:	f000 fd65 	bl	8004540 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a76:	2000      	movs	r0, #0
 8003a78:	f7ff ffd0 	bl	8003a1c <HAL_InitTick>
  HAL_MspInit();
 8003a7c:	f7ff fdec 	bl	8003658 <HAL_MspInit>
}
 8003a80:	2000      	movs	r0, #0
 8003a82:	bd08      	pop	{r3, pc}
 8003a84:	40022000 	.word	0x40022000

08003a88 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003a88:	4a03      	ldr	r2, [pc, #12]	; (8003a98 <HAL_IncTick+0x10>)
 8003a8a:	4b04      	ldr	r3, [pc, #16]	; (8003a9c <HAL_IncTick+0x14>)
 8003a8c:	6811      	ldr	r1, [r2, #0]
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	440b      	add	r3, r1
 8003a92:	6013      	str	r3, [r2, #0]
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	2000048c 	.word	0x2000048c
 8003a9c:	20000008 	.word	0x20000008

08003aa0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003aa0:	4b01      	ldr	r3, [pc, #4]	; (8003aa8 <HAL_GetTick+0x8>)
 8003aa2:	6818      	ldr	r0, [r3, #0]
}
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	2000048c 	.word	0x2000048c

08003aac <HAL_ADC_ConvCpltCallback>:
 8003aac:	4770      	bx	lr

08003aae <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003aae:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8003ab0:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003ab2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ab4:	f012 0f50 	tst.w	r2, #80	; 0x50
 8003ab8:	d11b      	bne.n	8003af2 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003aba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003abc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ac0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	6892      	ldr	r2, [r2, #8]
 8003ac6:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8003aca:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8003ace:	d10c      	bne.n	8003aea <ADC_DMAConvCplt+0x3c>
 8003ad0:	7b1a      	ldrb	r2, [r3, #12]
 8003ad2:	b952      	cbnz	r2, 8003aea <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003ad4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ad6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ada:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003adc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ade:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ae0:	bf5e      	ittt	pl
 8003ae2:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8003ae4:	f042 0201 	orrpl.w	r2, r2, #1
 8003ae8:	629a      	strpl	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7ff ffde 	bl	8003aac <HAL_ADC_ConvCpltCallback>
 8003af0:	bd10      	pop	{r4, pc}
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003af2:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8003af4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afa:	4718      	bx	r3

08003afc <HAL_ADC_ConvHalfCpltCallback>:
 8003afc:	4770      	bx	lr

08003afe <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003afe:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b00:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003b02:	f7ff fffb 	bl	8003afc <HAL_ADC_ConvHalfCpltCallback>
 8003b06:	bd08      	pop	{r3, pc}

08003b08 <HAL_ADC_ErrorCallback>:
{
 8003b08:	4770      	bx	lr

08003b0a <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b0a:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8003b0c:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003b0e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003b10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b14:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003b16:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003b18:	f043 0304 	orr.w	r3, r3, #4
 8003b1c:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b1e:	f7ff fff3 	bl	8003b08 <HAL_ADC_ErrorCallback>
 8003b22:	bd08      	pop	{r3, pc}

08003b24 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8003b24:	2300      	movs	r3, #0
{ 
 8003b26:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8003b28:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8003b2a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d074      	beq.n	8003c1c <HAL_ADC_ConfigChannel+0xf8>
 8003b32:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8003b34:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8003b36:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8003b3a:	2d06      	cmp	r5, #6
 8003b3c:	6802      	ldr	r2, [r0, #0]
 8003b3e:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8003b42:	680c      	ldr	r4, [r1, #0]
 8003b44:	d825      	bhi.n	8003b92 <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003b46:	442b      	add	r3, r5
 8003b48:	251f      	movs	r5, #31
 8003b4a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8003b4c:	3b05      	subs	r3, #5
 8003b4e:	409d      	lsls	r5, r3
 8003b50:	ea26 0505 	bic.w	r5, r6, r5
 8003b54:	fa04 f303 	lsl.w	r3, r4, r3
 8003b58:	432b      	orrs	r3, r5
 8003b5a:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003b5c:	2c09      	cmp	r4, #9
 8003b5e:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8003b62:	688d      	ldr	r5, [r1, #8]
 8003b64:	d92f      	bls.n	8003bc6 <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003b66:	2607      	movs	r6, #7
 8003b68:	4423      	add	r3, r4
 8003b6a:	68d1      	ldr	r1, [r2, #12]
 8003b6c:	3b1e      	subs	r3, #30
 8003b6e:	409e      	lsls	r6, r3
 8003b70:	ea21 0106 	bic.w	r1, r1, r6
 8003b74:	fa05 f303 	lsl.w	r3, r5, r3
 8003b78:	430b      	orrs	r3, r1
 8003b7a:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b7c:	f1a4 0310 	sub.w	r3, r4, #16
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d92b      	bls.n	8003bdc <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b84:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8003b86:	2200      	movs	r2, #0
 8003b88:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	b002      	add	sp, #8
 8003b90:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8003b92:	2d0c      	cmp	r5, #12
 8003b94:	d80b      	bhi.n	8003bae <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003b96:	442b      	add	r3, r5
 8003b98:	251f      	movs	r5, #31
 8003b9a:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8003b9c:	3b23      	subs	r3, #35	; 0x23
 8003b9e:	409d      	lsls	r5, r3
 8003ba0:	ea26 0505 	bic.w	r5, r6, r5
 8003ba4:	fa04 f303 	lsl.w	r3, r4, r3
 8003ba8:	432b      	orrs	r3, r5
 8003baa:	6313      	str	r3, [r2, #48]	; 0x30
 8003bac:	e7d6      	b.n	8003b5c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003bae:	442b      	add	r3, r5
 8003bb0:	251f      	movs	r5, #31
 8003bb2:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8003bb4:	3b41      	subs	r3, #65	; 0x41
 8003bb6:	409d      	lsls	r5, r3
 8003bb8:	ea26 0505 	bic.w	r5, r6, r5
 8003bbc:	fa04 f303 	lsl.w	r3, r4, r3
 8003bc0:	432b      	orrs	r3, r5
 8003bc2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003bc4:	e7ca      	b.n	8003b5c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003bc6:	2607      	movs	r6, #7
 8003bc8:	6911      	ldr	r1, [r2, #16]
 8003bca:	4423      	add	r3, r4
 8003bcc:	409e      	lsls	r6, r3
 8003bce:	ea21 0106 	bic.w	r1, r1, r6
 8003bd2:	fa05 f303 	lsl.w	r3, r5, r3
 8003bd6:	430b      	orrs	r3, r1
 8003bd8:	6113      	str	r3, [r2, #16]
 8003bda:	e7cf      	b.n	8003b7c <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8003bdc:	4b10      	ldr	r3, [pc, #64]	; (8003c20 <HAL_ADC_ConfigChannel+0xfc>)
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d116      	bne.n	8003c10 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003be2:	6893      	ldr	r3, [r2, #8]
 8003be4:	021b      	lsls	r3, r3, #8
 8003be6:	d4cd      	bmi.n	8003b84 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003be8:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003bea:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003bec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003bf0:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003bf2:	d1c7      	bne.n	8003b84 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003bf4:	4b0b      	ldr	r3, [pc, #44]	; (8003c24 <HAL_ADC_ConfigChannel+0x100>)
 8003bf6:	4a0c      	ldr	r2, [pc, #48]	; (8003c28 <HAL_ADC_ConfigChannel+0x104>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	fbb3 f2f2 	udiv	r2, r3, r2
 8003bfe:	230a      	movs	r3, #10
 8003c00:	4353      	muls	r3, r2
            wait_loop_index--;
 8003c02:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003c04:	9b01      	ldr	r3, [sp, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d0bc      	beq.n	8003b84 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8003c0a:	9b01      	ldr	r3, [sp, #4]
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	e7f8      	b.n	8003c02 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c10:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003c12:	f043 0320 	orr.w	r3, r3, #32
 8003c16:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e7b4      	b.n	8003b86 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e7b5      	b.n	8003b8c <HAL_ADC_ConfigChannel+0x68>
 8003c20:	40012400 	.word	0x40012400
 8003c24:	20000004 	.word	0x20000004
 8003c28:	000f4240 	.word	0x000f4240

08003c2c <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8003c2c:	2300      	movs	r3, #0
{
 8003c2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8003c30:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c32:	6803      	ldr	r3, [r0, #0]
{
 8003c34:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	07d2      	lsls	r2, r2, #31
 8003c3a:	d502      	bpl.n	8003c42 <ADC_Enable+0x16>
  return HAL_OK;
 8003c3c:	2000      	movs	r0, #0
}
 8003c3e:	b002      	add	sp, #8
 8003c40:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8003c42:	689a      	ldr	r2, [r3, #8]
 8003c44:	f042 0201 	orr.w	r2, r2, #1
 8003c48:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003c4a:	4b12      	ldr	r3, [pc, #72]	; (8003c94 <ADC_Enable+0x68>)
 8003c4c:	4a12      	ldr	r2, [pc, #72]	; (8003c98 <ADC_Enable+0x6c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8003c54:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8003c56:	9b01      	ldr	r3, [sp, #4]
 8003c58:	b9c3      	cbnz	r3, 8003c8c <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8003c5a:	f7ff ff21 	bl	8003aa0 <HAL_GetTick>
 8003c5e:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003c60:	6823      	ldr	r3, [r4, #0]
 8003c62:	689d      	ldr	r5, [r3, #8]
 8003c64:	f015 0501 	ands.w	r5, r5, #1
 8003c68:	d1e8      	bne.n	8003c3c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c6a:	f7ff ff19 	bl	8003aa0 <HAL_GetTick>
 8003c6e:	1b80      	subs	r0, r0, r6
 8003c70:	2802      	cmp	r0, #2
 8003c72:	d9f5      	bls.n	8003c60 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c74:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8003c76:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c7a:	f043 0310 	orr.w	r3, r3, #16
 8003c7e:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8003c82:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c84:	f043 0301 	orr.w	r3, r3, #1
 8003c88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003c8a:	e7d8      	b.n	8003c3e <ADC_Enable+0x12>
      wait_loop_index--;
 8003c8c:	9b01      	ldr	r3, [sp, #4]
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	e7e0      	b.n	8003c54 <ADC_Enable+0x28>
 8003c92:	bf00      	nop
 8003c94:	20000004 	.word	0x20000004
 8003c98:	000f4240 	.word	0x000f4240

08003c9c <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8003c9c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8003ca0:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8003ca2:	2b01      	cmp	r3, #1
{
 8003ca4:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8003ca6:	d054      	beq.n	8003d52 <HAL_ADC_Start+0xb6>
 8003ca8:	2301      	movs	r3, #1
 8003caa:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8003cae:	f7ff ffbd 	bl	8003c2c <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8003cb2:	2800      	cmp	r0, #0
 8003cb4:	d149      	bne.n	8003d4a <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 8003cb6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003cb8:	4a27      	ldr	r2, [pc, #156]	; (8003d58 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 8003cba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cbe:	f023 0301 	bic.w	r3, r3, #1
 8003cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cc6:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003cc8:	6823      	ldr	r3, [r4, #0]
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d104      	bne.n	8003cd8 <HAL_ADC_Start+0x3c>
 8003cce:	4923      	ldr	r1, [pc, #140]	; (8003d5c <HAL_ADC_Start+0xc0>)
 8003cd0:	684a      	ldr	r2, [r1, #4]
 8003cd2:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8003cd6:	d12e      	bne.n	8003d36 <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003cd8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003cda:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003cde:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003ce0:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003ce2:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003ce4:	bf41      	itttt	mi
 8003ce6:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8003ce8:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8003cec:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8003cf0:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cf2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003cf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003cf8:	bf1c      	itt	ne
 8003cfa:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8003cfc:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8003d00:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8003d02:	2200      	movs	r2, #0
 8003d04:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003d08:	f06f 0202 	mvn.w	r2, #2
 8003d0c:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8003d14:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8003d18:	d113      	bne.n	8003d42 <HAL_ADC_Start+0xa6>
 8003d1a:	4a0f      	ldr	r2, [pc, #60]	; (8003d58 <HAL_ADC_Start+0xbc>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d105      	bne.n	8003d2c <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003d20:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8003d24:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003d26:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8003d2a:	d10a      	bne.n	8003d42 <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003d32:	609a      	str	r2, [r3, #8]
 8003d34:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d36:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003d38:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003d3c:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003d3e:	684a      	ldr	r2, [r1, #4]
 8003d40:	e7cf      	b.n	8003ce2 <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003d42:	689a      	ldr	r2, [r3, #8]
 8003d44:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003d48:	e7f3      	b.n	8003d32 <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8003d50:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8003d52:	2002      	movs	r0, #2
}
 8003d54:	bd10      	pop	{r4, pc}
 8003d56:	bf00      	nop
 8003d58:	40012800 	.word	0x40012800
 8003d5c:	40012400 	.word	0x40012400

08003d60 <HAL_ADC_Start_DMA>:
{
 8003d60:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8003d64:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003d66:	4b40      	ldr	r3, [pc, #256]	; (8003e68 <HAL_ADC_Start_DMA+0x108>)
 8003d68:	6802      	ldr	r2, [r0, #0]
{
 8003d6a:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003d6c:	429a      	cmp	r2, r3
{
 8003d6e:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003d70:	d002      	beq.n	8003d78 <HAL_ADC_Start_DMA+0x18>
 8003d72:	493e      	ldr	r1, [pc, #248]	; (8003e6c <HAL_ADC_Start_DMA+0x10c>)
 8003d74:	428a      	cmp	r2, r1
 8003d76:	d103      	bne.n	8003d80 <HAL_ADC_Start_DMA+0x20>
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8003d7e:	d16e      	bne.n	8003e5e <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8003d80:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d06c      	beq.n	8003e62 <HAL_ADC_Start_DMA+0x102>
 8003d88:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8003d8a:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8003d8c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8003d90:	f7ff ff4c 	bl	8003c2c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003d94:	4606      	mov	r6, r0
 8003d96:	2800      	cmp	r0, #0
 8003d98:	d15d      	bne.n	8003e56 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8003d9a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003d9c:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8003d9e:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003da2:	4b32      	ldr	r3, [pc, #200]	; (8003e6c <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8003da4:	f020 0001 	bic.w	r0, r0, #1
 8003da8:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003dac:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8003dae:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003db0:	d104      	bne.n	8003dbc <HAL_ADC_Start_DMA+0x5c>
 8003db2:	4a2d      	ldr	r2, [pc, #180]	; (8003e68 <HAL_ADC_Start_DMA+0x108>)
 8003db4:	6853      	ldr	r3, [r2, #4]
 8003db6:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8003dba:	d13e      	bne.n	8003e3a <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003dbc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003dbe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003dc2:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003dc4:	684b      	ldr	r3, [r1, #4]
 8003dc6:	055a      	lsls	r2, r3, #21
 8003dc8:	d505      	bpl.n	8003dd6 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003dca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003dcc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003dd0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003dd4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003dd6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003dd8:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003dda:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003dde:	bf18      	it	ne
 8003de0:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003de2:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003de4:	bf18      	it	ne
 8003de6:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8003dea:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8003dec:	2300      	movs	r3, #0
 8003dee:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003df2:	4b1f      	ldr	r3, [pc, #124]	; (8003e70 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003df4:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003df6:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003df8:	4b1e      	ldr	r3, [pc, #120]	; (8003e74 <HAL_ADC_Start_DMA+0x114>)
 8003dfa:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003dfc:	4b1e      	ldr	r3, [pc, #120]	; (8003e78 <HAL_ADC_Start_DMA+0x118>)
 8003dfe:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003e00:	f06f 0302 	mvn.w	r3, #2
 8003e04:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003e08:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8003e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e10:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e14:	4643      	mov	r3, r8
 8003e16:	f000 fc3d 	bl	8004694 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003e1a:	6823      	ldr	r3, [r4, #0]
 8003e1c:	689a      	ldr	r2, [r3, #8]
 8003e1e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8003e22:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003e26:	689a      	ldr	r2, [r3, #8]
 8003e28:	bf0c      	ite	eq
 8003e2a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003e2e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8003e32:	609a      	str	r2, [r3, #8]
}
 8003e34:	4630      	mov	r0, r6
 8003e36:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003e3a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003e3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e40:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003e42:	6853      	ldr	r3, [r2, #4]
 8003e44:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003e46:	bf41      	itttt	mi
 8003e48:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 8003e4a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8003e4e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8003e52:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8003e54:	e7bf      	b.n	8003dd6 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8003e56:	2300      	movs	r3, #0
 8003e58:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8003e5c:	e7ea      	b.n	8003e34 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8003e5e:	2601      	movs	r6, #1
 8003e60:	e7e8      	b.n	8003e34 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8003e62:	2602      	movs	r6, #2
 8003e64:	e7e6      	b.n	8003e34 <HAL_ADC_Start_DMA+0xd4>
 8003e66:	bf00      	nop
 8003e68:	40012400 	.word	0x40012400
 8003e6c:	40012800 	.word	0x40012800
 8003e70:	08003aaf 	.word	0x08003aaf
 8003e74:	08003aff 	.word	0x08003aff
 8003e78:	08003b0b 	.word	0x08003b0b

08003e7c <ADC_ConversionStop_Disable>:
{
 8003e7c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003e7e:	6803      	ldr	r3, [r0, #0]
{
 8003e80:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	07d2      	lsls	r2, r2, #31
 8003e86:	d401      	bmi.n	8003e8c <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8003e88:	2000      	movs	r0, #0
 8003e8a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8003e8c:	689a      	ldr	r2, [r3, #8]
 8003e8e:	f022 0201 	bic.w	r2, r2, #1
 8003e92:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8003e94:	f7ff fe04 	bl	8003aa0 <HAL_GetTick>
 8003e98:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003e9a:	6823      	ldr	r3, [r4, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	07db      	lsls	r3, r3, #31
 8003ea0:	d5f2      	bpl.n	8003e88 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ea2:	f7ff fdfd 	bl	8003aa0 <HAL_GetTick>
 8003ea6:	1b40      	subs	r0, r0, r5
 8003ea8:	2802      	cmp	r0, #2
 8003eaa:	d9f6      	bls.n	8003e9a <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eae:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eb0:	f043 0310 	orr.w	r3, r3, #16
 8003eb4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eb6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003ebe:	bd38      	pop	{r3, r4, r5, pc}

08003ec0 <HAL_ADC_Init>:
{
 8003ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 8003ec2:	4604      	mov	r4, r0
 8003ec4:	2800      	cmp	r0, #0
 8003ec6:	d077      	beq.n	8003fb8 <HAL_ADC_Init+0xf8>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ec8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003eca:	b923      	cbnz	r3, 8003ed6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8003ecc:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8003ece:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8003ed2:	f7ff f8e7 	bl	80030a4 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003ed6:	4620      	mov	r0, r4
 8003ed8:	f7ff ffd0 	bl	8003e7c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003edc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003ede:	f013 0310 	ands.w	r3, r3, #16
 8003ee2:	d16b      	bne.n	8003fbc <HAL_ADC_Init+0xfc>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	d169      	bne.n	8003fbc <HAL_ADC_Init+0xfc>
    ADC_STATE_CLR_SET(hadc->State,
 8003ee8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003eea:	4937      	ldr	r1, [pc, #220]	; (8003fc8 <HAL_ADC_Init+0x108>)
    ADC_STATE_CLR_SET(hadc->State,
 8003eec:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8003ef0:	f022 0202 	bic.w	r2, r2, #2
 8003ef4:	f042 0202 	orr.w	r2, r2, #2
 8003ef8:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003efa:	e894 0024 	ldmia.w	r4, {r2, r5}
 8003efe:	428a      	cmp	r2, r1
 8003f00:	69e1      	ldr	r1, [r4, #28]
 8003f02:	d104      	bne.n	8003f0e <HAL_ADC_Init+0x4e>
 8003f04:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 8003f08:	bf08      	it	eq
 8003f0a:	f44f 2100 	moveq.w	r1, #524288	; 0x80000
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003f0e:	7b26      	ldrb	r6, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003f10:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 8003f14:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003f16:	68a5      	ldr	r5, [r4, #8]
 8003f18:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8003f1c:	d035      	beq.n	8003f8a <HAL_ADC_Init+0xca>
 8003f1e:	2d01      	cmp	r5, #1
 8003f20:	bf08      	it	eq
 8003f22:	f44f 7380 	moveq.w	r3, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f26:	7d27      	ldrb	r7, [r4, #20]
 8003f28:	2f01      	cmp	r7, #1
 8003f2a:	d106      	bne.n	8003f3a <HAL_ADC_Init+0x7a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003f2c:	bb7e      	cbnz	r6, 8003f8e <HAL_ADC_Init+0xce>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003f2e:	69a6      	ldr	r6, [r4, #24]
 8003f30:	3e01      	subs	r6, #1
 8003f32:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
 8003f36:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8003f3a:	6856      	ldr	r6, [r2, #4]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003f3c:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8003f40:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 8003f44:	ea43 0306 	orr.w	r3, r3, r6
 8003f48:	6053      	str	r3, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8003f4a:	6896      	ldr	r6, [r2, #8]
 8003f4c:	4b1f      	ldr	r3, [pc, #124]	; (8003fcc <HAL_ADC_Init+0x10c>)
 8003f4e:	ea03 0306 	and.w	r3, r3, r6
 8003f52:	ea43 0301 	orr.w	r3, r3, r1
 8003f56:	6093      	str	r3, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003f58:	d001      	beq.n	8003f5e <HAL_ADC_Init+0x9e>
 8003f5a:	2d01      	cmp	r5, #1
 8003f5c:	d120      	bne.n	8003fa0 <HAL_ADC_Init+0xe0>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003f5e:	6923      	ldr	r3, [r4, #16]
 8003f60:	3b01      	subs	r3, #1
 8003f62:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8003f64:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 8003f66:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8003f6a:	432b      	orrs	r3, r5
 8003f6c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003f6e:	6892      	ldr	r2, [r2, #8]
 8003f70:	4b17      	ldr	r3, [pc, #92]	; (8003fd0 <HAL_ADC_Init+0x110>)
 8003f72:	4013      	ands	r3, r2
 8003f74:	4299      	cmp	r1, r3
 8003f76:	d115      	bne.n	8003fa4 <HAL_ADC_Init+0xe4>
      ADC_CLEAR_ERRORCODE(hadc);
 8003f78:	2300      	movs	r3, #0
 8003f7a:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8003f7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003f7e:	f023 0303 	bic.w	r3, r3, #3
 8003f82:	f043 0301 	orr.w	r3, r3, #1
 8003f86:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003f8a:	462b      	mov	r3, r5
 8003f8c:	e7cb      	b.n	8003f26 <HAL_ADC_Init+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003f90:	f046 0620 	orr.w	r6, r6, #32
 8003f94:	62a6      	str	r6, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f98:	f046 0601 	orr.w	r6, r6, #1
 8003f9c:	62e6      	str	r6, [r4, #44]	; 0x2c
 8003f9e:	e7cc      	b.n	8003f3a <HAL_ADC_Init+0x7a>
  uint32_t tmp_sqr1 = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	e7df      	b.n	8003f64 <HAL_ADC_Init+0xa4>
      ADC_STATE_CLR_SET(hadc->State,
 8003fa4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003fa6:	f023 0312 	bic.w	r3, r3, #18
 8003faa:	f043 0310 	orr.w	r3, r3, #16
 8003fae:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fb0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003fb2:	f043 0301 	orr.w	r3, r3, #1
 8003fb6:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8003fb8:	2001      	movs	r0, #1
}
 8003fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fbc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003fbe:	f043 0310 	orr.w	r3, r3, #16
 8003fc2:	62a3      	str	r3, [r4, #40]	; 0x28
 8003fc4:	e7f8      	b.n	8003fb8 <HAL_ADC_Init+0xf8>
 8003fc6:	bf00      	nop
 8003fc8:	40013c00 	.word	0x40013c00
 8003fcc:	ffe1f7fd 	.word	0xffe1f7fd
 8003fd0:	ff1f0efe 	.word	0xff1f0efe

08003fd4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003fd4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003fd6:	4604      	mov	r4, r0
 8003fd8:	2800      	cmp	r0, #0
 8003fda:	d06e      	beq.n	80040ba <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003fdc:	f890 3020 	ldrb.w	r3, [r0, #32]
 8003fe0:	b90b      	cbnz	r3, 8003fe6 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003fe2:	f7ff f8dd 	bl	80031a0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003fe6:	6822      	ldr	r2, [r4, #0]
 8003fe8:	6813      	ldr	r3, [r2, #0]
 8003fea:	f023 0302 	bic.w	r3, r3, #2
 8003fee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ff0:	f7ff fd56 	bl	8003aa0 <HAL_GetTick>
 8003ff4:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003ff6:	6823      	ldr	r3, [r4, #0]
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	0791      	lsls	r1, r2, #30
 8003ffc:	d451      	bmi.n	80040a2 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	f042 0201 	orr.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004006:	f7ff fd4b 	bl	8003aa0 <HAL_GetTick>
 800400a:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800400c:	6823      	ldr	r3, [r4, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	07d2      	lsls	r2, r2, #31
 8004012:	d554      	bpl.n	80040be <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004014:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004016:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004018:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	bf0c      	ite	eq
 800401e:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004022:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8004026:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8004028:	7e62      	ldrb	r2, [r4, #25]
 800402a:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	bf0c      	ite	eq
 8004030:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004034:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8004038:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 800403a:	7ea2      	ldrb	r2, [r4, #26]
 800403c:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	bf0c      	ite	eq
 8004042:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004046:	f022 0220 	bicne.w	r2, r2, #32
 800404a:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 800404c:	7ee2      	ldrb	r2, [r4, #27]
 800404e:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	bf0c      	ite	eq
 8004054:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004058:	f042 0210 	orrne.w	r2, r2, #16
 800405c:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800405e:	7f22      	ldrb	r2, [r4, #28]
 8004060:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	bf0c      	ite	eq
 8004066:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800406a:	f022 0208 	bicne.w	r2, r2, #8
 800406e:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004070:	7f62      	ldrb	r2, [r4, #29]
 8004072:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	bf0c      	ite	eq
 8004078:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800407c:	f022 0204 	bicne.w	r2, r2, #4
 8004080:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004082:	68e1      	ldr	r1, [r4, #12]
 8004084:	68a2      	ldr	r2, [r4, #8]
 8004086:	430a      	orrs	r2, r1
 8004088:	6921      	ldr	r1, [r4, #16]
 800408a:	430a      	orrs	r2, r1
 800408c:	6961      	ldr	r1, [r4, #20]
 800408e:	430a      	orrs	r2, r1
 8004090:	6861      	ldr	r1, [r4, #4]
 8004092:	3901      	subs	r1, #1
 8004094:	430a      	orrs	r2, r1
 8004096:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004098:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800409a:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800409c:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 80040a0:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80040a2:	f7ff fcfd 	bl	8003aa0 <HAL_GetTick>
 80040a6:	1b40      	subs	r0, r0, r5
 80040a8:	280a      	cmp	r0, #10
 80040aa:	d9a4      	bls.n	8003ff6 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80040ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040b2:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80040b4:	2305      	movs	r3, #5
 80040b6:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 80040ba:	2001      	movs	r0, #1
}
 80040bc:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80040be:	f7ff fcef 	bl	8003aa0 <HAL_GetTick>
 80040c2:	1b40      	subs	r0, r0, r5
 80040c4:	280a      	cmp	r0, #10
 80040c6:	d9a1      	bls.n	800400c <HAL_CAN_Init+0x38>
 80040c8:	e7f0      	b.n	80040ac <HAL_CAN_Init+0xd8>

080040ca <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80040ca:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 80040ce:	b570      	push	{r4, r5, r6, lr}

  if ((state == HAL_CAN_STATE_READY) ||
 80040d0:	3b01      	subs	r3, #1
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d85f      	bhi.n	8004196 <HAL_CAN_ConfigFilter+0xcc>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80040d6:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 80040d8:	6803      	ldr	r3, [r0, #0]
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80040da:	6948      	ldr	r0, [r1, #20]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80040dc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80040e0:	f042 0201 	orr.w	r2, r2, #1
 80040e4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80040e8:	f000 021f 	and.w	r2, r0, #31
 80040ec:	fa04 f202 	lsl.w	r2, r4, r2

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80040f0:	43d4      	mvns	r4, r2
 80040f2:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
 80040f6:	4025      	ands	r5, r4
 80040f8:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80040fc:	69cd      	ldr	r5, [r1, #28]
 80040fe:	bb85      	cbnz	r5, 8004162 <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004100:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004104:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004106:	4025      	ands	r5, r4
 8004108:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800410c:	888d      	ldrh	r5, [r1, #4]
 800410e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004112:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004116:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800411a:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800411c:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800411e:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004122:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004126:	6988      	ldr	r0, [r1, #24]
 8004128:	bb68      	cbnz	r0, 8004186 <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800412a:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800412e:	4020      	ands	r0, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004130:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004134:	6908      	ldr	r0, [r1, #16]
 8004136:	bb50      	cbnz	r0, 800418e <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004138:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800413c:	4020      	ands	r0, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800413e:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004142:	6a09      	ldr	r1, [r1, #32]

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 8004144:	2000      	movs	r0, #0
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004146:	2901      	cmp	r1, #1
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004148:	bf02      	ittt	eq
 800414a:	f8d3 121c 	ldreq.w	r1, [r3, #540]	; 0x21c
 800414e:	430a      	orreq	r2, r1
 8004150:	f8c3 221c 	streq.w	r2, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004154:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004158:	f022 0201 	bic.w	r2, r2, #1
 800415c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    return HAL_OK;
 8004160:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004162:	2d01      	cmp	r5, #1
 8004164:	d1df      	bne.n	8004126 <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004166:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800416a:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800416c:	4315      	orrs	r5, r2
 800416e:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004172:	888d      	ldrh	r5, [r1, #4]
 8004174:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004178:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800417c:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004180:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004182:	898d      	ldrh	r5, [r1, #12]
 8004184:	e7cb      	b.n	800411e <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004186:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800418a:	4310      	orrs	r0, r2
 800418c:	e7d0      	b.n	8004130 <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800418e:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8004192:	4310      	orrs	r0, r2
 8004194:	e7d3      	b.n	800413e <HAL_CAN_ConfigFilter+0x74>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004196:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004198:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800419c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800419e:	2001      	movs	r0, #1
  }
}
 80041a0:	bd70      	pop	{r4, r5, r6, pc}

080041a2 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80041a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80041a4:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80041a8:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80041aa:	3d01      	subs	r5, #1
 80041ac:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80041ae:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 80041b0:	d841      	bhi.n	8004236 <HAL_CAN_AddTxMessage+0x94>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80041b2:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 80041b6:	d03a      	beq.n	800422e <HAL_CAN_AddTxMessage+0x8c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80041b8:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80041bc:	2c03      	cmp	r4, #3
 80041be:	f04f 0501 	mov.w	r5, #1
 80041c2:	d105      	bne.n	80041d0 <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80041c4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80041c6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80041ca:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80041cc:	2001      	movs	r0, #1
  }
}
 80041ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80041d0:	40a5      	lsls	r5, r4
 80041d2:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 80041d4:	6888      	ldr	r0, [r1, #8]
 80041d6:	68cf      	ldr	r7, [r1, #12]
 80041d8:	f104 0318 	add.w	r3, r4, #24
 80041dc:	bb10      	cbnz	r0, 8004224 <HAL_CAN_AddTxMessage+0x82>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80041de:	6808      	ldr	r0, [r1, #0]
 80041e0:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80041e4:	011b      	lsls	r3, r3, #4
 80041e6:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80041e8:	6908      	ldr	r0, [r1, #16]
 80041ea:	0124      	lsls	r4, r4, #4
      if (pHeader->TransmitGlobalTime == ENABLE)
 80041ec:	7d09      	ldrb	r1, [r1, #20]
 80041ee:	1933      	adds	r3, r6, r4
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80041f0:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 80041f4:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80041f6:	bf08      	it	eq
 80041f8:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80041fc:	4434      	add	r4, r6
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80041fe:	bf04      	itt	eq
 8004200:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8004204:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004208:	6851      	ldr	r1, [r2, #4]
      return HAL_OK;
 800420a:	2000      	movs	r0, #0
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800420c:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004210:	6812      	ldr	r2, [r2, #0]
 8004212:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004216:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800421a:	f042 0201 	orr.w	r2, r2, #1
 800421e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 8004222:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004224:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8004226:	4338      	orrs	r0, r7
 8004228:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 800422c:	e7da      	b.n	80041e4 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800422e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004230:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004234:	e7c9      	b.n	80041ca <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004236:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004238:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800423c:	e7c5      	b.n	80041ca <HAL_CAN_AddTxMessage+0x28>

0800423e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800423e:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8004240:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004244:	3c01      	subs	r4, #1
 8004246:	2c01      	cmp	r4, #1
 8004248:	d86b      	bhi.n	8004322 <HAL_CAN_GetRxMessage+0xe4>
 800424a:	6806      	ldr	r6, [r0, #0]
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800424c:	b941      	cbnz	r1, 8004260 <HAL_CAN_GetRxMessage+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800424e:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004250:	07a4      	lsls	r4, r4, #30
 8004252:	d107      	bne.n	8004264 <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004254:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004256:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800425a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800425c:	2001      	movs	r0, #1
  }
}
 800425e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004260:	6934      	ldr	r4, [r6, #16]
 8004262:	e7f5      	b.n	8004250 <HAL_CAN_GetRxMessage+0x12>
 8004264:	010c      	lsls	r4, r1, #4
 8004266:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004268:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 800426c:	f007 0704 	and.w	r7, r7, #4
 8004270:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004272:	2f00      	cmp	r7, #0
 8004274:	d14b      	bne.n	800430e <HAL_CAN_GetRxMessage+0xd0>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004276:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 800427a:	0d7f      	lsrs	r7, r7, #21
 800427c:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800427e:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004282:	4426      	add	r6, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004284:	f007 0702 	and.w	r7, r7, #2
 8004288:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800428a:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 800428e:	f007 070f 	and.w	r7, r7, #15
 8004292:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004294:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004298:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800429c:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80042a0:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80042a2:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80042a4:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80042a6:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 80042aa:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80042ac:	6802      	ldr	r2, [r0, #0]
 80042ae:	4422      	add	r2, r4
 80042b0:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80042b4:	0a12      	lsrs	r2, r2, #8
 80042b6:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80042b8:	6802      	ldr	r2, [r0, #0]
 80042ba:	4422      	add	r2, r4
 80042bc:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80042c0:	0c12      	lsrs	r2, r2, #16
 80042c2:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80042c4:	6802      	ldr	r2, [r0, #0]
 80042c6:	4422      	add	r2, r4
 80042c8:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80042cc:	0e12      	lsrs	r2, r2, #24
 80042ce:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80042d0:	6802      	ldr	r2, [r0, #0]
 80042d2:	4422      	add	r2, r4
 80042d4:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80042d8:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80042da:	6802      	ldr	r2, [r0, #0]
 80042dc:	4422      	add	r2, r4
 80042de:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80042e2:	0a12      	lsrs	r2, r2, #8
 80042e4:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80042e6:	6802      	ldr	r2, [r0, #0]
 80042e8:	4422      	add	r2, r4
 80042ea:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80042ee:	0c12      	lsrs	r2, r2, #16
 80042f0:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80042f2:	6802      	ldr	r2, [r0, #0]
 80042f4:	4414      	add	r4, r2
 80042f6:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 80042fa:	0e12      	lsrs	r2, r2, #24
 80042fc:	71da      	strb	r2, [r3, #7]
 80042fe:	6803      	ldr	r3, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004300:	b951      	cbnz	r1, 8004318 <HAL_CAN_GetRxMessage+0xda>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004302:	68da      	ldr	r2, [r3, #12]
 8004304:	f042 0220 	orr.w	r2, r2, #32
 8004308:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 800430a:	2000      	movs	r0, #0
 800430c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800430e:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8004312:	08ff      	lsrs	r7, r7, #3
 8004314:	6057      	str	r7, [r2, #4]
 8004316:	e7b2      	b.n	800427e <HAL_CAN_GetRxMessage+0x40>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004318:	691a      	ldr	r2, [r3, #16]
 800431a:	f042 0220 	orr.w	r2, r2, #32
 800431e:	611a      	str	r2, [r3, #16]
 8004320:	e7f3      	b.n	800430a <HAL_CAN_GetRxMessage+0xcc>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004322:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004324:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004328:	e797      	b.n	800425a <HAL_CAN_GetRxMessage+0x1c>

0800432a <HAL_CAN_TxMailbox0CompleteCallback>:
 800432a:	4770      	bx	lr

0800432c <HAL_CAN_TxMailbox1CompleteCallback>:
 800432c:	4770      	bx	lr

0800432e <HAL_CAN_TxMailbox2CompleteCallback>:
 800432e:	4770      	bx	lr

08004330 <HAL_CAN_TxMailbox0AbortCallback>:
 8004330:	4770      	bx	lr

08004332 <HAL_CAN_TxMailbox1AbortCallback>:
 8004332:	4770      	bx	lr

08004334 <HAL_CAN_TxMailbox2AbortCallback>:
 8004334:	4770      	bx	lr

08004336 <HAL_CAN_RxFifo0MsgPendingCallback>:
 8004336:	4770      	bx	lr

08004338 <HAL_CAN_RxFifo0FullCallback>:
 8004338:	4770      	bx	lr

0800433a <HAL_CAN_RxFifo1FullCallback>:
 800433a:	4770      	bx	lr

0800433c <HAL_CAN_SleepCallback>:
 800433c:	4770      	bx	lr

0800433e <HAL_CAN_WakeUpFromRxMsgCallback>:
 800433e:	4770      	bx	lr

08004340 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004340:	4770      	bx	lr

08004342 <HAL_CAN_IRQHandler>:
{
 8004342:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004346:	6803      	ldr	r3, [r0, #0]
{
 8004348:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800434a:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800434c:	f8d3 9004 	ldr.w	r9, [r3, #4]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004350:	f016 0401 	ands.w	r4, r6, #1
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004354:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004356:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800435a:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800435e:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004362:	d022      	beq.n	80043aa <HAL_CAN_IRQHandler+0x68>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004364:	f017 0401 	ands.w	r4, r7, #1
 8004368:	d007      	beq.n	800437a <HAL_CAN_IRQHandler+0x38>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800436a:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800436c:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800436e:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004370:	f140 80a3 	bpl.w	80044ba <HAL_CAN_IRQHandler+0x178>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004374:	f7ff ffd9 	bl	800432a <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004378:	2400      	movs	r4, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800437a:	05fb      	lsls	r3, r7, #23
 800437c:	d509      	bpl.n	8004392 <HAL_CAN_IRQHandler+0x50>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800437e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004382:	682b      	ldr	r3, [r5, #0]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004384:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004386:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004388:	f140 80a5 	bpl.w	80044d6 <HAL_CAN_IRQHandler+0x194>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800438c:	4628      	mov	r0, r5
 800438e:	f7ff ffcd 	bl	800432c <HAL_CAN_TxMailbox1CompleteCallback>
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004392:	03fb      	lsls	r3, r7, #15
 8004394:	d509      	bpl.n	80043aa <HAL_CAN_IRQHandler+0x68>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004396:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800439a:	682b      	ldr	r3, [r5, #0]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800439c:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800439e:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80043a0:	f140 80a7 	bpl.w	80044f2 <HAL_CAN_IRQHandler+0x1b0>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80043a4:	4628      	mov	r0, r5
 80043a6:	f7ff ffc2 	bl	800432e <HAL_CAN_TxMailbox2CompleteCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80043aa:	0733      	lsls	r3, r6, #28
 80043ac:	d507      	bpl.n	80043be <HAL_CAN_IRQHandler+0x7c>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80043ae:	f01b 0f10 	tst.w	fp, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80043b2:	bf1f      	itttt	ne
 80043b4:	2210      	movne	r2, #16
 80043b6:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80043b8:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80043bc:	60da      	strne	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80043be:	0777      	lsls	r7, r6, #29
 80043c0:	d508      	bpl.n	80043d4 <HAL_CAN_IRQHandler+0x92>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80043c2:	f01b 0f08 	tst.w	fp, #8
 80043c6:	d005      	beq.n	80043d4 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80043c8:	2208      	movs	r2, #8
 80043ca:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80043cc:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80043ce:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80043d0:	f7ff ffb2 	bl	8004338 <HAL_CAN_RxFifo0FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80043d4:	07b0      	lsls	r0, r6, #30
 80043d6:	d506      	bpl.n	80043e6 <HAL_CAN_IRQHandler+0xa4>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80043d8:	682b      	ldr	r3, [r5, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	0799      	lsls	r1, r3, #30
 80043de:	d002      	beq.n	80043e6 <HAL_CAN_IRQHandler+0xa4>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80043e0:	4628      	mov	r0, r5
 80043e2:	f7ff ffa8 	bl	8004336 <HAL_CAN_RxFifo0MsgPendingCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80043e6:	0672      	lsls	r2, r6, #25
 80043e8:	d507      	bpl.n	80043fa <HAL_CAN_IRQHandler+0xb8>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80043ea:	f01a 0f10 	tst.w	sl, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80043ee:	bf1f      	itttt	ne
 80043f0:	2210      	movne	r2, #16
 80043f2:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80043f4:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80043f8:	611a      	strne	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80043fa:	06b3      	lsls	r3, r6, #26
 80043fc:	d508      	bpl.n	8004410 <HAL_CAN_IRQHandler+0xce>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80043fe:	f01a 0f08 	tst.w	sl, #8
 8004402:	d005      	beq.n	8004410 <HAL_CAN_IRQHandler+0xce>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004404:	2208      	movs	r2, #8
 8004406:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004408:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800440a:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 800440c:	f7ff ff95 	bl	800433a <HAL_CAN_RxFifo1FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004410:	06f7      	lsls	r7, r6, #27
 8004412:	d506      	bpl.n	8004422 <HAL_CAN_IRQHandler+0xe0>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004414:	682b      	ldr	r3, [r5, #0]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	0798      	lsls	r0, r3, #30
 800441a:	d002      	beq.n	8004422 <HAL_CAN_IRQHandler+0xe0>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800441c:	4628      	mov	r0, r5
 800441e:	f7fd fe3d 	bl	800209c <HAL_CAN_RxFifo1MsgPendingCallback>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004422:	03b1      	lsls	r1, r6, #14
 8004424:	d508      	bpl.n	8004438 <HAL_CAN_IRQHandler+0xf6>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004426:	f019 0f10 	tst.w	r9, #16
 800442a:	d005      	beq.n	8004438 <HAL_CAN_IRQHandler+0xf6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800442c:	2210      	movs	r2, #16
 800442e:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_SleepCallback(hcan);
 8004430:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004432:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8004434:	f7ff ff82 	bl	800433c <HAL_CAN_SleepCallback>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004438:	03f2      	lsls	r2, r6, #15
 800443a:	d508      	bpl.n	800444e <HAL_CAN_IRQHandler+0x10c>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800443c:	f019 0f08 	tst.w	r9, #8
 8004440:	d005      	beq.n	800444e <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004442:	2208      	movs	r2, #8
 8004444:	682b      	ldr	r3, [r5, #0]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004446:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004448:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800444a:	f7ff ff78 	bl	800433e <HAL_CAN_WakeUpFromRxMsgCallback>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800444e:	0433      	lsls	r3, r6, #16
 8004450:	d52a      	bpl.n	80044a8 <HAL_CAN_IRQHandler+0x166>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004452:	f019 0f04 	tst.w	r9, #4
 8004456:	682a      	ldr	r2, [r5, #0]
 8004458:	d024      	beq.n	80044a4 <HAL_CAN_IRQHandler+0x162>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800445a:	05f7      	lsls	r7, r6, #23
 800445c:	d504      	bpl.n	8004468 <HAL_CAN_IRQHandler+0x126>
 800445e:	f018 0f01 	tst.w	r8, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 8004462:	bf18      	it	ne
 8004464:	f044 0401 	orrne.w	r4, r4, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004468:	05b0      	lsls	r0, r6, #22
 800446a:	d504      	bpl.n	8004476 <HAL_CAN_IRQHandler+0x134>
 800446c:	f018 0f02 	tst.w	r8, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 8004470:	bf18      	it	ne
 8004472:	f044 0402 	orrne.w	r4, r4, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004476:	0571      	lsls	r1, r6, #21
 8004478:	d504      	bpl.n	8004484 <HAL_CAN_IRQHandler+0x142>
 800447a:	f018 0f04 	tst.w	r8, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 800447e:	bf18      	it	ne
 8004480:	f044 0404 	orrne.w	r4, r4, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004484:	0533      	lsls	r3, r6, #20
 8004486:	d50d      	bpl.n	80044a4 <HAL_CAN_IRQHandler+0x162>
 8004488:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 800448c:	d00a      	beq.n	80044a4 <HAL_CAN_IRQHandler+0x162>
        switch (esrflags & CAN_ESR_LEC)
 800448e:	2b30      	cmp	r3, #48	; 0x30
 8004490:	d04c      	beq.n	800452c <HAL_CAN_IRQHandler+0x1ea>
 8004492:	d83c      	bhi.n	800450e <HAL_CAN_IRQHandler+0x1cc>
 8004494:	2b10      	cmp	r3, #16
 8004496:	d043      	beq.n	8004520 <HAL_CAN_IRQHandler+0x1de>
 8004498:	2b20      	cmp	r3, #32
 800449a:	d044      	beq.n	8004526 <HAL_CAN_IRQHandler+0x1e4>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800449c:	6993      	ldr	r3, [r2, #24]
 800449e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044a2:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80044a4:	2304      	movs	r3, #4
 80044a6:	6053      	str	r3, [r2, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80044a8:	b12c      	cbz	r4, 80044b6 <HAL_CAN_IRQHandler+0x174>
    hcan->ErrorCode |= errorcode;
 80044aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80044ac:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 80044ae:	431c      	orrs	r4, r3
 80044b0:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80044b2:	f7ff ff45 	bl	8004340 <HAL_CAN_ErrorCallback>
 80044b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80044ba:	077a      	lsls	r2, r7, #29
 80044bc:	d405      	bmi.n	80044ca <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80044be:	f017 0408 	ands.w	r4, r7, #8
 80044c2:	d105      	bne.n	80044d0 <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80044c4:	f7ff ff34 	bl	8004330 <HAL_CAN_TxMailbox0AbortCallback>
 80044c8:	e757      	b.n	800437a <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80044ca:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80044ce:	e754      	b.n	800437a <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80044d0:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 80044d4:	e751      	b.n	800437a <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80044d6:	0579      	lsls	r1, r7, #21
 80044d8:	d502      	bpl.n	80044e0 <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80044da:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 80044de:	e758      	b.n	8004392 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80044e0:	053a      	lsls	r2, r7, #20
 80044e2:	d502      	bpl.n	80044ea <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80044e4:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80044e8:	e753      	b.n	8004392 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80044ea:	4628      	mov	r0, r5
 80044ec:	f7ff ff21 	bl	8004332 <HAL_CAN_TxMailbox1AbortCallback>
 80044f0:	e74f      	b.n	8004392 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80044f2:	0379      	lsls	r1, r7, #13
 80044f4:	d502      	bpl.n	80044fc <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80044f6:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 80044fa:	e756      	b.n	80043aa <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80044fc:	033a      	lsls	r2, r7, #12
 80044fe:	d502      	bpl.n	8004506 <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004500:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8004504:	e751      	b.n	80043aa <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004506:	4628      	mov	r0, r5
 8004508:	f7ff ff14 	bl	8004334 <HAL_CAN_TxMailbox2AbortCallback>
 800450c:	e74d      	b.n	80043aa <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 800450e:	2b50      	cmp	r3, #80	; 0x50
 8004510:	d00f      	beq.n	8004532 <HAL_CAN_IRQHandler+0x1f0>
 8004512:	2b60      	cmp	r3, #96	; 0x60
 8004514:	d010      	beq.n	8004538 <HAL_CAN_IRQHandler+0x1f6>
 8004516:	2b40      	cmp	r3, #64	; 0x40
 8004518:	d1c0      	bne.n	800449c <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 800451a:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 800451e:	e7bd      	b.n	800449c <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 8004520:	f044 0408 	orr.w	r4, r4, #8
            break;
 8004524:	e7ba      	b.n	800449c <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004526:	f044 0410 	orr.w	r4, r4, #16
            break;
 800452a:	e7b7      	b.n	800449c <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 800452c:	f044 0420 	orr.w	r4, r4, #32
            break;
 8004530:	e7b4      	b.n	800449c <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 8004532:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8004536:	e7b1      	b.n	800449c <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004538:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 800453c:	e7ae      	b.n	800449c <HAL_CAN_IRQHandler+0x15a>
	...

08004540 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004540:	4a07      	ldr	r2, [pc, #28]	; (8004560 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004542:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004544:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004546:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800454a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800454e:	041b      	lsls	r3, r3, #16
 8004550:	0c1b      	lsrs	r3, r3, #16
 8004552:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004556:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800455a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800455c:	60d3      	str	r3, [r2, #12]
 800455e:	4770      	bx	lr
 8004560:	e000ed00 	.word	0xe000ed00

08004564 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004564:	4b17      	ldr	r3, [pc, #92]	; (80045c4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004566:	b530      	push	{r4, r5, lr}
 8004568:	68dc      	ldr	r4, [r3, #12]
 800456a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800456e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004572:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004574:	2b04      	cmp	r3, #4
 8004576:	bf28      	it	cs
 8004578:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800457a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800457c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004580:	bf98      	it	ls
 8004582:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004584:	fa05 f303 	lsl.w	r3, r5, r3
 8004588:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800458c:	bf88      	it	hi
 800458e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004590:	4019      	ands	r1, r3
 8004592:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004594:	fa05 f404 	lsl.w	r4, r5, r4
 8004598:	3c01      	subs	r4, #1
 800459a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800459c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800459e:	ea42 0201 	orr.w	r2, r2, r1
 80045a2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a6:	bfa9      	itett	ge
 80045a8:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045ac:	4b06      	ldrlt	r3, [pc, #24]	; (80045c8 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045ae:	b2d2      	uxtbge	r2, r2
 80045b0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045b4:	bfbb      	ittet	lt
 80045b6:	f000 000f 	andlt.w	r0, r0, #15
 80045ba:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045bc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045c0:	541a      	strblt	r2, [r3, r0]
 80045c2:	bd30      	pop	{r4, r5, pc}
 80045c4:	e000ed00 	.word	0xe000ed00
 80045c8:	e000ed14 	.word	0xe000ed14

080045cc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80045cc:	2800      	cmp	r0, #0
 80045ce:	db08      	blt.n	80045e2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045d0:	2301      	movs	r3, #1
 80045d2:	0942      	lsrs	r2, r0, #5
 80045d4:	f000 001f 	and.w	r0, r0, #31
 80045d8:	fa03 f000 	lsl.w	r0, r3, r0
 80045dc:	4b01      	ldr	r3, [pc, #4]	; (80045e4 <HAL_NVIC_EnableIRQ+0x18>)
 80045de:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80045e2:	4770      	bx	lr
 80045e4:	e000e100 	.word	0xe000e100

080045e8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045e8:	3801      	subs	r0, #1
 80045ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80045ee:	d20a      	bcs.n	8004606 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045f0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045f2:	4b06      	ldr	r3, [pc, #24]	; (800460c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045f4:	4a06      	ldr	r2, [pc, #24]	; (8004610 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045f6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045f8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045fc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045fe:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004600:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004602:	601a      	str	r2, [r3, #0]
 8004604:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004606:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	e000e010 	.word	0xe000e010
 8004610:	e000ed00 	.word	0xe000ed00

08004614 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004614:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004616:	2800      	cmp	r0, #0
 8004618:	d032      	beq.n	8004680 <HAL_DMA_Init+0x6c>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800461a:	6801      	ldr	r1, [r0, #0]
 800461c:	4b19      	ldr	r3, [pc, #100]	; (8004684 <HAL_DMA_Init+0x70>)
 800461e:	2414      	movs	r4, #20
 8004620:	4299      	cmp	r1, r3
 8004622:	d825      	bhi.n	8004670 <HAL_DMA_Init+0x5c>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004624:	4a18      	ldr	r2, [pc, #96]	; (8004688 <HAL_DMA_Init+0x74>)
    hdma->DmaBaseAddress = DMA1;
 8004626:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800462a:	440a      	add	r2, r1
 800462c:	fbb2 f2f4 	udiv	r2, r2, r4
 8004630:	0092      	lsls	r2, r2, #2
 8004632:	6402      	str	r2, [r0, #64]	; 0x40
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004634:	6884      	ldr	r4, [r0, #8]
    hdma->DmaBaseAddress = DMA2;
 8004636:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8004638:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 800463a:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 800463c:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800463e:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004640:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004644:	4323      	orrs	r3, r4
 8004646:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004648:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800464c:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800464e:	6944      	ldr	r4, [r0, #20]
 8004650:	4323      	orrs	r3, r4
 8004652:	6984      	ldr	r4, [r0, #24]
 8004654:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8004656:	69c4      	ldr	r4, [r0, #28]
 8004658:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800465a:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800465c:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800465e:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004660:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004662:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004666:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004668:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 800466c:	4618      	mov	r0, r3
 800466e:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004670:	4b06      	ldr	r3, [pc, #24]	; (800468c <HAL_DMA_Init+0x78>)
 8004672:	440b      	add	r3, r1
 8004674:	fbb3 f3f4 	udiv	r3, r3, r4
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800467c:	4b04      	ldr	r3, [pc, #16]	; (8004690 <HAL_DMA_Init+0x7c>)
 800467e:	e7d9      	b.n	8004634 <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 8004680:	2001      	movs	r0, #1
}
 8004682:	bd10      	pop	{r4, pc}
 8004684:	40020407 	.word	0x40020407
 8004688:	bffdfff8 	.word	0xbffdfff8
 800468c:	bffdfbf8 	.word	0xbffdfbf8
 8004690:	40020400 	.word	0x40020400

08004694 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004694:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004696:	f890 4020 	ldrb.w	r4, [r0, #32]
 800469a:	2c01      	cmp	r4, #1
 800469c:	d035      	beq.n	800470a <HAL_DMA_Start_IT+0x76>
 800469e:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80046a0:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80046a4:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80046a8:	42a5      	cmp	r5, r4
 80046aa:	f04f 0600 	mov.w	r6, #0
 80046ae:	f04f 0402 	mov.w	r4, #2
 80046b2:	d128      	bne.n	8004706 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046b4:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80046b8:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046ba:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80046bc:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80046be:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80046c0:	f026 0601 	bic.w	r6, r6, #1
 80046c4:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80046c6:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80046c8:	40bd      	lsls	r5, r7
 80046ca:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046cc:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046ce:	6843      	ldr	r3, [r0, #4]
 80046d0:	6805      	ldr	r5, [r0, #0]
 80046d2:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80046d4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80046d6:	bf0b      	itete	eq
 80046d8:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80046da:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80046dc:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80046de:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80046e0:	b14b      	cbz	r3, 80046f6 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046e2:	6823      	ldr	r3, [r4, #0]
 80046e4:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80046e8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80046ea:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ec:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80046ee:	f043 0301 	orr.w	r3, r3, #1
 80046f2:	602b      	str	r3, [r5, #0]
 80046f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80046f6:	6823      	ldr	r3, [r4, #0]
 80046f8:	f023 0304 	bic.w	r3, r3, #4
 80046fc:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80046fe:	6823      	ldr	r3, [r4, #0]
 8004700:	f043 030a 	orr.w	r3, r3, #10
 8004704:	e7f0      	b.n	80046e8 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8004706:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800470a:	2002      	movs	r0, #2
}
 800470c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004710 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004710:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8004714:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004716:	2b02      	cmp	r3, #2
 8004718:	d003      	beq.n	8004722 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800471a:	2304      	movs	r3, #4
 800471c:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800471e:	2001      	movs	r0, #1
 8004720:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004722:	6803      	ldr	r3, [r0, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	f022 020e 	bic.w	r2, r2, #14
 800472a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	f022 0201 	bic.w	r2, r2, #1
 8004732:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004734:	4a29      	ldr	r2, [pc, #164]	; (80047dc <HAL_DMA_Abort_IT+0xcc>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d924      	bls.n	8004784 <HAL_DMA_Abort_IT+0x74>
 800473a:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800473e:	4293      	cmp	r3, r2
 8004740:	d019      	beq.n	8004776 <HAL_DMA_Abort_IT+0x66>
 8004742:	3214      	adds	r2, #20
 8004744:	4293      	cmp	r3, r2
 8004746:	d018      	beq.n	800477a <HAL_DMA_Abort_IT+0x6a>
 8004748:	3214      	adds	r2, #20
 800474a:	4293      	cmp	r3, r2
 800474c:	d017      	beq.n	800477e <HAL_DMA_Abort_IT+0x6e>
 800474e:	3214      	adds	r2, #20
 8004750:	4293      	cmp	r3, r2
 8004752:	bf0c      	ite	eq
 8004754:	f44f 5380 	moveq.w	r3, #4096	; 0x1000
 8004758:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 800475c:	4a20      	ldr	r2, [pc, #128]	; (80047e0 <HAL_DMA_Abort_IT+0xd0>)
 800475e:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004760:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8004762:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8004764:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8004768:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800476a:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800476e:	b39b      	cbz	r3, 80047d8 <HAL_DMA_Abort_IT+0xc8>
      hdma->XferAbortCallback(hdma);
 8004770:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8004772:	4620      	mov	r0, r4
 8004774:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004776:	2301      	movs	r3, #1
 8004778:	e7f0      	b.n	800475c <HAL_DMA_Abort_IT+0x4c>
 800477a:	2310      	movs	r3, #16
 800477c:	e7ee      	b.n	800475c <HAL_DMA_Abort_IT+0x4c>
 800477e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004782:	e7eb      	b.n	800475c <HAL_DMA_Abort_IT+0x4c>
 8004784:	4917      	ldr	r1, [pc, #92]	; (80047e4 <HAL_DMA_Abort_IT+0xd4>)
 8004786:	428b      	cmp	r3, r1
 8004788:	d016      	beq.n	80047b8 <HAL_DMA_Abort_IT+0xa8>
 800478a:	3114      	adds	r1, #20
 800478c:	428b      	cmp	r3, r1
 800478e:	d015      	beq.n	80047bc <HAL_DMA_Abort_IT+0xac>
 8004790:	3114      	adds	r1, #20
 8004792:	428b      	cmp	r3, r1
 8004794:	d014      	beq.n	80047c0 <HAL_DMA_Abort_IT+0xb0>
 8004796:	3114      	adds	r1, #20
 8004798:	428b      	cmp	r3, r1
 800479a:	d014      	beq.n	80047c6 <HAL_DMA_Abort_IT+0xb6>
 800479c:	3114      	adds	r1, #20
 800479e:	428b      	cmp	r3, r1
 80047a0:	d014      	beq.n	80047cc <HAL_DMA_Abort_IT+0xbc>
 80047a2:	3114      	adds	r1, #20
 80047a4:	428b      	cmp	r3, r1
 80047a6:	d014      	beq.n	80047d2 <HAL_DMA_Abort_IT+0xc2>
 80047a8:	4293      	cmp	r3, r2
 80047aa:	bf14      	ite	ne
 80047ac:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 80047b0:	f04f 7380 	moveq.w	r3, #16777216	; 0x1000000
 80047b4:	4a0c      	ldr	r2, [pc, #48]	; (80047e8 <HAL_DMA_Abort_IT+0xd8>)
 80047b6:	e7d2      	b.n	800475e <HAL_DMA_Abort_IT+0x4e>
 80047b8:	2301      	movs	r3, #1
 80047ba:	e7fb      	b.n	80047b4 <HAL_DMA_Abort_IT+0xa4>
 80047bc:	2310      	movs	r3, #16
 80047be:	e7f9      	b.n	80047b4 <HAL_DMA_Abort_IT+0xa4>
 80047c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047c4:	e7f6      	b.n	80047b4 <HAL_DMA_Abort_IT+0xa4>
 80047c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047ca:	e7f3      	b.n	80047b4 <HAL_DMA_Abort_IT+0xa4>
 80047cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047d0:	e7f0      	b.n	80047b4 <HAL_DMA_Abort_IT+0xa4>
 80047d2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80047d6:	e7ed      	b.n	80047b4 <HAL_DMA_Abort_IT+0xa4>
  HAL_StatusTypeDef status = HAL_OK;
 80047d8:	4618      	mov	r0, r3
}
 80047da:	bd10      	pop	{r4, pc}
 80047dc:	40020080 	.word	0x40020080
 80047e0:	40020400 	.word	0x40020400
 80047e4:	40020008 	.word	0x40020008
 80047e8:	40020000 	.word	0x40020000

080047ec <HAL_DMA_IRQHandler>:
{
 80047ec:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80047ee:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80047f0:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80047f2:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80047f4:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80047f6:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80047f8:	4095      	lsls	r5, r2
 80047fa:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80047fc:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80047fe:	d055      	beq.n	80048ac <HAL_DMA_IRQHandler+0xc0>
 8004800:	074d      	lsls	r5, r1, #29
 8004802:	d553      	bpl.n	80048ac <HAL_DMA_IRQHandler+0xc0>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004808:	bf5e      	ittt	pl
 800480a:	681a      	ldrpl	r2, [r3, #0]
 800480c:	f022 0204 	bicpl.w	r2, r2, #4
 8004810:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004812:	4a60      	ldr	r2, [pc, #384]	; (8004994 <HAL_DMA_IRQHandler+0x1a8>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d91f      	bls.n	8004858 <HAL_DMA_IRQHandler+0x6c>
 8004818:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800481c:	4293      	cmp	r3, r2
 800481e:	d014      	beq.n	800484a <HAL_DMA_IRQHandler+0x5e>
 8004820:	3214      	adds	r2, #20
 8004822:	4293      	cmp	r3, r2
 8004824:	d013      	beq.n	800484e <HAL_DMA_IRQHandler+0x62>
 8004826:	3214      	adds	r2, #20
 8004828:	4293      	cmp	r3, r2
 800482a:	d012      	beq.n	8004852 <HAL_DMA_IRQHandler+0x66>
 800482c:	3214      	adds	r2, #20
 800482e:	4293      	cmp	r3, r2
 8004830:	bf0c      	ite	eq
 8004832:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 8004836:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 800483a:	4a57      	ldr	r2, [pc, #348]	; (8004998 <HAL_DMA_IRQHandler+0x1ac>)
 800483c:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800483e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8004840:	2b00      	cmp	r3, #0
 8004842:	f000 80a5 	beq.w	8004990 <HAL_DMA_IRQHandler+0x1a4>
}
 8004846:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8004848:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800484a:	2304      	movs	r3, #4
 800484c:	e7f5      	b.n	800483a <HAL_DMA_IRQHandler+0x4e>
 800484e:	2340      	movs	r3, #64	; 0x40
 8004850:	e7f3      	b.n	800483a <HAL_DMA_IRQHandler+0x4e>
 8004852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004856:	e7f0      	b.n	800483a <HAL_DMA_IRQHandler+0x4e>
 8004858:	4950      	ldr	r1, [pc, #320]	; (800499c <HAL_DMA_IRQHandler+0x1b0>)
 800485a:	428b      	cmp	r3, r1
 800485c:	d016      	beq.n	800488c <HAL_DMA_IRQHandler+0xa0>
 800485e:	3114      	adds	r1, #20
 8004860:	428b      	cmp	r3, r1
 8004862:	d015      	beq.n	8004890 <HAL_DMA_IRQHandler+0xa4>
 8004864:	3114      	adds	r1, #20
 8004866:	428b      	cmp	r3, r1
 8004868:	d014      	beq.n	8004894 <HAL_DMA_IRQHandler+0xa8>
 800486a:	3114      	adds	r1, #20
 800486c:	428b      	cmp	r3, r1
 800486e:	d014      	beq.n	800489a <HAL_DMA_IRQHandler+0xae>
 8004870:	3114      	adds	r1, #20
 8004872:	428b      	cmp	r3, r1
 8004874:	d014      	beq.n	80048a0 <HAL_DMA_IRQHandler+0xb4>
 8004876:	3114      	adds	r1, #20
 8004878:	428b      	cmp	r3, r1
 800487a:	d014      	beq.n	80048a6 <HAL_DMA_IRQHandler+0xba>
 800487c:	4293      	cmp	r3, r2
 800487e:	bf14      	ite	ne
 8004880:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8004884:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8004888:	4a45      	ldr	r2, [pc, #276]	; (80049a0 <HAL_DMA_IRQHandler+0x1b4>)
 800488a:	e7d7      	b.n	800483c <HAL_DMA_IRQHandler+0x50>
 800488c:	2304      	movs	r3, #4
 800488e:	e7fb      	b.n	8004888 <HAL_DMA_IRQHandler+0x9c>
 8004890:	2340      	movs	r3, #64	; 0x40
 8004892:	e7f9      	b.n	8004888 <HAL_DMA_IRQHandler+0x9c>
 8004894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004898:	e7f6      	b.n	8004888 <HAL_DMA_IRQHandler+0x9c>
 800489a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800489e:	e7f3      	b.n	8004888 <HAL_DMA_IRQHandler+0x9c>
 80048a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80048a4:	e7f0      	b.n	8004888 <HAL_DMA_IRQHandler+0x9c>
 80048a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80048aa:	e7ed      	b.n	8004888 <HAL_DMA_IRQHandler+0x9c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80048ac:	2502      	movs	r5, #2
 80048ae:	4095      	lsls	r5, r2
 80048b0:	4225      	tst	r5, r4
 80048b2:	d057      	beq.n	8004964 <HAL_DMA_IRQHandler+0x178>
 80048b4:	078d      	lsls	r5, r1, #30
 80048b6:	d555      	bpl.n	8004964 <HAL_DMA_IRQHandler+0x178>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	0694      	lsls	r4, r2, #26
 80048bc:	d406      	bmi.n	80048cc <HAL_DMA_IRQHandler+0xe0>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	f022 020a 	bic.w	r2, r2, #10
 80048c4:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80048c6:	2201      	movs	r2, #1
 80048c8:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80048cc:	4a31      	ldr	r2, [pc, #196]	; (8004994 <HAL_DMA_IRQHandler+0x1a8>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d91e      	bls.n	8004910 <HAL_DMA_IRQHandler+0x124>
 80048d2:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d013      	beq.n	8004902 <HAL_DMA_IRQHandler+0x116>
 80048da:	3214      	adds	r2, #20
 80048dc:	4293      	cmp	r3, r2
 80048de:	d012      	beq.n	8004906 <HAL_DMA_IRQHandler+0x11a>
 80048e0:	3214      	adds	r2, #20
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d011      	beq.n	800490a <HAL_DMA_IRQHandler+0x11e>
 80048e6:	3214      	adds	r2, #20
 80048e8:	4293      	cmp	r3, r2
 80048ea:	bf0c      	ite	eq
 80048ec:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 80048f0:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 80048f4:	4a28      	ldr	r2, [pc, #160]	; (8004998 <HAL_DMA_IRQHandler+0x1ac>)
 80048f6:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80048f8:	2300      	movs	r3, #0
 80048fa:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80048fe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004900:	e79e      	b.n	8004840 <HAL_DMA_IRQHandler+0x54>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004902:	2302      	movs	r3, #2
 8004904:	e7f6      	b.n	80048f4 <HAL_DMA_IRQHandler+0x108>
 8004906:	2320      	movs	r3, #32
 8004908:	e7f4      	b.n	80048f4 <HAL_DMA_IRQHandler+0x108>
 800490a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800490e:	e7f1      	b.n	80048f4 <HAL_DMA_IRQHandler+0x108>
 8004910:	4922      	ldr	r1, [pc, #136]	; (800499c <HAL_DMA_IRQHandler+0x1b0>)
 8004912:	428b      	cmp	r3, r1
 8004914:	d016      	beq.n	8004944 <HAL_DMA_IRQHandler+0x158>
 8004916:	3114      	adds	r1, #20
 8004918:	428b      	cmp	r3, r1
 800491a:	d015      	beq.n	8004948 <HAL_DMA_IRQHandler+0x15c>
 800491c:	3114      	adds	r1, #20
 800491e:	428b      	cmp	r3, r1
 8004920:	d014      	beq.n	800494c <HAL_DMA_IRQHandler+0x160>
 8004922:	3114      	adds	r1, #20
 8004924:	428b      	cmp	r3, r1
 8004926:	d014      	beq.n	8004952 <HAL_DMA_IRQHandler+0x166>
 8004928:	3114      	adds	r1, #20
 800492a:	428b      	cmp	r3, r1
 800492c:	d014      	beq.n	8004958 <HAL_DMA_IRQHandler+0x16c>
 800492e:	3114      	adds	r1, #20
 8004930:	428b      	cmp	r3, r1
 8004932:	d014      	beq.n	800495e <HAL_DMA_IRQHandler+0x172>
 8004934:	4293      	cmp	r3, r2
 8004936:	bf14      	ite	ne
 8004938:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 800493c:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8004940:	4a17      	ldr	r2, [pc, #92]	; (80049a0 <HAL_DMA_IRQHandler+0x1b4>)
 8004942:	e7d8      	b.n	80048f6 <HAL_DMA_IRQHandler+0x10a>
 8004944:	2302      	movs	r3, #2
 8004946:	e7fb      	b.n	8004940 <HAL_DMA_IRQHandler+0x154>
 8004948:	2320      	movs	r3, #32
 800494a:	e7f9      	b.n	8004940 <HAL_DMA_IRQHandler+0x154>
 800494c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004950:	e7f6      	b.n	8004940 <HAL_DMA_IRQHandler+0x154>
 8004952:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004956:	e7f3      	b.n	8004940 <HAL_DMA_IRQHandler+0x154>
 8004958:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800495c:	e7f0      	b.n	8004940 <HAL_DMA_IRQHandler+0x154>
 800495e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004962:	e7ed      	b.n	8004940 <HAL_DMA_IRQHandler+0x154>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004964:	2508      	movs	r5, #8
 8004966:	4095      	lsls	r5, r2
 8004968:	4225      	tst	r5, r4
 800496a:	d011      	beq.n	8004990 <HAL_DMA_IRQHandler+0x1a4>
 800496c:	0709      	lsls	r1, r1, #28
 800496e:	d50f      	bpl.n	8004990 <HAL_DMA_IRQHandler+0x1a4>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004970:	6819      	ldr	r1, [r3, #0]
 8004972:	f021 010e 	bic.w	r1, r1, #14
 8004976:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004978:	2301      	movs	r3, #1
 800497a:	fa03 f202 	lsl.w	r2, r3, r2
 800497e:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004980:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8004982:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8004986:	2300      	movs	r3, #0
 8004988:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800498c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800498e:	e757      	b.n	8004840 <HAL_DMA_IRQHandler+0x54>
}
 8004990:	bc70      	pop	{r4, r5, r6}
 8004992:	4770      	bx	lr
 8004994:	40020080 	.word	0x40020080
 8004998:	40020400 	.word	0x40020400
 800499c:	40020008 	.word	0x40020008
 80049a0:	40020000 	.word	0x40020000

080049a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80049a8:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80049aa:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80049ac:	4f6c      	ldr	r7, [pc, #432]	; (8004b60 <HAL_GPIO_Init+0x1bc>)
 80049ae:	4b6d      	ldr	r3, [pc, #436]	; (8004b64 <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2u];
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80049b0:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8004b6c <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 80049b4:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8004b70 <HAL_GPIO_Init+0x1cc>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049b8:	680a      	ldr	r2, [r1, #0]
 80049ba:	fa32 f506 	lsrs.w	r5, r2, r6
 80049be:	d102      	bne.n	80049c6 <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 80049c0:	b003      	add	sp, #12
 80049c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80049c6:	f04f 0801 	mov.w	r8, #1
 80049ca:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049ce:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80049d2:	4590      	cmp	r8, r2
 80049d4:	f040 8084 	bne.w	8004ae0 <HAL_GPIO_Init+0x13c>
      switch (GPIO_Init->Mode)
 80049d8:	684d      	ldr	r5, [r1, #4]
 80049da:	2d12      	cmp	r5, #18
 80049dc:	f000 80b1 	beq.w	8004b42 <HAL_GPIO_Init+0x19e>
 80049e0:	f200 8087 	bhi.w	8004af2 <HAL_GPIO_Init+0x14e>
 80049e4:	2d02      	cmp	r5, #2
 80049e6:	f000 80a9 	beq.w	8004b3c <HAL_GPIO_Init+0x198>
 80049ea:	d87b      	bhi.n	8004ae4 <HAL_GPIO_Init+0x140>
 80049ec:	2d00      	cmp	r5, #0
 80049ee:	f000 808c 	beq.w	8004b0a <HAL_GPIO_Init+0x166>
 80049f2:	2d01      	cmp	r5, #1
 80049f4:	f000 80a0 	beq.w	8004b38 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80049f8:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80049fc:	2aff      	cmp	r2, #255	; 0xff
 80049fe:	bf93      	iteet	ls
 8004a00:	4682      	movls	sl, r0
 8004a02:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8004a06:	3d08      	subhi	r5, #8
 8004a08:	f8d0 b000 	ldrls.w	fp, [r0]
 8004a0c:	bf92      	itee	ls
 8004a0e:	00b5      	lslls	r5, r6, #2
 8004a10:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8004a14:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a16:	fa09 f805 	lsl.w	r8, r9, r5
 8004a1a:	ea2b 0808 	bic.w	r8, fp, r8
 8004a1e:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004a22:	bf88      	it	hi
 8004a24:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a28:	ea48 0505 	orr.w	r5, r8, r5
 8004a2c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a30:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8004a34:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8004a38:	d052      	beq.n	8004ae0 <HAL_GPIO_Init+0x13c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a3a:	69bd      	ldr	r5, [r7, #24]
 8004a3c:	f026 0803 	bic.w	r8, r6, #3
 8004a40:	f045 0501 	orr.w	r5, r5, #1
 8004a44:	61bd      	str	r5, [r7, #24]
 8004a46:	69bd      	ldr	r5, [r7, #24]
 8004a48:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8004a4c:	f005 0501 	and.w	r5, r5, #1
 8004a50:	9501      	str	r5, [sp, #4]
 8004a52:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a56:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a5a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a5c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8004a60:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a64:	fa09 f90b 	lsl.w	r9, r9, fp
 8004a68:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004a6c:	4d3e      	ldr	r5, [pc, #248]	; (8004b68 <HAL_GPIO_Init+0x1c4>)
 8004a6e:	42a8      	cmp	r0, r5
 8004a70:	d06c      	beq.n	8004b4c <HAL_GPIO_Init+0x1a8>
 8004a72:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004a76:	42a8      	cmp	r0, r5
 8004a78:	d06a      	beq.n	8004b50 <HAL_GPIO_Init+0x1ac>
 8004a7a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004a7e:	42a8      	cmp	r0, r5
 8004a80:	d068      	beq.n	8004b54 <HAL_GPIO_Init+0x1b0>
 8004a82:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004a86:	42a8      	cmp	r0, r5
 8004a88:	d066      	beq.n	8004b58 <HAL_GPIO_Init+0x1b4>
 8004a8a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004a8e:	42a8      	cmp	r0, r5
 8004a90:	d064      	beq.n	8004b5c <HAL_GPIO_Init+0x1b8>
 8004a92:	4570      	cmp	r0, lr
 8004a94:	bf0c      	ite	eq
 8004a96:	2505      	moveq	r5, #5
 8004a98:	2506      	movne	r5, #6
 8004a9a:	fa05 f50b 	lsl.w	r5, r5, fp
 8004a9e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8004aa2:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8004aa6:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004aa8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8004aac:	bf14      	ite	ne
 8004aae:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004ab0:	4395      	biceq	r5, r2
 8004ab2:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8004ab4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004ab6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8004aba:	bf14      	ite	ne
 8004abc:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004abe:	4395      	biceq	r5, r2
 8004ac0:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8004ac2:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004ac4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8004ac8:	bf14      	ite	ne
 8004aca:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004acc:	4395      	biceq	r5, r2
 8004ace:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ad0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ad2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ad6:	bf14      	ite	ne
 8004ad8:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004ada:	ea25 0202 	biceq.w	r2, r5, r2
 8004ade:	60da      	str	r2, [r3, #12]
	position++;
 8004ae0:	3601      	adds	r6, #1
 8004ae2:	e769      	b.n	80049b8 <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 8004ae4:	2d03      	cmp	r5, #3
 8004ae6:	d025      	beq.n	8004b34 <HAL_GPIO_Init+0x190>
 8004ae8:	2d11      	cmp	r5, #17
 8004aea:	d185      	bne.n	80049f8 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004aec:	68cc      	ldr	r4, [r1, #12]
 8004aee:	3404      	adds	r4, #4
          break;
 8004af0:	e782      	b.n	80049f8 <HAL_GPIO_Init+0x54>
      switch (GPIO_Init->Mode)
 8004af2:	4565      	cmp	r5, ip
 8004af4:	d009      	beq.n	8004b0a <HAL_GPIO_Init+0x166>
 8004af6:	d812      	bhi.n	8004b1e <HAL_GPIO_Init+0x17a>
 8004af8:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8004b74 <HAL_GPIO_Init+0x1d0>
 8004afc:	454d      	cmp	r5, r9
 8004afe:	d004      	beq.n	8004b0a <HAL_GPIO_Init+0x166>
 8004b00:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8004b04:	454d      	cmp	r5, r9
 8004b06:	f47f af77 	bne.w	80049f8 <HAL_GPIO_Init+0x54>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004b0a:	688c      	ldr	r4, [r1, #8]
 8004b0c:	b1e4      	cbz	r4, 8004b48 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004b0e:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8004b10:	bf0c      	ite	eq
 8004b12:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8004b16:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b1a:	2408      	movs	r4, #8
 8004b1c:	e76c      	b.n	80049f8 <HAL_GPIO_Init+0x54>
      switch (GPIO_Init->Mode)
 8004b1e:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8004b78 <HAL_GPIO_Init+0x1d4>
 8004b22:	454d      	cmp	r5, r9
 8004b24:	d0f1      	beq.n	8004b0a <HAL_GPIO_Init+0x166>
 8004b26:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8004b2a:	454d      	cmp	r5, r9
 8004b2c:	d0ed      	beq.n	8004b0a <HAL_GPIO_Init+0x166>
 8004b2e:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8004b32:	e7e7      	b.n	8004b04 <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004b34:	2400      	movs	r4, #0
 8004b36:	e75f      	b.n	80049f8 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004b38:	68cc      	ldr	r4, [r1, #12]
          break;
 8004b3a:	e75d      	b.n	80049f8 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004b3c:	68cc      	ldr	r4, [r1, #12]
 8004b3e:	3408      	adds	r4, #8
          break;
 8004b40:	e75a      	b.n	80049f8 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004b42:	68cc      	ldr	r4, [r1, #12]
 8004b44:	340c      	adds	r4, #12
          break;
 8004b46:	e757      	b.n	80049f8 <HAL_GPIO_Init+0x54>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004b48:	2404      	movs	r4, #4
 8004b4a:	e755      	b.n	80049f8 <HAL_GPIO_Init+0x54>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004b4c:	2500      	movs	r5, #0
 8004b4e:	e7a4      	b.n	8004a9a <HAL_GPIO_Init+0xf6>
 8004b50:	2501      	movs	r5, #1
 8004b52:	e7a2      	b.n	8004a9a <HAL_GPIO_Init+0xf6>
 8004b54:	2502      	movs	r5, #2
 8004b56:	e7a0      	b.n	8004a9a <HAL_GPIO_Init+0xf6>
 8004b58:	2503      	movs	r5, #3
 8004b5a:	e79e      	b.n	8004a9a <HAL_GPIO_Init+0xf6>
 8004b5c:	2504      	movs	r5, #4
 8004b5e:	e79c      	b.n	8004a9a <HAL_GPIO_Init+0xf6>
 8004b60:	40021000 	.word	0x40021000
 8004b64:	40010400 	.word	0x40010400
 8004b68:	40010800 	.word	0x40010800
 8004b6c:	40011c00 	.word	0x40011c00
 8004b70:	10210000 	.word	0x10210000
 8004b74:	10110000 	.word	0x10110000
 8004b78:	10310000 	.word	0x10310000

08004b7c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b7c:	b10a      	cbz	r2, 8004b82 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004b7e:	6101      	str	r1, [r0, #16]
 8004b80:	4770      	bx	lr
 8004b82:	0409      	lsls	r1, r1, #16
 8004b84:	e7fb      	b.n	8004b7e <HAL_GPIO_WritePin+0x2>
	...

08004b88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b88:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b8c:	4605      	mov	r5, r0
 8004b8e:	b908      	cbnz	r0, 8004b94 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8004b90:	2001      	movs	r0, #1
 8004b92:	e03c      	b.n	8004c0e <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b94:	6803      	ldr	r3, [r0, #0]
 8004b96:	07db      	lsls	r3, r3, #31
 8004b98:	d410      	bmi.n	8004bbc <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b9a:	682b      	ldr	r3, [r5, #0]
 8004b9c:	079f      	lsls	r7, r3, #30
 8004b9e:	d45d      	bmi.n	8004c5c <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ba0:	682b      	ldr	r3, [r5, #0]
 8004ba2:	0719      	lsls	r1, r3, #28
 8004ba4:	f100 8094 	bmi.w	8004cd0 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ba8:	682b      	ldr	r3, [r5, #0]
 8004baa:	075a      	lsls	r2, r3, #29
 8004bac:	f100 80be 	bmi.w	8004d2c <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bb0:	69e8      	ldr	r0, [r5, #28]
 8004bb2:	2800      	cmp	r0, #0
 8004bb4:	f040 812c 	bne.w	8004e10 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8004bb8:	2000      	movs	r0, #0
 8004bba:	e028      	b.n	8004c0e <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bbc:	4c8f      	ldr	r4, [pc, #572]	; (8004dfc <HAL_RCC_OscConfig+0x274>)
 8004bbe:	6863      	ldr	r3, [r4, #4]
 8004bc0:	f003 030c 	and.w	r3, r3, #12
 8004bc4:	2b04      	cmp	r3, #4
 8004bc6:	d007      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004bc8:	6863      	ldr	r3, [r4, #4]
 8004bca:	f003 030c 	and.w	r3, r3, #12
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d109      	bne.n	8004be6 <HAL_RCC_OscConfig+0x5e>
 8004bd2:	6863      	ldr	r3, [r4, #4]
 8004bd4:	03de      	lsls	r6, r3, #15
 8004bd6:	d506      	bpl.n	8004be6 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bd8:	6823      	ldr	r3, [r4, #0]
 8004bda:	039c      	lsls	r4, r3, #14
 8004bdc:	d5dd      	bpl.n	8004b9a <HAL_RCC_OscConfig+0x12>
 8004bde:	686b      	ldr	r3, [r5, #4]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1da      	bne.n	8004b9a <HAL_RCC_OscConfig+0x12>
 8004be4:	e7d4      	b.n	8004b90 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004be6:	686b      	ldr	r3, [r5, #4]
 8004be8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bec:	d112      	bne.n	8004c14 <HAL_RCC_OscConfig+0x8c>
 8004bee:	6823      	ldr	r3, [r4, #0]
 8004bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004bf6:	f7fe ff53 	bl	8003aa0 <HAL_GetTick>
 8004bfa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bfc:	6823      	ldr	r3, [r4, #0]
 8004bfe:	0398      	lsls	r0, r3, #14
 8004c00:	d4cb      	bmi.n	8004b9a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c02:	f7fe ff4d 	bl	8003aa0 <HAL_GetTick>
 8004c06:	1b80      	subs	r0, r0, r6
 8004c08:	2864      	cmp	r0, #100	; 0x64
 8004c0a:	d9f7      	bls.n	8004bfc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8004c0c:	2003      	movs	r0, #3
}
 8004c0e:	b002      	add	sp, #8
 8004c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c14:	b99b      	cbnz	r3, 8004c3e <HAL_RCC_OscConfig+0xb6>
 8004c16:	6823      	ldr	r3, [r4, #0]
 8004c18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c1c:	6023      	str	r3, [r4, #0]
 8004c1e:	6823      	ldr	r3, [r4, #0]
 8004c20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c24:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004c26:	f7fe ff3b 	bl	8003aa0 <HAL_GetTick>
 8004c2a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c2c:	6823      	ldr	r3, [r4, #0]
 8004c2e:	0399      	lsls	r1, r3, #14
 8004c30:	d5b3      	bpl.n	8004b9a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c32:	f7fe ff35 	bl	8003aa0 <HAL_GetTick>
 8004c36:	1b80      	subs	r0, r0, r6
 8004c38:	2864      	cmp	r0, #100	; 0x64
 8004c3a:	d9f7      	bls.n	8004c2c <HAL_RCC_OscConfig+0xa4>
 8004c3c:	e7e6      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c3e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c42:	6823      	ldr	r3, [r4, #0]
 8004c44:	d103      	bne.n	8004c4e <HAL_RCC_OscConfig+0xc6>
 8004c46:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c4a:	6023      	str	r3, [r4, #0]
 8004c4c:	e7cf      	b.n	8004bee <HAL_RCC_OscConfig+0x66>
 8004c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c52:	6023      	str	r3, [r4, #0]
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c5a:	e7cb      	b.n	8004bf4 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c5c:	4c67      	ldr	r4, [pc, #412]	; (8004dfc <HAL_RCC_OscConfig+0x274>)
 8004c5e:	6863      	ldr	r3, [r4, #4]
 8004c60:	f013 0f0c 	tst.w	r3, #12
 8004c64:	d007      	beq.n	8004c76 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004c66:	6863      	ldr	r3, [r4, #4]
 8004c68:	f003 030c 	and.w	r3, r3, #12
 8004c6c:	2b08      	cmp	r3, #8
 8004c6e:	d110      	bne.n	8004c92 <HAL_RCC_OscConfig+0x10a>
 8004c70:	6863      	ldr	r3, [r4, #4]
 8004c72:	03da      	lsls	r2, r3, #15
 8004c74:	d40d      	bmi.n	8004c92 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	079b      	lsls	r3, r3, #30
 8004c7a:	d502      	bpl.n	8004c82 <HAL_RCC_OscConfig+0xfa>
 8004c7c:	692b      	ldr	r3, [r5, #16]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d186      	bne.n	8004b90 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c82:	6823      	ldr	r3, [r4, #0]
 8004c84:	696a      	ldr	r2, [r5, #20]
 8004c86:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004c8a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004c8e:	6023      	str	r3, [r4, #0]
 8004c90:	e786      	b.n	8004ba0 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c92:	692a      	ldr	r2, [r5, #16]
 8004c94:	4b5a      	ldr	r3, [pc, #360]	; (8004e00 <HAL_RCC_OscConfig+0x278>)
 8004c96:	b16a      	cbz	r2, 8004cb4 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8004c98:	2201      	movs	r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004c9c:	f7fe ff00 	bl	8003aa0 <HAL_GetTick>
 8004ca0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ca2:	6823      	ldr	r3, [r4, #0]
 8004ca4:	079f      	lsls	r7, r3, #30
 8004ca6:	d4ec      	bmi.n	8004c82 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ca8:	f7fe fefa 	bl	8003aa0 <HAL_GetTick>
 8004cac:	1b80      	subs	r0, r0, r6
 8004cae:	2802      	cmp	r0, #2
 8004cb0:	d9f7      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x11a>
 8004cb2:	e7ab      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8004cb4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004cb6:	f7fe fef3 	bl	8003aa0 <HAL_GetTick>
 8004cba:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cbc:	6823      	ldr	r3, [r4, #0]
 8004cbe:	0798      	lsls	r0, r3, #30
 8004cc0:	f57f af6e 	bpl.w	8004ba0 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cc4:	f7fe feec 	bl	8003aa0 <HAL_GetTick>
 8004cc8:	1b80      	subs	r0, r0, r6
 8004cca:	2802      	cmp	r0, #2
 8004ccc:	d9f6      	bls.n	8004cbc <HAL_RCC_OscConfig+0x134>
 8004cce:	e79d      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cd0:	69aa      	ldr	r2, [r5, #24]
 8004cd2:	4c4a      	ldr	r4, [pc, #296]	; (8004dfc <HAL_RCC_OscConfig+0x274>)
 8004cd4:	4b4b      	ldr	r3, [pc, #300]	; (8004e04 <HAL_RCC_OscConfig+0x27c>)
 8004cd6:	b1da      	cbz	r2, 8004d10 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8004cd8:	2201      	movs	r2, #1
 8004cda:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004cdc:	f7fe fee0 	bl	8003aa0 <HAL_GetTick>
 8004ce0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ce2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ce4:	079b      	lsls	r3, r3, #30
 8004ce6:	d50d      	bpl.n	8004d04 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004ce8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004cec:	4b46      	ldr	r3, [pc, #280]	; (8004e08 <HAL_RCC_OscConfig+0x280>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cf4:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8004cf6:	bf00      	nop
  }
  while (Delay --);
 8004cf8:	9b01      	ldr	r3, [sp, #4]
 8004cfa:	1e5a      	subs	r2, r3, #1
 8004cfc:	9201      	str	r2, [sp, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d1f9      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x16e>
 8004d02:	e751      	b.n	8004ba8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d04:	f7fe fecc 	bl	8003aa0 <HAL_GetTick>
 8004d08:	1b80      	subs	r0, r0, r6
 8004d0a:	2802      	cmp	r0, #2
 8004d0c:	d9e9      	bls.n	8004ce2 <HAL_RCC_OscConfig+0x15a>
 8004d0e:	e77d      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8004d10:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004d12:	f7fe fec5 	bl	8003aa0 <HAL_GetTick>
 8004d16:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d1a:	079f      	lsls	r7, r3, #30
 8004d1c:	f57f af44 	bpl.w	8004ba8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d20:	f7fe febe 	bl	8003aa0 <HAL_GetTick>
 8004d24:	1b80      	subs	r0, r0, r6
 8004d26:	2802      	cmp	r0, #2
 8004d28:	d9f6      	bls.n	8004d18 <HAL_RCC_OscConfig+0x190>
 8004d2a:	e76f      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d2c:	4c33      	ldr	r4, [pc, #204]	; (8004dfc <HAL_RCC_OscConfig+0x274>)
 8004d2e:	69e3      	ldr	r3, [r4, #28]
 8004d30:	00d8      	lsls	r0, r3, #3
 8004d32:	d424      	bmi.n	8004d7e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8004d34:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d36:	69e3      	ldr	r3, [r4, #28]
 8004d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d3c:	61e3      	str	r3, [r4, #28]
 8004d3e:	69e3      	ldr	r3, [r4, #28]
 8004d40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d44:	9300      	str	r3, [sp, #0]
 8004d46:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d48:	4e30      	ldr	r6, [pc, #192]	; (8004e0c <HAL_RCC_OscConfig+0x284>)
 8004d4a:	6833      	ldr	r3, [r6, #0]
 8004d4c:	05d9      	lsls	r1, r3, #23
 8004d4e:	d518      	bpl.n	8004d82 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d50:	68eb      	ldr	r3, [r5, #12]
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d126      	bne.n	8004da4 <HAL_RCC_OscConfig+0x21c>
 8004d56:	6a23      	ldr	r3, [r4, #32]
 8004d58:	f043 0301 	orr.w	r3, r3, #1
 8004d5c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8004d5e:	f7fe fe9f 	bl	8003aa0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d62:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004d66:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d68:	6a23      	ldr	r3, [r4, #32]
 8004d6a:	079b      	lsls	r3, r3, #30
 8004d6c:	d53f      	bpl.n	8004dee <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8004d6e:	2f00      	cmp	r7, #0
 8004d70:	f43f af1e 	beq.w	8004bb0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d74:	69e3      	ldr	r3, [r4, #28]
 8004d76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d7a:	61e3      	str	r3, [r4, #28]
 8004d7c:	e718      	b.n	8004bb0 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8004d7e:	2700      	movs	r7, #0
 8004d80:	e7e2      	b.n	8004d48 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d82:	6833      	ldr	r3, [r6, #0]
 8004d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d88:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004d8a:	f7fe fe89 	bl	8003aa0 <HAL_GetTick>
 8004d8e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d90:	6833      	ldr	r3, [r6, #0]
 8004d92:	05da      	lsls	r2, r3, #23
 8004d94:	d4dc      	bmi.n	8004d50 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d96:	f7fe fe83 	bl	8003aa0 <HAL_GetTick>
 8004d9a:	eba0 0008 	sub.w	r0, r0, r8
 8004d9e:	2864      	cmp	r0, #100	; 0x64
 8004da0:	d9f6      	bls.n	8004d90 <HAL_RCC_OscConfig+0x208>
 8004da2:	e733      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004da4:	b9ab      	cbnz	r3, 8004dd2 <HAL_RCC_OscConfig+0x24a>
 8004da6:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004da8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dac:	f023 0301 	bic.w	r3, r3, #1
 8004db0:	6223      	str	r3, [r4, #32]
 8004db2:	6a23      	ldr	r3, [r4, #32]
 8004db4:	f023 0304 	bic.w	r3, r3, #4
 8004db8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8004dba:	f7fe fe71 	bl	8003aa0 <HAL_GetTick>
 8004dbe:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dc0:	6a23      	ldr	r3, [r4, #32]
 8004dc2:	0798      	lsls	r0, r3, #30
 8004dc4:	d5d3      	bpl.n	8004d6e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dc6:	f7fe fe6b 	bl	8003aa0 <HAL_GetTick>
 8004dca:	1b80      	subs	r0, r0, r6
 8004dcc:	4540      	cmp	r0, r8
 8004dce:	d9f7      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x238>
 8004dd0:	e71c      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dd2:	2b05      	cmp	r3, #5
 8004dd4:	6a23      	ldr	r3, [r4, #32]
 8004dd6:	d103      	bne.n	8004de0 <HAL_RCC_OscConfig+0x258>
 8004dd8:	f043 0304 	orr.w	r3, r3, #4
 8004ddc:	6223      	str	r3, [r4, #32]
 8004dde:	e7ba      	b.n	8004d56 <HAL_RCC_OscConfig+0x1ce>
 8004de0:	f023 0301 	bic.w	r3, r3, #1
 8004de4:	6223      	str	r3, [r4, #32]
 8004de6:	6a23      	ldr	r3, [r4, #32]
 8004de8:	f023 0304 	bic.w	r3, r3, #4
 8004dec:	e7b6      	b.n	8004d5c <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dee:	f7fe fe57 	bl	8003aa0 <HAL_GetTick>
 8004df2:	eba0 0008 	sub.w	r0, r0, r8
 8004df6:	42b0      	cmp	r0, r6
 8004df8:	d9b6      	bls.n	8004d68 <HAL_RCC_OscConfig+0x1e0>
 8004dfa:	e707      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
 8004dfc:	40021000 	.word	0x40021000
 8004e00:	42420000 	.word	0x42420000
 8004e04:	42420480 	.word	0x42420480
 8004e08:	20000004 	.word	0x20000004
 8004e0c:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e10:	4b2a      	ldr	r3, [pc, #168]	; (8004ebc <HAL_RCC_OscConfig+0x334>)
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	461c      	mov	r4, r3
 8004e16:	f002 020c 	and.w	r2, r2, #12
 8004e1a:	2a08      	cmp	r2, #8
 8004e1c:	d03d      	beq.n	8004e9a <HAL_RCC_OscConfig+0x312>
 8004e1e:	2300      	movs	r3, #0
 8004e20:	4e27      	ldr	r6, [pc, #156]	; (8004ec0 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e22:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8004e24:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e26:	d12b      	bne.n	8004e80 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8004e28:	f7fe fe3a 	bl	8003aa0 <HAL_GetTick>
 8004e2c:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	0199      	lsls	r1, r3, #6
 8004e32:	d41f      	bmi.n	8004e74 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004e34:	6a2b      	ldr	r3, [r5, #32]
 8004e36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e3a:	d105      	bne.n	8004e48 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e3c:	6862      	ldr	r2, [r4, #4]
 8004e3e:	68a9      	ldr	r1, [r5, #8]
 8004e40:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004e44:	430a      	orrs	r2, r1
 8004e46:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e48:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8004e4a:	6862      	ldr	r2, [r4, #4]
 8004e4c:	430b      	orrs	r3, r1
 8004e4e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8004e52:	4313      	orrs	r3, r2
 8004e54:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8004e56:	2301      	movs	r3, #1
 8004e58:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004e5a:	f7fe fe21 	bl	8003aa0 <HAL_GetTick>
 8004e5e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e60:	6823      	ldr	r3, [r4, #0]
 8004e62:	019a      	lsls	r2, r3, #6
 8004e64:	f53f aea8 	bmi.w	8004bb8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e68:	f7fe fe1a 	bl	8003aa0 <HAL_GetTick>
 8004e6c:	1b40      	subs	r0, r0, r5
 8004e6e:	2802      	cmp	r0, #2
 8004e70:	d9f6      	bls.n	8004e60 <HAL_RCC_OscConfig+0x2d8>
 8004e72:	e6cb      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e74:	f7fe fe14 	bl	8003aa0 <HAL_GetTick>
 8004e78:	1bc0      	subs	r0, r0, r7
 8004e7a:	2802      	cmp	r0, #2
 8004e7c:	d9d7      	bls.n	8004e2e <HAL_RCC_OscConfig+0x2a6>
 8004e7e:	e6c5      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8004e80:	f7fe fe0e 	bl	8003aa0 <HAL_GetTick>
 8004e84:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e86:	6823      	ldr	r3, [r4, #0]
 8004e88:	019b      	lsls	r3, r3, #6
 8004e8a:	f57f ae95 	bpl.w	8004bb8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e8e:	f7fe fe07 	bl	8003aa0 <HAL_GetTick>
 8004e92:	1b40      	subs	r0, r0, r5
 8004e94:	2802      	cmp	r0, #2
 8004e96:	d9f6      	bls.n	8004e86 <HAL_RCC_OscConfig+0x2fe>
 8004e98:	e6b8      	b.n	8004c0c <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e9a:	2801      	cmp	r0, #1
 8004e9c:	f43f aeb7 	beq.w	8004c0e <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8004ea0:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea2:	6a2b      	ldr	r3, [r5, #32]
 8004ea4:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	f47f ae71 	bne.w	8004b90 <HAL_RCC_OscConfig+0x8>
 8004eae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004eb0:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8004eb4:	1ac0      	subs	r0, r0, r3
 8004eb6:	bf18      	it	ne
 8004eb8:	2001      	movne	r0, #1
 8004eba:	e6a8      	b.n	8004c0e <HAL_RCC_OscConfig+0x86>
 8004ebc:	40021000 	.word	0x40021000
 8004ec0:	42420060 	.word	0x42420060

08004ec4 <HAL_RCC_GetSysClockFreq>:
{
 8004ec4:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004ec6:	4b19      	ldr	r3, [pc, #100]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x68>)
{
 8004ec8:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004eca:	ac02      	add	r4, sp, #8
 8004ecc:	f103 0510 	add.w	r5, r3, #16
 8004ed0:	4622      	mov	r2, r4
 8004ed2:	6818      	ldr	r0, [r3, #0]
 8004ed4:	6859      	ldr	r1, [r3, #4]
 8004ed6:	3308      	adds	r3, #8
 8004ed8:	c203      	stmia	r2!, {r0, r1}
 8004eda:	42ab      	cmp	r3, r5
 8004edc:	4614      	mov	r4, r2
 8004ede:	d1f7      	bne.n	8004ed0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	f88d 3004 	strb.w	r3, [sp, #4]
 8004ee6:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8004ee8:	4911      	ldr	r1, [pc, #68]	; (8004f30 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004eea:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8004eee:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8004ef0:	f003 020c 	and.w	r2, r3, #12
 8004ef4:	2a08      	cmp	r2, #8
 8004ef6:	d117      	bne.n	8004f28 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ef8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8004efc:	a806      	add	r0, sp, #24
 8004efe:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f00:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f02:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f06:	d50c      	bpl.n	8004f22 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f08:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f0a:	480a      	ldr	r0, [pc, #40]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f0c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f10:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f12:	aa06      	add	r2, sp, #24
 8004f14:	4413      	add	r3, r2
 8004f16:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f1a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8004f1e:	b007      	add	sp, #28
 8004f20:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f22:	4805      	ldr	r0, [pc, #20]	; (8004f38 <HAL_RCC_GetSysClockFreq+0x74>)
 8004f24:	4350      	muls	r0, r2
 8004f26:	e7fa      	b.n	8004f1e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8004f28:	4802      	ldr	r0, [pc, #8]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8004f2a:	e7f8      	b.n	8004f1e <HAL_RCC_GetSysClockFreq+0x5a>
 8004f2c:	08006f2a 	.word	0x08006f2a
 8004f30:	40021000 	.word	0x40021000
 8004f34:	007a1200 	.word	0x007a1200
 8004f38:	003d0900 	.word	0x003d0900

08004f3c <HAL_RCC_ClockConfig>:
{
 8004f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f40:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8004f42:	4604      	mov	r4, r0
 8004f44:	b910      	cbnz	r0, 8004f4c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8004f46:	2001      	movs	r0, #1
 8004f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f4c:	4a45      	ldr	r2, [pc, #276]	; (8005064 <HAL_RCC_ClockConfig+0x128>)
 8004f4e:	6813      	ldr	r3, [r2, #0]
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	428b      	cmp	r3, r1
 8004f56:	d329      	bcc.n	8004fac <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f58:	6821      	ldr	r1, [r4, #0]
 8004f5a:	078e      	lsls	r6, r1, #30
 8004f5c:	d431      	bmi.n	8004fc2 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f5e:	07ca      	lsls	r2, r1, #31
 8004f60:	d444      	bmi.n	8004fec <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f62:	4a40      	ldr	r2, [pc, #256]	; (8005064 <HAL_RCC_ClockConfig+0x128>)
 8004f64:	6813      	ldr	r3, [r2, #0]
 8004f66:	f003 0307 	and.w	r3, r3, #7
 8004f6a:	429d      	cmp	r5, r3
 8004f6c:	d367      	bcc.n	800503e <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f6e:	6822      	ldr	r2, [r4, #0]
 8004f70:	4d3d      	ldr	r5, [pc, #244]	; (8005068 <HAL_RCC_ClockConfig+0x12c>)
 8004f72:	f012 0f04 	tst.w	r2, #4
 8004f76:	d16e      	bne.n	8005056 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f78:	0713      	lsls	r3, r2, #28
 8004f7a:	d506      	bpl.n	8004f8a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f7c:	686b      	ldr	r3, [r5, #4]
 8004f7e:	6922      	ldr	r2, [r4, #16]
 8004f80:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004f84:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004f88:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f8a:	f7ff ff9b 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8004f8e:	686b      	ldr	r3, [r5, #4]
 8004f90:	4a36      	ldr	r2, [pc, #216]	; (800506c <HAL_RCC_ClockConfig+0x130>)
 8004f92:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004f96:	5cd3      	ldrb	r3, [r2, r3]
 8004f98:	40d8      	lsrs	r0, r3
 8004f9a:	4b35      	ldr	r3, [pc, #212]	; (8005070 <HAL_RCC_ClockConfig+0x134>)
 8004f9c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8004f9e:	4b35      	ldr	r3, [pc, #212]	; (8005074 <HAL_RCC_ClockConfig+0x138>)
 8004fa0:	6818      	ldr	r0, [r3, #0]
 8004fa2:	f7fe fd3b 	bl	8003a1c <HAL_InitTick>
  return HAL_OK;
 8004fa6:	2000      	movs	r0, #0
 8004fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fac:	6813      	ldr	r3, [r2, #0]
 8004fae:	f023 0307 	bic.w	r3, r3, #7
 8004fb2:	430b      	orrs	r3, r1
 8004fb4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fb6:	6813      	ldr	r3, [r2, #0]
 8004fb8:	f003 0307 	and.w	r3, r3, #7
 8004fbc:	4299      	cmp	r1, r3
 8004fbe:	d1c2      	bne.n	8004f46 <HAL_RCC_ClockConfig+0xa>
 8004fc0:	e7ca      	b.n	8004f58 <HAL_RCC_ClockConfig+0x1c>
 8004fc2:	4b29      	ldr	r3, [pc, #164]	; (8005068 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fc4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fc8:	bf1e      	ittt	ne
 8004fca:	685a      	ldrne	r2, [r3, #4]
 8004fcc:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8004fd0:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fd2:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fd4:	bf42      	ittt	mi
 8004fd6:	685a      	ldrmi	r2, [r3, #4]
 8004fd8:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8004fdc:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	68a0      	ldr	r0, [r4, #8]
 8004fe2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004fe6:	4302      	orrs	r2, r0
 8004fe8:	605a      	str	r2, [r3, #4]
 8004fea:	e7b8      	b.n	8004f5e <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fec:	6862      	ldr	r2, [r4, #4]
 8004fee:	4e1e      	ldr	r6, [pc, #120]	; (8005068 <HAL_RCC_ClockConfig+0x12c>)
 8004ff0:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff2:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ff4:	d11b      	bne.n	800502e <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ffa:	d0a4      	beq.n	8004f46 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ffc:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ffe:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005002:	f023 0303 	bic.w	r3, r3, #3
 8005006:	4313      	orrs	r3, r2
 8005008:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800500a:	f7fe fd49 	bl	8003aa0 <HAL_GetTick>
 800500e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005010:	6873      	ldr	r3, [r6, #4]
 8005012:	6862      	ldr	r2, [r4, #4]
 8005014:	f003 030c 	and.w	r3, r3, #12
 8005018:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800501c:	d0a1      	beq.n	8004f62 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800501e:	f7fe fd3f 	bl	8003aa0 <HAL_GetTick>
 8005022:	1bc0      	subs	r0, r0, r7
 8005024:	4540      	cmp	r0, r8
 8005026:	d9f3      	bls.n	8005010 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8005028:	2003      	movs	r0, #3
}
 800502a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800502e:	2a02      	cmp	r2, #2
 8005030:	d102      	bne.n	8005038 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005032:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005036:	e7e0      	b.n	8004ffa <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005038:	f013 0f02 	tst.w	r3, #2
 800503c:	e7dd      	b.n	8004ffa <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800503e:	6813      	ldr	r3, [r2, #0]
 8005040:	f023 0307 	bic.w	r3, r3, #7
 8005044:	432b      	orrs	r3, r5
 8005046:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005048:	6813      	ldr	r3, [r2, #0]
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	429d      	cmp	r5, r3
 8005050:	f47f af79 	bne.w	8004f46 <HAL_RCC_ClockConfig+0xa>
 8005054:	e78b      	b.n	8004f6e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005056:	686b      	ldr	r3, [r5, #4]
 8005058:	68e1      	ldr	r1, [r4, #12]
 800505a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800505e:	430b      	orrs	r3, r1
 8005060:	606b      	str	r3, [r5, #4]
 8005062:	e789      	b.n	8004f78 <HAL_RCC_ClockConfig+0x3c>
 8005064:	40022000 	.word	0x40022000
 8005068:	40021000 	.word	0x40021000
 800506c:	08006f3a 	.word	0x08006f3a
 8005070:	20000004 	.word	0x20000004
 8005074:	2000000c 	.word	0x2000000c

08005078 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005078:	4b04      	ldr	r3, [pc, #16]	; (800508c <HAL_RCC_GetPCLK1Freq+0x14>)
 800507a:	4a05      	ldr	r2, [pc, #20]	; (8005090 <HAL_RCC_GetPCLK1Freq+0x18>)
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005082:	5cd3      	ldrb	r3, [r2, r3]
 8005084:	4a03      	ldr	r2, [pc, #12]	; (8005094 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005086:	6810      	ldr	r0, [r2, #0]
}
 8005088:	40d8      	lsrs	r0, r3
 800508a:	4770      	bx	lr
 800508c:	40021000 	.word	0x40021000
 8005090:	08006f4a 	.word	0x08006f4a
 8005094:	20000004 	.word	0x20000004

08005098 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005098:	4b04      	ldr	r3, [pc, #16]	; (80050ac <HAL_RCC_GetPCLK2Freq+0x14>)
 800509a:	4a05      	ldr	r2, [pc, #20]	; (80050b0 <HAL_RCC_GetPCLK2Freq+0x18>)
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80050a2:	5cd3      	ldrb	r3, [r2, r3]
 80050a4:	4a03      	ldr	r2, [pc, #12]	; (80050b4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80050a6:	6810      	ldr	r0, [r2, #0]
}
 80050a8:	40d8      	lsrs	r0, r3
 80050aa:	4770      	bx	lr
 80050ac:	40021000 	.word	0x40021000
 80050b0:	08006f4a 	.word	0x08006f4a
 80050b4:	20000004 	.word	0x20000004

080050b8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80050b8:	6803      	ldr	r3, [r0, #0]
{
 80050ba:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80050be:	07d9      	lsls	r1, r3, #31
{
 80050c0:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80050c2:	d520      	bpl.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050c4:	4c35      	ldr	r4, [pc, #212]	; (800519c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80050c6:	69e3      	ldr	r3, [r4, #28]
 80050c8:	00da      	lsls	r2, r3, #3
 80050ca:	d432      	bmi.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80050cc:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80050ce:	69e3      	ldr	r3, [r4, #28]
 80050d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050d4:	61e3      	str	r3, [r4, #28]
 80050d6:	69e3      	ldr	r3, [r4, #28]
 80050d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050dc:	9301      	str	r3, [sp, #4]
 80050de:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e0:	4e2f      	ldr	r6, [pc, #188]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80050e2:	6833      	ldr	r3, [r6, #0]
 80050e4:	05db      	lsls	r3, r3, #23
 80050e6:	d526      	bpl.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80050e8:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80050ea:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80050ee:	d136      	bne.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050f0:	6a23      	ldr	r3, [r4, #32]
 80050f2:	686a      	ldr	r2, [r5, #4]
 80050f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050f8:	4313      	orrs	r3, r2
 80050fa:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050fc:	b11f      	cbz	r7, 8005106 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050fe:	69e3      	ldr	r3, [r4, #28]
 8005100:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005104:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005106:	6828      	ldr	r0, [r5, #0]
 8005108:	0783      	lsls	r3, r0, #30
 800510a:	d506      	bpl.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800510c:	4a23      	ldr	r2, [pc, #140]	; (800519c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800510e:	68a9      	ldr	r1, [r5, #8]
 8005110:	6853      	ldr	r3, [r2, #4]
 8005112:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005116:	430b      	orrs	r3, r1
 8005118:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800511a:	f010 0010 	ands.w	r0, r0, #16
 800511e:	d01b      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005120:	4a1e      	ldr	r2, [pc, #120]	; (800519c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8005122:	6969      	ldr	r1, [r5, #20]
 8005124:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005126:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005128:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800512c:	430b      	orrs	r3, r1
 800512e:	6053      	str	r3, [r2, #4]
 8005130:	e012      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8005132:	2700      	movs	r7, #0
 8005134:	e7d4      	b.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005136:	6833      	ldr	r3, [r6, #0]
 8005138:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800513c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800513e:	f7fe fcaf 	bl	8003aa0 <HAL_GetTick>
 8005142:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005144:	6833      	ldr	r3, [r6, #0]
 8005146:	05d8      	lsls	r0, r3, #23
 8005148:	d4ce      	bmi.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800514a:	f7fe fca9 	bl	8003aa0 <HAL_GetTick>
 800514e:	eba0 0008 	sub.w	r0, r0, r8
 8005152:	2864      	cmp	r0, #100	; 0x64
 8005154:	d9f6      	bls.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8005156:	2003      	movs	r0, #3
}
 8005158:	b002      	add	sp, #8
 800515a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800515e:	686a      	ldr	r2, [r5, #4]
 8005160:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005164:	4293      	cmp	r3, r2
 8005166:	d0c3      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8005168:	2001      	movs	r0, #1
 800516a:	4a0e      	ldr	r2, [pc, #56]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800516c:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800516e:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005170:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005172:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005176:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8005178:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800517a:	07d9      	lsls	r1, r3, #31
 800517c:	d5b8      	bpl.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800517e:	f7fe fc8f 	bl	8003aa0 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005182:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8005186:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005188:	6a23      	ldr	r3, [r4, #32]
 800518a:	079a      	lsls	r2, r3, #30
 800518c:	d4b0      	bmi.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800518e:	f7fe fc87 	bl	8003aa0 <HAL_GetTick>
 8005192:	1b80      	subs	r0, r0, r6
 8005194:	4540      	cmp	r0, r8
 8005196:	d9f7      	bls.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8005198:	e7dd      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800519a:	bf00      	nop
 800519c:	40021000 	.word	0x40021000
 80051a0:	40007000 	.word	0x40007000
 80051a4:	42420440 	.word	0x42420440

080051a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051a8:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051aa:	4604      	mov	r4, r0
 80051ac:	2800      	cmp	r0, #0
 80051ae:	d034      	beq.n	800521a <HAL_SPI_Init+0x72>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051b0:	2300      	movs	r3, #0
 80051b2:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051b4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80051b8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80051bc:	b91b      	cbnz	r3, 80051c6 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051be:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051c2:	f7fe f9d1 	bl	8003568 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051c6:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051c8:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80051ca:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80051ce:	6813      	ldr	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80051d0:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80051d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051d6:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80051d8:	6863      	ldr	r3, [r4, #4]
 80051da:	69a1      	ldr	r1, [r4, #24]
 80051dc:	4303      	orrs	r3, r0
 80051de:	68e0      	ldr	r0, [r4, #12]
 80051e0:	4303      	orrs	r3, r0
 80051e2:	6920      	ldr	r0, [r4, #16]
 80051e4:	4303      	orrs	r3, r0
 80051e6:	6960      	ldr	r0, [r4, #20]
 80051e8:	4303      	orrs	r3, r0
 80051ea:	69e0      	ldr	r0, [r4, #28]
 80051ec:	4303      	orrs	r3, r0
 80051ee:	6a20      	ldr	r0, [r4, #32]
 80051f0:	4303      	orrs	r3, r0
 80051f2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80051f4:	4303      	orrs	r3, r0
 80051f6:	f401 7000 	and.w	r0, r1, #512	; 0x200
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80051fa:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80051fc:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80051fe:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005202:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005204:	6051      	str	r1, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005206:	69d3      	ldr	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005208:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800520a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800520e:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8005210:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005212:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005214:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8005218:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800521a:	2001      	movs	r0, #1
}
 800521c:	bd10      	pop	{r4, pc}

0800521e <HAL_SPI_ErrorCallback>:
 800521e:	4770      	bx	lr

08005220 <HAL_SPI_IRQHandler>:
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
  uint32_t itsource = hspi->Instance->CR2;
 8005220:	6803      	ldr	r3, [r0, #0]
{
 8005222:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8005224:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8005226:	689a      	ldr	r2, [r3, #8]
{
 8005228:	b085      	sub	sp, #20

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800522a:	f002 0541 	and.w	r5, r2, #65	; 0x41
 800522e:	2d01      	cmp	r5, #1
{
 8005230:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005232:	d105      	bne.n	8005240 <HAL_SPI_IRQHandler+0x20>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005234:	064d      	lsls	r5, r1, #25
 8005236:	d503      	bpl.n	8005240 <HAL_SPI_IRQHandler+0x20>
  {
    hspi->RxISR(hspi);
 8005238:	6c03      	ldr	r3, [r0, #64]	; 0x40
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
  {
    hspi->TxISR(hspi);
 800523a:	4798      	blx	r3
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
  }
}
 800523c:	b005      	add	sp, #20
 800523e:	bd30      	pop	{r4, r5, pc}
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005240:	0790      	lsls	r0, r2, #30
 8005242:	d504      	bpl.n	800524e <HAL_SPI_IRQHandler+0x2e>
 8005244:	060d      	lsls	r5, r1, #24
 8005246:	d502      	bpl.n	800524e <HAL_SPI_IRQHandler+0x2e>
    hspi->TxISR(hspi);
 8005248:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800524a:	4620      	mov	r0, r4
 800524c:	e7f5      	b.n	800523a <HAL_SPI_IRQHandler+0x1a>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800524e:	f012 0f60 	tst.w	r2, #96	; 0x60
 8005252:	d0f3      	beq.n	800523c <HAL_SPI_IRQHandler+0x1c>
       && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005254:	0688      	lsls	r0, r1, #26
 8005256:	d5f1      	bpl.n	800523c <HAL_SPI_IRQHandler+0x1c>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005258:	0655      	lsls	r5, r2, #25
 800525a:	d50e      	bpl.n	800527a <HAL_SPI_IRQHandler+0x5a>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800525c:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8005260:	2500      	movs	r5, #0
 8005262:	2803      	cmp	r0, #3
 8005264:	d041      	beq.n	80052ea <HAL_SPI_IRQHandler+0xca>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005266:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005268:	f040 0004 	orr.w	r0, r0, #4
 800526c:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800526e:	9501      	str	r5, [sp, #4]
 8005270:	68d8      	ldr	r0, [r3, #12]
 8005272:	9001      	str	r0, [sp, #4]
 8005274:	6898      	ldr	r0, [r3, #8]
 8005276:	9001      	str	r0, [sp, #4]
 8005278:	9801      	ldr	r0, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800527a:	0690      	lsls	r0, r2, #26
 800527c:	d50c      	bpl.n	8005298 <HAL_SPI_IRQHandler+0x78>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800527e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005280:	f042 0201 	orr.w	r2, r2, #1
 8005284:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005286:	2200      	movs	r2, #0
 8005288:	9203      	str	r2, [sp, #12]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	9203      	str	r2, [sp, #12]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005294:	601a      	str	r2, [r3, #0]
 8005296:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005298:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800529a:	2a00      	cmp	r2, #0
 800529c:	d0ce      	beq.n	800523c <HAL_SPI_IRQHandler+0x1c>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80052a4:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80052a6:	2201      	movs	r2, #1
 80052a8:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80052ac:	078a      	lsls	r2, r1, #30
 80052ae:	d023      	beq.n	80052f8 <HAL_SPI_IRQHandler+0xd8>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80052b0:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 80052b2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80052b4:	f022 0203 	bic.w	r2, r2, #3
 80052b8:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 80052ba:	b140      	cbz	r0, 80052ce <HAL_SPI_IRQHandler+0xae>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80052bc:	4b10      	ldr	r3, [pc, #64]	; (8005300 <HAL_SPI_IRQHandler+0xe0>)
 80052be:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80052c0:	f7ff fa26 	bl	8004710 <HAL_DMA_Abort_IT>
 80052c4:	b118      	cbz	r0, 80052ce <HAL_SPI_IRQHandler+0xae>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80052c6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80052c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052cc:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80052ce:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80052d0:	2800      	cmp	r0, #0
 80052d2:	d0b3      	beq.n	800523c <HAL_SPI_IRQHandler+0x1c>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80052d4:	4b0a      	ldr	r3, [pc, #40]	; (8005300 <HAL_SPI_IRQHandler+0xe0>)
 80052d6:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80052d8:	f7ff fa1a 	bl	8004710 <HAL_DMA_Abort_IT>
 80052dc:	2800      	cmp	r0, #0
 80052de:	d0ad      	beq.n	800523c <HAL_SPI_IRQHandler+0x1c>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80052e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80052e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052e6:	6563      	str	r3, [r4, #84]	; 0x54
 80052e8:	e7a8      	b.n	800523c <HAL_SPI_IRQHandler+0x1c>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ea:	9502      	str	r5, [sp, #8]
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	9202      	str	r2, [sp, #8]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	9302      	str	r3, [sp, #8]
 80052f4:	9b02      	ldr	r3, [sp, #8]
        return;
 80052f6:	e7a1      	b.n	800523c <HAL_SPI_IRQHandler+0x1c>
        HAL_SPI_ErrorCallback(hspi);
 80052f8:	4620      	mov	r0, r4
 80052fa:	f7ff ff90 	bl	800521e <HAL_SPI_ErrorCallback>
 80052fe:	e79d      	b.n	800523c <HAL_SPI_IRQHandler+0x1c>
 8005300:	08005305 	.word	0x08005305

08005304 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005304:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
  hspi->RxXferCount = 0U;
 8005306:	2300      	movs	r3, #0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005308:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 800530a:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800530c:	86c3      	strh	r3, [r0, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800530e:	f7ff ff86 	bl	800521e <HAL_SPI_ErrorCallback>
 8005312:	bd08      	pop	{r3, pc}

08005314 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005314:	6803      	ldr	r3, [r0, #0]
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
}
 8005316:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005318:	68da      	ldr	r2, [r3, #12]
 800531a:	f042 0201 	orr.w	r2, r2, #1
 800531e:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005320:	689a      	ldr	r2, [r3, #8]
 8005322:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005326:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8005328:	bf1e      	ittt	ne
 800532a:	681a      	ldrne	r2, [r3, #0]
 800532c:	f042 0201 	orrne.w	r2, r2, #1
 8005330:	601a      	strne	r2, [r3, #0]
}
 8005332:	4770      	bx	lr

08005334 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005334:	6803      	ldr	r3, [r0, #0]
 8005336:	68da      	ldr	r2, [r3, #12]
 8005338:	f022 0201 	bic.w	r2, r2, #1
 800533c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800533e:	f241 1211 	movw	r2, #4369	; 0x1111
 8005342:	6a19      	ldr	r1, [r3, #32]
 8005344:	4211      	tst	r1, r2
 8005346:	d108      	bne.n	800535a <HAL_TIM_Base_Stop_IT+0x26>
 8005348:	f240 4244 	movw	r2, #1092	; 0x444
 800534c:	6a19      	ldr	r1, [r3, #32]
 800534e:	4211      	tst	r1, r2
 8005350:	bf02      	ittt	eq
 8005352:	681a      	ldreq	r2, [r3, #0]
 8005354:	f022 0201 	biceq.w	r2, r2, #1
 8005358:	601a      	streq	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 800535a:	2000      	movs	r0, #0
 800535c:	4770      	bx	lr

0800535e <HAL_TIM_OnePulse_MspInit>:
 800535e:	4770      	bx	lr

08005360 <HAL_TIM_OC_DelayElapsedCallback>:
 8005360:	4770      	bx	lr

08005362 <HAL_TIM_IC_CaptureCallback>:
 8005362:	4770      	bx	lr

08005364 <HAL_TIM_PWM_PulseFinishedCallback>:
 8005364:	4770      	bx	lr

08005366 <HAL_TIM_TriggerCallback>:
 8005366:	4770      	bx	lr

08005368 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005368:	6803      	ldr	r3, [r0, #0]
{
 800536a:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800536c:	691a      	ldr	r2, [r3, #16]
{
 800536e:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005370:	0791      	lsls	r1, r2, #30
 8005372:	d50e      	bpl.n	8005392 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005374:	68da      	ldr	r2, [r3, #12]
 8005376:	0792      	lsls	r2, r2, #30
 8005378:	d50b      	bpl.n	8005392 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800537a:	f06f 0202 	mvn.w	r2, #2
 800537e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005380:	2201      	movs	r2, #1

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005382:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005384:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005386:	079b      	lsls	r3, r3, #30
 8005388:	d077      	beq.n	800547a <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800538a:	f7ff ffea 	bl	8005362 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538e:	2300      	movs	r3, #0
 8005390:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005392:	6823      	ldr	r3, [r4, #0]
 8005394:	691a      	ldr	r2, [r3, #16]
 8005396:	0750      	lsls	r0, r2, #29
 8005398:	d510      	bpl.n	80053bc <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800539a:	68da      	ldr	r2, [r3, #12]
 800539c:	0751      	lsls	r1, r2, #29
 800539e:	d50d      	bpl.n	80053bc <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053a0:	f06f 0204 	mvn.w	r2, #4
 80053a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053a6:	2202      	movs	r2, #2
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053a8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053aa:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053ac:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053b0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053b2:	d068      	beq.n	8005486 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80053b4:	f7ff ffd5 	bl	8005362 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053b8:	2300      	movs	r3, #0
 80053ba:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053bc:	6823      	ldr	r3, [r4, #0]
 80053be:	691a      	ldr	r2, [r3, #16]
 80053c0:	0712      	lsls	r2, r2, #28
 80053c2:	d50f      	bpl.n	80053e4 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053c4:	68da      	ldr	r2, [r3, #12]
 80053c6:	0710      	lsls	r0, r2, #28
 80053c8:	d50c      	bpl.n	80053e4 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053ca:	f06f 0208 	mvn.w	r2, #8
 80053ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053d0:	2204      	movs	r2, #4
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053d2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053d4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053d6:	0799      	lsls	r1, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053d8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053da:	d05a      	beq.n	8005492 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80053dc:	f7ff ffc1 	bl	8005362 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e0:	2300      	movs	r3, #0
 80053e2:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053e4:	6823      	ldr	r3, [r4, #0]
 80053e6:	691a      	ldr	r2, [r3, #16]
 80053e8:	06d2      	lsls	r2, r2, #27
 80053ea:	d510      	bpl.n	800540e <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053ec:	68da      	ldr	r2, [r3, #12]
 80053ee:	06d0      	lsls	r0, r2, #27
 80053f0:	d50d      	bpl.n	800540e <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053f2:	f06f 0210 	mvn.w	r2, #16
 80053f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053f8:	2208      	movs	r2, #8
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053fa:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053fc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053fe:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005402:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005404:	d04b      	beq.n	800549e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8005406:	f7ff ffac 	bl	8005362 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800540a:	2300      	movs	r3, #0
 800540c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800540e:	6823      	ldr	r3, [r4, #0]
 8005410:	691a      	ldr	r2, [r3, #16]
 8005412:	07d1      	lsls	r1, r2, #31
 8005414:	d508      	bpl.n	8005428 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005416:	68da      	ldr	r2, [r3, #12]
 8005418:	07d2      	lsls	r2, r2, #31
 800541a:	d505      	bpl.n	8005428 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800541c:	f06f 0201 	mvn.w	r2, #1
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005420:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005422:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005424:	f7fc fe0c 	bl	8002040 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005428:	6823      	ldr	r3, [r4, #0]
 800542a:	691a      	ldr	r2, [r3, #16]
 800542c:	0610      	lsls	r0, r2, #24
 800542e:	d508      	bpl.n	8005442 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005430:	68da      	ldr	r2, [r3, #12]
 8005432:	0611      	lsls	r1, r2, #24
 8005434:	d505      	bpl.n	8005442 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005436:	f06f 0280 	mvn.w	r2, #128	; 0x80
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800543a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800543c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800543e:	f000 f9f4 	bl	800582a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	691a      	ldr	r2, [r3, #16]
 8005446:	0652      	lsls	r2, r2, #25
 8005448:	d508      	bpl.n	800545c <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800544a:	68da      	ldr	r2, [r3, #12]
 800544c:	0650      	lsls	r0, r2, #25
 800544e:	d505      	bpl.n	800545c <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005450:	f06f 0240 	mvn.w	r2, #64	; 0x40
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005454:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005456:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005458:	f7ff ff85 	bl	8005366 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	691a      	ldr	r2, [r3, #16]
 8005460:	0691      	lsls	r1, r2, #26
 8005462:	d522      	bpl.n	80054aa <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005464:	68da      	ldr	r2, [r3, #12]
 8005466:	0692      	lsls	r2, r2, #26
 8005468:	d51f      	bpl.n	80054aa <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800546a:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800546e:	4620      	mov	r0, r4
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005474:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005476:	f000 b9d7 	b.w	8005828 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800547a:	f7ff ff71 	bl	8005360 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800547e:	4620      	mov	r0, r4
 8005480:	f7ff ff70 	bl	8005364 <HAL_TIM_PWM_PulseFinishedCallback>
 8005484:	e783      	b.n	800538e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005486:	f7ff ff6b 	bl	8005360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800548a:	4620      	mov	r0, r4
 800548c:	f7ff ff6a 	bl	8005364 <HAL_TIM_PWM_PulseFinishedCallback>
 8005490:	e792      	b.n	80053b8 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005492:	f7ff ff65 	bl	8005360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005496:	4620      	mov	r0, r4
 8005498:	f7ff ff64 	bl	8005364 <HAL_TIM_PWM_PulseFinishedCallback>
 800549c:	e7a0      	b.n	80053e0 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800549e:	f7ff ff5f 	bl	8005360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a2:	4620      	mov	r0, r4
 80054a4:	f7ff ff5e 	bl	8005364 <HAL_TIM_PWM_PulseFinishedCallback>
 80054a8:	e7af      	b.n	800540a <HAL_TIM_IRQHandler+0xa2>
 80054aa:	bd10      	pop	{r4, pc}

080054ac <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054ac:	4a24      	ldr	r2, [pc, #144]	; (8005540 <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 80054ae:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054b0:	4290      	cmp	r0, r2
 80054b2:	d012      	beq.n	80054da <TIM_Base_SetConfig+0x2e>
 80054b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054b8:	4290      	cmp	r0, r2
 80054ba:	d00e      	beq.n	80054da <TIM_Base_SetConfig+0x2e>
 80054bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80054c0:	d00b      	beq.n	80054da <TIM_Base_SetConfig+0x2e>
 80054c2:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80054c6:	4290      	cmp	r0, r2
 80054c8:	d007      	beq.n	80054da <TIM_Base_SetConfig+0x2e>
 80054ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054ce:	4290      	cmp	r0, r2
 80054d0:	d003      	beq.n	80054da <TIM_Base_SetConfig+0x2e>
 80054d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054d6:	4290      	cmp	r0, r2
 80054d8:	d11d      	bne.n	8005516 <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80054da:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80054e0:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054e2:	4a17      	ldr	r2, [pc, #92]	; (8005540 <TIM_Base_SetConfig+0x94>)
 80054e4:	4290      	cmp	r0, r2
 80054e6:	d012      	beq.n	800550e <TIM_Base_SetConfig+0x62>
 80054e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054ec:	4290      	cmp	r0, r2
 80054ee:	d00e      	beq.n	800550e <TIM_Base_SetConfig+0x62>
 80054f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80054f4:	d00b      	beq.n	800550e <TIM_Base_SetConfig+0x62>
 80054f6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80054fa:	4290      	cmp	r0, r2
 80054fc:	d007      	beq.n	800550e <TIM_Base_SetConfig+0x62>
 80054fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005502:	4290      	cmp	r0, r2
 8005504:	d003      	beq.n	800550e <TIM_Base_SetConfig+0x62>
 8005506:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800550a:	4290      	cmp	r0, r2
 800550c:	d103      	bne.n	8005516 <TIM_Base_SetConfig+0x6a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800550e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005514:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005516:	694a      	ldr	r2, [r1, #20]
 8005518:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800551c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800551e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005520:	688b      	ldr	r3, [r1, #8]
 8005522:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005524:	680b      	ldr	r3, [r1, #0]
 8005526:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005528:	4b05      	ldr	r3, [pc, #20]	; (8005540 <TIM_Base_SetConfig+0x94>)
 800552a:	4298      	cmp	r0, r3
 800552c:	d003      	beq.n	8005536 <TIM_Base_SetConfig+0x8a>
 800552e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005532:	4298      	cmp	r0, r3
 8005534:	d101      	bne.n	800553a <TIM_Base_SetConfig+0x8e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005536:	690b      	ldr	r3, [r1, #16]
 8005538:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800553a:	2301      	movs	r3, #1
 800553c:	6143      	str	r3, [r0, #20]
 800553e:	4770      	bx	lr
 8005540:	40012c00 	.word	0x40012c00

08005544 <HAL_TIM_Base_Init>:
{
 8005544:	b510      	push	{r4, lr}
  if (htim == NULL)
 8005546:	4604      	mov	r4, r0
 8005548:	b1a0      	cbz	r0, 8005574 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800554a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800554e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005552:	b91b      	cbnz	r3, 800555c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8005554:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005558:	f7fe f9a4 	bl	80038a4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800555c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800555e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005560:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005564:	1d21      	adds	r1, r4, #4
 8005566:	f7ff ffa1 	bl	80054ac <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800556a:	2301      	movs	r3, #1
  return HAL_OK;
 800556c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800556e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005572:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005574:	2001      	movs	r0, #1
}
 8005576:	bd10      	pop	{r4, pc}

08005578 <HAL_TIM_OnePulse_Init>:
{
 8005578:	b538      	push	{r3, r4, r5, lr}
 800557a:	460d      	mov	r5, r1
  if (htim == NULL)
 800557c:	4604      	mov	r4, r0
 800557e:	b1e0      	cbz	r0, 80055ba <HAL_TIM_OnePulse_Init+0x42>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005580:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005584:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005588:	b91b      	cbnz	r3, 8005592 <HAL_TIM_OnePulse_Init+0x1a>
    htim->Lock = HAL_UNLOCKED;
 800558a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 800558e:	f7ff fee6 	bl	800535e <HAL_TIM_OnePulse_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005592:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005594:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8005596:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800559a:	6820      	ldr	r0, [r4, #0]
 800559c:	f7ff ff86 	bl	80054ac <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80055a0:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 80055a2:	2000      	movs	r0, #0
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	f022 0208 	bic.w	r2, r2, #8
 80055aa:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 80055ac:	6819      	ldr	r1, [r3, #0]
 80055ae:	4329      	orrs	r1, r5
 80055b0:	6019      	str	r1, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80055b2:	2301      	movs	r3, #1
 80055b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80055b8:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80055ba:	2001      	movs	r0, #1
}
 80055bc:	bd38      	pop	{r3, r4, r5, pc}

080055be <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055be:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055c0:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055c2:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055c4:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055c8:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80055cc:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055ce:	6083      	str	r3, [r0, #8]
 80055d0:	bd10      	pop	{r4, pc}

080055d2 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80055d2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80055d6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80055d8:	2b01      	cmp	r3, #1
{
 80055da:	4604      	mov	r4, r0
 80055dc:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80055e0:	d019      	beq.n	8005616 <HAL_TIM_ConfigClockSource+0x44>
 80055e2:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80055e4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80055e8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80055ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80055ee:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055f0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055f4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80055f8:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80055fa:	680b      	ldr	r3, [r1, #0]
 80055fc:	2b40      	cmp	r3, #64	; 0x40
 80055fe:	d065      	beq.n	80056cc <HAL_TIM_ConfigClockSource+0xfa>
 8005600:	d815      	bhi.n	800562e <HAL_TIM_ConfigClockSource+0x5c>
 8005602:	2b10      	cmp	r3, #16
 8005604:	d00c      	beq.n	8005620 <HAL_TIM_ConfigClockSource+0x4e>
 8005606:	d807      	bhi.n	8005618 <HAL_TIM_ConfigClockSource+0x46>
 8005608:	b153      	cbz	r3, 8005620 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 800560a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800560c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800560e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005612:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8005616:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8005618:	2b20      	cmp	r3, #32
 800561a:	d001      	beq.n	8005620 <HAL_TIM_ConfigClockSource+0x4e>
 800561c:	2b30      	cmp	r3, #48	; 0x30
 800561e:	d1f4      	bne.n	800560a <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8005620:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005622:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8005626:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800562a:	4313      	orrs	r3, r2
 800562c:	e01a      	b.n	8005664 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 800562e:	2b60      	cmp	r3, #96	; 0x60
 8005630:	d034      	beq.n	800569c <HAL_TIM_ConfigClockSource+0xca>
 8005632:	d819      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x96>
 8005634:	2b50      	cmp	r3, #80	; 0x50
 8005636:	d1e8      	bne.n	800560a <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005638:	684a      	ldr	r2, [r1, #4]
 800563a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800563c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800563e:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005640:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005644:	f025 0501 	bic.w	r5, r5, #1
 8005648:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800564a:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800564c:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800564e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005652:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005656:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005658:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800565a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800565c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005660:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8005664:	6083      	str	r3, [r0, #8]
 8005666:	e7d0      	b.n	800560a <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8005668:	2b70      	cmp	r3, #112	; 0x70
 800566a:	d00c      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0xb4>
 800566c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005670:	d1cb      	bne.n	800560a <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8005672:	68cb      	ldr	r3, [r1, #12]
 8005674:	684a      	ldr	r2, [r1, #4]
 8005676:	6889      	ldr	r1, [r1, #8]
 8005678:	f7ff ffa1 	bl	80055be <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800567c:	6822      	ldr	r2, [r4, #0]
 800567e:	6893      	ldr	r3, [r2, #8]
 8005680:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005684:	e008      	b.n	8005698 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8005686:	68cb      	ldr	r3, [r1, #12]
 8005688:	684a      	ldr	r2, [r1, #4]
 800568a:	6889      	ldr	r1, [r1, #8]
 800568c:	f7ff ff97 	bl	80055be <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005690:	6822      	ldr	r2, [r4, #0]
 8005692:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005694:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005698:	6093      	str	r3, [r2, #8]
      break;
 800569a:	e7b6      	b.n	800560a <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800569c:	684d      	ldr	r5, [r1, #4]
 800569e:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056a0:	6a01      	ldr	r1, [r0, #32]
 80056a2:	f021 0110 	bic.w	r1, r1, #16
 80056a6:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056a8:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80056aa:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056ac:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80056b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056b8:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80056bc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80056be:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80056c0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80056c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056c6:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 80056ca:	e7cb      	b.n	8005664 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056cc:	684a      	ldr	r2, [r1, #4]
 80056ce:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80056d0:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056d2:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056d4:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056d8:	f025 0501 	bic.w	r5, r5, #1
 80056dc:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056de:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80056e0:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056e6:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80056ea:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80056ec:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80056ee:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80056f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056f4:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80056f8:	e7b4      	b.n	8005664 <HAL_TIM_ConfigClockSource+0x92>

080056fa <TIM_SlaveTimer_SetConfig>:
  tmpsmcr = htim->Instance->SMCR;
 80056fa:	6800      	ldr	r0, [r0, #0]
{
 80056fc:	b538      	push	{r3, r4, r5, lr}
  tmpsmcr = htim->Instance->SMCR;
 80056fe:	6883      	ldr	r3, [r0, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005700:	684a      	ldr	r2, [r1, #4]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005706:	680c      	ldr	r4, [r1, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005708:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 800570a:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800570e:	4323      	orrs	r3, r4
  switch (sSlaveConfig->InputTrigger)
 8005710:	2a50      	cmp	r2, #80	; 0x50
  htim->Instance->SMCR = tmpsmcr;
 8005712:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8005714:	d01e      	beq.n	8005754 <TIM_SlaveTimer_SetConfig+0x5a>
 8005716:	d803      	bhi.n	8005720 <TIM_SlaveTimer_SetConfig+0x26>
 8005718:	2a40      	cmp	r2, #64	; 0x40
 800571a:	d00b      	beq.n	8005734 <TIM_SlaveTimer_SetConfig+0x3a>
  return HAL_OK;
 800571c:	2000      	movs	r0, #0
 800571e:	bd38      	pop	{r3, r4, r5, pc}
  switch (sSlaveConfig->InputTrigger)
 8005720:	2a60      	cmp	r2, #96	; 0x60
 8005722:	d027      	beq.n	8005774 <TIM_SlaveTimer_SetConfig+0x7a>
 8005724:	2a70      	cmp	r2, #112	; 0x70
 8005726:	d1f9      	bne.n	800571c <TIM_SlaveTimer_SetConfig+0x22>
      TIM_ETR_SetConfig(htim->Instance,
 8005728:	690b      	ldr	r3, [r1, #16]
 800572a:	688a      	ldr	r2, [r1, #8]
 800572c:	68c9      	ldr	r1, [r1, #12]
 800572e:	f7ff ff46 	bl	80055be <TIM_ETR_SetConfig>
 8005732:	e7f3      	b.n	800571c <TIM_SlaveTimer_SetConfig+0x22>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005734:	2c05      	cmp	r4, #5
 8005736:	d030      	beq.n	800579a <TIM_SlaveTimer_SetConfig+0xa0>
      tmpccer = htim->Instance->CCER;
 8005738:	6a02      	ldr	r2, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800573a:	6a03      	ldr	r3, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800573c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800573e:	f023 0301 	bic.w	r3, r3, #1
 8005742:	6203      	str	r3, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005744:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005746:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800574a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800574e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005750:	6202      	str	r2, [r0, #32]
 8005752:	e7e3      	b.n	800571c <TIM_SlaveTimer_SetConfig+0x22>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005754:	688a      	ldr	r2, [r1, #8]
 8005756:	690d      	ldr	r5, [r1, #16]
  tmpccer = TIMx->CCER;
 8005758:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800575a:	6a04      	ldr	r4, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800575c:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005760:	f024 0401 	bic.w	r4, r4, #1
 8005764:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005766:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8005768:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800576a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800576e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8005772:	e7ec      	b.n	800574e <TIM_SlaveTimer_SetConfig+0x54>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005774:	688c      	ldr	r4, [r1, #8]
 8005776:	690d      	ldr	r5, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005778:	6a01      	ldr	r1, [r0, #32]
 800577a:	f021 0110 	bic.w	r1, r1, #16
 800577e:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005780:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8005782:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005784:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005788:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800578c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8005790:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8005794:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005796:	6203      	str	r3, [r0, #32]
 8005798:	e7c0      	b.n	800571c <TIM_SlaveTimer_SetConfig+0x22>
        return HAL_ERROR;
 800579a:	2001      	movs	r0, #1
}
 800579c:	bd38      	pop	{r3, r4, r5, pc}

0800579e <HAL_TIM_SlaveConfigSynchro>:
{
 800579e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80057a0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80057a4:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	f04f 0302 	mov.w	r3, #2
 80057ac:	d01c      	beq.n	80057e8 <HAL_TIM_SlaveConfigSynchro+0x4a>
 80057ae:	2501      	movs	r5, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80057b0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 80057b4:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80057b8:	f7ff ff9f 	bl	80056fa <TIM_SlaveTimer_SetConfig>
 80057bc:	b130      	cbz	r0, 80057cc <HAL_TIM_SlaveConfigSynchro+0x2e>
    __HAL_UNLOCK(htim);
 80057be:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 80057c0:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80057c4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 80057c8:	4628      	mov	r0, r5
 80057ca:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80057cc:	6823      	ldr	r3, [r4, #0]
 80057ce:	68da      	ldr	r2, [r3, #12]
 80057d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057d4:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80057d6:	68da      	ldr	r2, [r3, #12]
 80057d8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80057dc:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 80057de:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80057e2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80057e6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80057e8:	4618      	mov	r0, r3
}
 80057ea:	bd38      	pop	{r3, r4, r5, pc}

080057ec <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057ec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80057f0:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	f04f 0302 	mov.w	r3, #2
 80057f8:	d014      	beq.n	8005824 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057fa:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80057fc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005800:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005802:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005804:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005806:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005808:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 800580c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005810:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005812:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005814:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005816:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005818:	2301      	movs	r3, #1
 800581a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800581e:	2300      	movs	r3, #0
 8005820:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8005824:	4618      	mov	r0, r3

  return HAL_OK;
}
 8005826:	bd30      	pop	{r4, r5, pc}

08005828 <HAL_TIMEx_CommutCallback>:
 8005828:	4770      	bx	lr

0800582a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800582a:	4770      	bx	lr

0800582c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800582c:	b538      	push	{r3, r4, r5, lr}
 800582e:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005830:	6803      	ldr	r3, [r0, #0]
 8005832:	68c1      	ldr	r1, [r0, #12]
 8005834:	691a      	ldr	r2, [r3, #16]
 8005836:	2419      	movs	r4, #25
 8005838:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800583c:	430a      	orrs	r2, r1
 800583e:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005840:	6882      	ldr	r2, [r0, #8]
 8005842:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8005844:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005846:	4302      	orrs	r2, r0
 8005848:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 800584a:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 800584e:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005852:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005854:	430a      	orrs	r2, r1
 8005856:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005858:	695a      	ldr	r2, [r3, #20]
 800585a:	69a9      	ldr	r1, [r5, #24]
 800585c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005860:	430a      	orrs	r2, r1
 8005862:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005864:	4a0d      	ldr	r2, [pc, #52]	; (800589c <UART_SetConfig+0x70>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d114      	bne.n	8005894 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800586a:	f7ff fc15 	bl	8005098 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800586e:	4360      	muls	r0, r4
 8005870:	686c      	ldr	r4, [r5, #4]
 8005872:	2264      	movs	r2, #100	; 0x64
 8005874:	00a4      	lsls	r4, r4, #2
 8005876:	fbb0 f0f4 	udiv	r0, r0, r4
 800587a:	fbb0 f4f2 	udiv	r4, r0, r2
 800587e:	fb02 0314 	mls	r3, r2, r4, r0
 8005882:	011b      	lsls	r3, r3, #4
 8005884:	3332      	adds	r3, #50	; 0x32
 8005886:	fbb3 f3f2 	udiv	r3, r3, r2
 800588a:	6829      	ldr	r1, [r5, #0]
 800588c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8005890:	608b      	str	r3, [r1, #8]
 8005892:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8005894:	f7ff fbf0 	bl	8005078 <HAL_RCC_GetPCLK1Freq>
 8005898:	e7e9      	b.n	800586e <UART_SetConfig+0x42>
 800589a:	bf00      	nop
 800589c:	40013800 	.word	0x40013800

080058a0 <HAL_UART_Init>:
{
 80058a0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80058a2:	4604      	mov	r4, r0
 80058a4:	b340      	cbz	r0, 80058f8 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80058a6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80058aa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80058ae:	b91b      	cbnz	r3, 80058b8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80058b0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80058b4:	f7fe f846 	bl	8003944 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80058b8:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80058ba:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80058bc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80058c0:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80058c2:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80058c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058c8:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80058ca:	f7ff ffaf 	bl	800582c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058ce:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d0:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058da:	695a      	ldr	r2, [r3, #20]
 80058dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058e0:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80058e2:	68da      	ldr	r2, [r3, #12]
 80058e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058e8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80058ea:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ec:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80058ee:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80058f2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80058f6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80058f8:	2001      	movs	r0, #1
}
 80058fa:	bd10      	pop	{r4, pc}

080058fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80058fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80058fe:	e003      	b.n	8005908 <LoopCopyDataInit>

08005900 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005900:	4b0b      	ldr	r3, [pc, #44]	; (8005930 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005902:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005904:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005906:	3104      	adds	r1, #4

08005908 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005908:	480a      	ldr	r0, [pc, #40]	; (8005934 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800590a:	4b0b      	ldr	r3, [pc, #44]	; (8005938 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800590c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800590e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005910:	d3f6      	bcc.n	8005900 <CopyDataInit>
  ldr r2, =_sbss
 8005912:	4a0a      	ldr	r2, [pc, #40]	; (800593c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005914:	e002      	b.n	800591c <LoopFillZerobss>

08005916 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005916:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005918:	f842 3b04 	str.w	r3, [r2], #4

0800591c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800591c:	4b08      	ldr	r3, [pc, #32]	; (8005940 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800591e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005920:	d3f9      	bcc.n	8005916 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005922:	f7fd ff29 	bl	8003778 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005926:	f001 f955 	bl	8006bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800592a:	f7fd fd69 	bl	8003400 <main>
  bx lr
 800592e:	4770      	bx	lr
  ldr r3, =_sidata
 8005930:	08007384 	.word	0x08007384
  ldr r0, =_sdata
 8005934:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005938:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 800593c:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8005940:	20000494 	.word	0x20000494

08005944 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005944:	e7fe      	b.n	8005944 <ADC1_2_IRQHandler>

08005946 <_ZdlPv>:
 8005946:	f001 b969 	b.w	8006c1c <free>

0800594a <__aeabi_atexit>:
 800594a:	460b      	mov	r3, r1
 800594c:	4601      	mov	r1, r0
 800594e:	4618      	mov	r0, r3
 8005950:	f001 b92c 	b.w	8006bac <__cxa_atexit>

08005954 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8005954:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8005956:	2310      	movs	r3, #16
 8005958:	2400      	movs	r4, #0
 800595a:	9302      	str	r3, [sp, #8]
 800595c:	6803      	ldr	r3, [r0, #0]
 800595e:	4615      	mov	r5, r2
 8005960:	699e      	ldr	r6, [r3, #24]
 8005962:	9400      	str	r4, [sp, #0]
 8005964:	466b      	mov	r3, sp
 8005966:	f88d 4004 	strb.w	r4, [sp, #4]
 800596a:	9403      	str	r4, [sp, #12]
 800596c:	6812      	ldr	r2, [r2, #0]
 800596e:	47b0      	blx	r6
 8005970:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005974:	f003 0306 	and.w	r3, r3, #6
 8005978:	2b06      	cmp	r3, #6
 800597a:	bf09      	itett	eq
 800597c:	2001      	moveq	r0, #1
 800597e:	4620      	movne	r0, r4
 8005980:	9b00      	ldreq	r3, [sp, #0]
 8005982:	602b      	streq	r3, [r5, #0]
 8005984:	b004      	add	sp, #16
 8005986:	bd70      	pop	{r4, r5, r6, pc}

08005988 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8005988:	9800      	ldr	r0, [sp, #0]
 800598a:	4290      	cmp	r0, r2
 800598c:	bf0c      	ite	eq
 800598e:	2006      	moveq	r0, #6
 8005990:	2001      	movne	r0, #1
 8005992:	4770      	bx	lr

08005994 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8005994:	b510      	push	{r4, lr}
 8005996:	4604      	mov	r4, r0
 8005998:	4b02      	ldr	r3, [pc, #8]	; (80059a4 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 800599a:	6003      	str	r3, [r0, #0]
 800599c:	f000 f84b 	bl	8005a36 <_ZNSt9type_infoD1Ev>
 80059a0:	4620      	mov	r0, r4
 80059a2:	bd10      	pop	{r4, pc}
 80059a4:	08006f8c 	.word	0x08006f8c

080059a8 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 80059a8:	b510      	push	{r4, lr}
 80059aa:	4604      	mov	r4, r0
 80059ac:	f7ff fff2 	bl	8005994 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 80059b0:	4620      	mov	r0, r4
 80059b2:	2108      	movs	r1, #8
 80059b4:	f000 f8db 	bl	8005b6e <_ZdlPvj>
 80059b8:	4620      	mov	r0, r4
 80059ba:	bd10      	pop	{r4, pc}

080059bc <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 80059bc:	b538      	push	{r3, r4, r5, lr}
 80059be:	4615      	mov	r5, r2
 80059c0:	461c      	mov	r4, r3
 80059c2:	f000 f83b 	bl	8005a3c <_ZNKSt9type_infoeqERKS_>
 80059c6:	b120      	cbz	r0, 80059d2 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 80059c8:	2308      	movs	r3, #8
 80059ca:	60e3      	str	r3, [r4, #12]
 80059cc:	2306      	movs	r3, #6
 80059ce:	6025      	str	r5, [r4, #0]
 80059d0:	7123      	strb	r3, [r4, #4]
 80059d2:	bd38      	pop	{r3, r4, r5, pc}

080059d4 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 80059d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059d8:	4605      	mov	r5, r0
 80059da:	460c      	mov	r4, r1
 80059dc:	4616      	mov	r6, r2
 80059de:	461f      	mov	r7, r3
 80059e0:	f000 f82c 	bl	8005a3c <_ZNKSt9type_infoeqERKS_>
 80059e4:	b948      	cbnz	r0, 80059fa <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 80059e6:	2f03      	cmp	r7, #3
 80059e8:	d807      	bhi.n	80059fa <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	4632      	mov	r2, r6
 80059ee:	4629      	mov	r1, r5
 80059f0:	4620      	mov	r0, r4
 80059f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	4718      	bx	r3
 80059fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080059fe <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 80059fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a02:	9e06      	ldr	r6, [sp, #24]
 8005a04:	4698      	mov	r8, r3
 8005a06:	9b08      	ldr	r3, [sp, #32]
 8005a08:	4607      	mov	r7, r0
 8005a0a:	429e      	cmp	r6, r3
 8005a0c:	4615      	mov	r5, r2
 8005a0e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005a10:	d103      	bne.n	8005a1a <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1c>
 8005a12:	9907      	ldr	r1, [sp, #28]
 8005a14:	f000 f812 	bl	8005a3c <_ZNKSt9type_infoeqERKS_>
 8005a18:	b958      	cbnz	r0, 8005a32 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x34>
 8005a1a:	4641      	mov	r1, r8
 8005a1c:	4638      	mov	r0, r7
 8005a1e:	f000 f80d 	bl	8005a3c <_ZNKSt9type_infoeqERKS_>
 8005a22:	b118      	cbz	r0, 8005a2c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 8005a24:	2301      	movs	r3, #1
 8005a26:	6026      	str	r6, [r4, #0]
 8005a28:	7125      	strb	r5, [r4, #4]
 8005a2a:	71a3      	strb	r3, [r4, #6]
 8005a2c:	2000      	movs	r0, #0
 8005a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a32:	7165      	strb	r5, [r4, #5]
 8005a34:	e7fa      	b.n	8005a2c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>

08005a36 <_ZNSt9type_infoD1Ev>:
 8005a36:	4770      	bx	lr

08005a38 <_ZNKSt9type_info14__is_pointer_pEv>:
 8005a38:	2000      	movs	r0, #0
 8005a3a:	4770      	bx	lr

08005a3c <_ZNKSt9type_infoeqERKS_>:
 8005a3c:	4281      	cmp	r1, r0
 8005a3e:	b508      	push	{r3, lr}
 8005a40:	d00e      	beq.n	8005a60 <_ZNKSt9type_infoeqERKS_+0x24>
 8005a42:	6840      	ldr	r0, [r0, #4]
 8005a44:	7803      	ldrb	r3, [r0, #0]
 8005a46:	2b2a      	cmp	r3, #42	; 0x2a
 8005a48:	d00c      	beq.n	8005a64 <_ZNKSt9type_infoeqERKS_+0x28>
 8005a4a:	6849      	ldr	r1, [r1, #4]
 8005a4c:	780b      	ldrb	r3, [r1, #0]
 8005a4e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a50:	bf08      	it	eq
 8005a52:	3101      	addeq	r1, #1
 8005a54:	f7fa fbe8 	bl	8000228 <strcmp>
 8005a58:	fab0 f080 	clz	r0, r0
 8005a5c:	0940      	lsrs	r0, r0, #5
 8005a5e:	bd08      	pop	{r3, pc}
 8005a60:	2001      	movs	r0, #1
 8005a62:	bd08      	pop	{r3, pc}
 8005a64:	2000      	movs	r0, #0
 8005a66:	bd08      	pop	{r3, pc}

08005a68 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8005a68:	b510      	push	{r4, lr}
 8005a6a:	4604      	mov	r4, r0
 8005a6c:	4b02      	ldr	r3, [pc, #8]	; (8005a78 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8005a6e:	6003      	str	r3, [r0, #0]
 8005a70:	f7ff ff90 	bl	8005994 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8005a74:	4620      	mov	r0, r4
 8005a76:	bd10      	pop	{r4, pc}
 8005a78:	08007004 	.word	0x08007004

08005a7c <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8005a7c:	b510      	push	{r4, lr}
 8005a7e:	4604      	mov	r4, r0
 8005a80:	f7ff fff2 	bl	8005a68 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 8005a84:	4620      	mov	r0, r4
 8005a86:	210c      	movs	r1, #12
 8005a88:	f000 f871 	bl	8005b6e <_ZdlPvj>
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	bd10      	pop	{r4, pc}

08005a90 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8005a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a94:	9e06      	ldr	r6, [sp, #24]
 8005a96:	4680      	mov	r8, r0
 8005a98:	4296      	cmp	r6, r2
 8005a9a:	460f      	mov	r7, r1
 8005a9c:	4614      	mov	r4, r2
 8005a9e:	461d      	mov	r5, r3
 8005aa0:	d103      	bne.n	8005aaa <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	f7ff ffca 	bl	8005a3c <_ZNKSt9type_infoeqERKS_>
 8005aa8:	b958      	cbnz	r0, 8005ac2 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x32>
 8005aaa:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8005aae:	4622      	mov	r2, r4
 8005ab0:	6803      	ldr	r3, [r0, #0]
 8005ab2:	9606      	str	r6, [sp, #24]
 8005ab4:	6a1e      	ldr	r6, [r3, #32]
 8005ab6:	4639      	mov	r1, r7
 8005ab8:	462b      	mov	r3, r5
 8005aba:	46b4      	mov	ip, r6
 8005abc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ac0:	4760      	bx	ip
 8005ac2:	2006      	movs	r0, #6
 8005ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005ac8 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8005ac8:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005acc:	460e      	mov	r6, r1
 8005ace:	4619      	mov	r1, r3
 8005ad0:	4683      	mov	fp, r0
 8005ad2:	4617      	mov	r7, r2
 8005ad4:	4699      	mov	r9, r3
 8005ad6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005ad8:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8005adc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8005ae0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005ae2:	f7ff ffab 	bl	8005a3c <_ZNKSt9type_infoeqERKS_>
 8005ae6:	b190      	cbz	r0, 8005b0e <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x46>
 8005ae8:	2e00      	cmp	r6, #0
 8005aea:	602c      	str	r4, [r5, #0]
 8005aec:	712f      	strb	r7, [r5, #4]
 8005aee:	db09      	blt.n	8005b04 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x3c>
 8005af0:	4434      	add	r4, r6
 8005af2:	45a0      	cmp	r8, r4
 8005af4:	bf0c      	ite	eq
 8005af6:	2406      	moveq	r4, #6
 8005af8:	2401      	movne	r4, #1
 8005afa:	71ac      	strb	r4, [r5, #6]
 8005afc:	2000      	movs	r0, #0
 8005afe:	b001      	add	sp, #4
 8005b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b04:	3602      	adds	r6, #2
 8005b06:	d1f9      	bne.n	8005afc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8005b08:	2301      	movs	r3, #1
 8005b0a:	71ab      	strb	r3, [r5, #6]
 8005b0c:	e7f6      	b.n	8005afc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8005b0e:	4544      	cmp	r4, r8
 8005b10:	d104      	bne.n	8005b1c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8005b12:	4651      	mov	r1, sl
 8005b14:	4658      	mov	r0, fp
 8005b16:	f7ff ff91 	bl	8005a3c <_ZNKSt9type_infoeqERKS_>
 8005b1a:	b988      	cbnz	r0, 8005b40 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x78>
 8005b1c:	f8db 0008 	ldr.w	r0, [fp, #8]
 8005b20:	463a      	mov	r2, r7
 8005b22:	6803      	ldr	r3, [r0, #0]
 8005b24:	950d      	str	r5, [sp, #52]	; 0x34
 8005b26:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8005b2a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8005b2e:	940a      	str	r4, [sp, #40]	; 0x28
 8005b30:	69dc      	ldr	r4, [r3, #28]
 8005b32:	4631      	mov	r1, r6
 8005b34:	464b      	mov	r3, r9
 8005b36:	46a4      	mov	ip, r4
 8005b38:	b001      	add	sp, #4
 8005b3a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3e:	4760      	bx	ip
 8005b40:	716f      	strb	r7, [r5, #5]
 8005b42:	e7db      	b.n	8005afc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>

08005b44 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8005b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b48:	4604      	mov	r4, r0
 8005b4a:	460d      	mov	r5, r1
 8005b4c:	4616      	mov	r6, r2
 8005b4e:	461f      	mov	r7, r3
 8005b50:	f7ff ff34 	bl	80059bc <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8005b54:	b948      	cbnz	r0, 8005b6a <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8005b56:	68a0      	ldr	r0, [r4, #8]
 8005b58:	4632      	mov	r2, r6
 8005b5a:	6803      	ldr	r3, [r0, #0]
 8005b5c:	4629      	mov	r1, r5
 8005b5e:	699c      	ldr	r4, [r3, #24]
 8005b60:	463b      	mov	r3, r7
 8005b62:	46a4      	mov	ip, r4
 8005b64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b68:	4760      	bx	ip
 8005b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005b6e <_ZdlPvj>:
 8005b6e:	f7ff beea 	b.w	8005946 <_ZdlPv>
	...

08005b74 <pow>:
 8005b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b78:	b08f      	sub	sp, #60	; 0x3c
 8005b7a:	461d      	mov	r5, r3
 8005b7c:	4680      	mov	r8, r0
 8005b7e:	4689      	mov	r9, r1
 8005b80:	4614      	mov	r4, r2
 8005b82:	f000 f95d 	bl	8005e40 <__ieee754_pow>
 8005b86:	4fa5      	ldr	r7, [pc, #660]	; (8005e1c <pow+0x2a8>)
 8005b88:	e9cd 0100 	strd	r0, r1, [sp]
 8005b8c:	f997 3000 	ldrsb.w	r3, [r7]
 8005b90:	463e      	mov	r6, r7
 8005b92:	9302      	str	r3, [sp, #8]
 8005b94:	3301      	adds	r3, #1
 8005b96:	d05f      	beq.n	8005c58 <pow+0xe4>
 8005b98:	4622      	mov	r2, r4
 8005b9a:	462b      	mov	r3, r5
 8005b9c:	4620      	mov	r0, r4
 8005b9e:	4629      	mov	r1, r5
 8005ba0:	f7fa ff9e 	bl	8000ae0 <__aeabi_dcmpun>
 8005ba4:	4682      	mov	sl, r0
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	d156      	bne.n	8005c58 <pow+0xe4>
 8005baa:	4642      	mov	r2, r8
 8005bac:	464b      	mov	r3, r9
 8005bae:	4640      	mov	r0, r8
 8005bb0:	4649      	mov	r1, r9
 8005bb2:	f7fa ff95 	bl	8000ae0 <__aeabi_dcmpun>
 8005bb6:	9003      	str	r0, [sp, #12]
 8005bb8:	b1e8      	cbz	r0, 8005bf6 <pow+0x82>
 8005bba:	2200      	movs	r2, #0
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	4620      	mov	r0, r4
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	f7fa ff5b 	bl	8000a7c <__aeabi_dcmpeq>
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	d046      	beq.n	8005c58 <pow+0xe4>
 8005bca:	2301      	movs	r3, #1
 8005bcc:	2200      	movs	r2, #0
 8005bce:	9304      	str	r3, [sp, #16]
 8005bd0:	4b93      	ldr	r3, [pc, #588]	; (8005e20 <pow+0x2ac>)
 8005bd2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005bd6:	9305      	str	r3, [sp, #20]
 8005bd8:	4b92      	ldr	r3, [pc, #584]	; (8005e24 <pow+0x2b0>)
 8005bda:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005bde:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005be2:	9b02      	ldr	r3, [sp, #8]
 8005be4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d031      	beq.n	8005c50 <pow+0xdc>
 8005bec:	a804      	add	r0, sp, #16
 8005bee:	f000 fece 	bl	800698e <matherr>
 8005bf2:	bb38      	cbnz	r0, 8005c44 <pow+0xd0>
 8005bf4:	e058      	b.n	8005ca8 <pow+0x134>
 8005bf6:	f04f 0a00 	mov.w	sl, #0
 8005bfa:	f04f 0b00 	mov.w	fp, #0
 8005bfe:	4652      	mov	r2, sl
 8005c00:	465b      	mov	r3, fp
 8005c02:	4640      	mov	r0, r8
 8005c04:	4649      	mov	r1, r9
 8005c06:	f7fa ff39 	bl	8000a7c <__aeabi_dcmpeq>
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	d051      	beq.n	8005cb2 <pow+0x13e>
 8005c0e:	4652      	mov	r2, sl
 8005c10:	465b      	mov	r3, fp
 8005c12:	4620      	mov	r0, r4
 8005c14:	4629      	mov	r1, r5
 8005c16:	f7fa ff31 	bl	8000a7c <__aeabi_dcmpeq>
 8005c1a:	4606      	mov	r6, r0
 8005c1c:	b308      	cbz	r0, 8005c62 <pow+0xee>
 8005c1e:	2301      	movs	r3, #1
 8005c20:	9304      	str	r3, [sp, #16]
 8005c22:	4b7f      	ldr	r3, [pc, #508]	; (8005e20 <pow+0x2ac>)
 8005c24:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005c28:	9305      	str	r3, [sp, #20]
 8005c2a:	9b03      	ldr	r3, [sp, #12]
 8005c2c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005c30:	930c      	str	r3, [sp, #48]	; 0x30
 8005c32:	9b02      	ldr	r3, [sp, #8]
 8005c34:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d0d7      	beq.n	8005bec <pow+0x78>
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	4b79      	ldr	r3, [pc, #484]	; (8005e24 <pow+0x2b0>)
 8005c40:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005c44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c46:	b11b      	cbz	r3, 8005c50 <pow+0xdc>
 8005c48:	f000 ffbe 	bl	8006bc8 <__errno>
 8005c4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c4e:	6003      	str	r3, [r0, #0]
 8005c50:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8005c54:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005c58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c5c:	b00f      	add	sp, #60	; 0x3c
 8005c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c62:	4620      	mov	r0, r4
 8005c64:	4629      	mov	r1, r5
 8005c66:	f000 fe8c 	bl	8006982 <finite>
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	d0f4      	beq.n	8005c58 <pow+0xe4>
 8005c6e:	4652      	mov	r2, sl
 8005c70:	465b      	mov	r3, fp
 8005c72:	4620      	mov	r0, r4
 8005c74:	4629      	mov	r1, r5
 8005c76:	f7fa ff0b 	bl	8000a90 <__aeabi_dcmplt>
 8005c7a:	2800      	cmp	r0, #0
 8005c7c:	d0ec      	beq.n	8005c58 <pow+0xe4>
 8005c7e:	2301      	movs	r3, #1
 8005c80:	9304      	str	r3, [sp, #16]
 8005c82:	4b67      	ldr	r3, [pc, #412]	; (8005e20 <pow+0x2ac>)
 8005c84:	960c      	str	r6, [sp, #48]	; 0x30
 8005c86:	9305      	str	r3, [sp, #20]
 8005c88:	f997 3000 	ldrsb.w	r3, [r7]
 8005c8c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005c90:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005c94:	b913      	cbnz	r3, 8005c9c <pow+0x128>
 8005c96:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8005c9a:	e7a7      	b.n	8005bec <pow+0x78>
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	4962      	ldr	r1, [pc, #392]	; (8005e28 <pow+0x2b4>)
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ca6:	d1a1      	bne.n	8005bec <pow+0x78>
 8005ca8:	f000 ff8e 	bl	8006bc8 <__errno>
 8005cac:	2321      	movs	r3, #33	; 0x21
 8005cae:	6003      	str	r3, [r0, #0]
 8005cb0:	e7c8      	b.n	8005c44 <pow+0xd0>
 8005cb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cb6:	f000 fe64 	bl	8006982 <finite>
 8005cba:	9002      	str	r0, [sp, #8]
 8005cbc:	2800      	cmp	r0, #0
 8005cbe:	d17f      	bne.n	8005dc0 <pow+0x24c>
 8005cc0:	4640      	mov	r0, r8
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	f000 fe5d 	bl	8006982 <finite>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	d079      	beq.n	8005dc0 <pow+0x24c>
 8005ccc:	4620      	mov	r0, r4
 8005cce:	4629      	mov	r1, r5
 8005cd0:	f000 fe57 	bl	8006982 <finite>
 8005cd4:	2800      	cmp	r0, #0
 8005cd6:	d073      	beq.n	8005dc0 <pow+0x24c>
 8005cd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cdc:	4619      	mov	r1, r3
 8005cde:	4610      	mov	r0, r2
 8005ce0:	f7fa fefe 	bl	8000ae0 <__aeabi_dcmpun>
 8005ce4:	f997 7000 	ldrsb.w	r7, [r7]
 8005ce8:	4b4d      	ldr	r3, [pc, #308]	; (8005e20 <pow+0x2ac>)
 8005cea:	b1a0      	cbz	r0, 8005d16 <pow+0x1a2>
 8005cec:	2201      	movs	r2, #1
 8005cee:	9305      	str	r3, [sp, #20]
 8005cf0:	9b02      	ldr	r3, [sp, #8]
 8005cf2:	9204      	str	r2, [sp, #16]
 8005cf4:	930c      	str	r3, [sp, #48]	; 0x30
 8005cf6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005cfa:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005cfe:	2f00      	cmp	r7, #0
 8005d00:	d0c9      	beq.n	8005c96 <pow+0x122>
 8005d02:	4652      	mov	r2, sl
 8005d04:	465b      	mov	r3, fp
 8005d06:	4650      	mov	r0, sl
 8005d08:	4659      	mov	r1, fp
 8005d0a:	f7fa fd79 	bl	8000800 <__aeabi_ddiv>
 8005d0e:	2f02      	cmp	r7, #2
 8005d10:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005d14:	e7c7      	b.n	8005ca6 <pow+0x132>
 8005d16:	2203      	movs	r2, #3
 8005d18:	9305      	str	r3, [sp, #20]
 8005d1a:	9204      	str	r2, [sp, #16]
 8005d1c:	900c      	str	r0, [sp, #48]	; 0x30
 8005d1e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005d22:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005d26:	bb57      	cbnz	r7, 8005d7e <pow+0x20a>
 8005d28:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005d2c:	4b3f      	ldr	r3, [pc, #252]	; (8005e2c <pow+0x2b8>)
 8005d2e:	4640      	mov	r0, r8
 8005d30:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005d34:	4649      	mov	r1, r9
 8005d36:	4652      	mov	r2, sl
 8005d38:	465b      	mov	r3, fp
 8005d3a:	f7fa fea9 	bl	8000a90 <__aeabi_dcmplt>
 8005d3e:	2800      	cmp	r0, #0
 8005d40:	d064      	beq.n	8005e0c <pow+0x298>
 8005d42:	2200      	movs	r2, #0
 8005d44:	4b3a      	ldr	r3, [pc, #232]	; (8005e30 <pow+0x2bc>)
 8005d46:	4620      	mov	r0, r4
 8005d48:	4629      	mov	r1, r5
 8005d4a:	f7fa fc2f 	bl	80005ac <__aeabi_dmul>
 8005d4e:	4604      	mov	r4, r0
 8005d50:	460d      	mov	r5, r1
 8005d52:	f000 fe25 	bl	80069a0 <rint>
 8005d56:	4602      	mov	r2, r0
 8005d58:	460b      	mov	r3, r1
 8005d5a:	4620      	mov	r0, r4
 8005d5c:	4629      	mov	r1, r5
 8005d5e:	f7fa fe8d 	bl	8000a7c <__aeabi_dcmpeq>
 8005d62:	b920      	cbnz	r0, 8005d6e <pow+0x1fa>
 8005d64:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005d68:	4b32      	ldr	r3, [pc, #200]	; (8005e34 <pow+0x2c0>)
 8005d6a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005d6e:	f996 3000 	ldrsb.w	r3, [r6]
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d14a      	bne.n	8005e0c <pow+0x298>
 8005d76:	f000 ff27 	bl	8006bc8 <__errno>
 8005d7a:	2322      	movs	r3, #34	; 0x22
 8005d7c:	e797      	b.n	8005cae <pow+0x13a>
 8005d7e:	2200      	movs	r2, #0
 8005d80:	4b2d      	ldr	r3, [pc, #180]	; (8005e38 <pow+0x2c4>)
 8005d82:	4640      	mov	r0, r8
 8005d84:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005d88:	4649      	mov	r1, r9
 8005d8a:	4652      	mov	r2, sl
 8005d8c:	465b      	mov	r3, fp
 8005d8e:	f7fa fe7f 	bl	8000a90 <__aeabi_dcmplt>
 8005d92:	2800      	cmp	r0, #0
 8005d94:	d0eb      	beq.n	8005d6e <pow+0x1fa>
 8005d96:	2200      	movs	r2, #0
 8005d98:	4b25      	ldr	r3, [pc, #148]	; (8005e30 <pow+0x2bc>)
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	4629      	mov	r1, r5
 8005d9e:	f7fa fc05 	bl	80005ac <__aeabi_dmul>
 8005da2:	4604      	mov	r4, r0
 8005da4:	460d      	mov	r5, r1
 8005da6:	f000 fdfb 	bl	80069a0 <rint>
 8005daa:	4602      	mov	r2, r0
 8005dac:	460b      	mov	r3, r1
 8005dae:	4620      	mov	r0, r4
 8005db0:	4629      	mov	r1, r5
 8005db2:	f7fa fe63 	bl	8000a7c <__aeabi_dcmpeq>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	d1d9      	bne.n	8005d6e <pow+0x1fa>
 8005dba:	2200      	movs	r2, #0
 8005dbc:	4b1a      	ldr	r3, [pc, #104]	; (8005e28 <pow+0x2b4>)
 8005dbe:	e7d4      	b.n	8005d6a <pow+0x1f6>
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	f7fa fe58 	bl	8000a7c <__aeabi_dcmpeq>
 8005dcc:	2800      	cmp	r0, #0
 8005dce:	f43f af43 	beq.w	8005c58 <pow+0xe4>
 8005dd2:	4640      	mov	r0, r8
 8005dd4:	4649      	mov	r1, r9
 8005dd6:	f000 fdd4 	bl	8006982 <finite>
 8005dda:	2800      	cmp	r0, #0
 8005ddc:	f43f af3c 	beq.w	8005c58 <pow+0xe4>
 8005de0:	4620      	mov	r0, r4
 8005de2:	4629      	mov	r1, r5
 8005de4:	f000 fdcd 	bl	8006982 <finite>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	f43f af35 	beq.w	8005c58 <pow+0xe4>
 8005dee:	2304      	movs	r3, #4
 8005df0:	9304      	str	r3, [sp, #16]
 8005df2:	4b0b      	ldr	r3, [pc, #44]	; (8005e20 <pow+0x2ac>)
 8005df4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005df8:	9305      	str	r3, [sp, #20]
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	2400      	movs	r4, #0
 8005dfe:	930c      	str	r3, [sp, #48]	; 0x30
 8005e00:	2300      	movs	r3, #0
 8005e02:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005e06:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8005e0a:	e7b0      	b.n	8005d6e <pow+0x1fa>
 8005e0c:	a804      	add	r0, sp, #16
 8005e0e:	f000 fdbe 	bl	800698e <matherr>
 8005e12:	2800      	cmp	r0, #0
 8005e14:	f47f af16 	bne.w	8005c44 <pow+0xd0>
 8005e18:	e7ad      	b.n	8005d76 <pow+0x202>
 8005e1a:	bf00      	nop
 8005e1c:	20000010 	.word	0x20000010
 8005e20:	08007028 	.word	0x08007028
 8005e24:	3ff00000 	.word	0x3ff00000
 8005e28:	fff00000 	.word	0xfff00000
 8005e2c:	47efffff 	.word	0x47efffff
 8005e30:	3fe00000 	.word	0x3fe00000
 8005e34:	c7efffff 	.word	0xc7efffff
 8005e38:	7ff00000 	.word	0x7ff00000
 8005e3c:	00000000 	.word	0x00000000

08005e40 <__ieee754_pow>:
 8005e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e44:	b093      	sub	sp, #76	; 0x4c
 8005e46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005e4a:	9e03      	ldr	r6, [sp, #12]
 8005e4c:	9a02      	ldr	r2, [sp, #8]
 8005e4e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8005e52:	ea55 0302 	orrs.w	r3, r5, r2
 8005e56:	4607      	mov	r7, r0
 8005e58:	4688      	mov	r8, r1
 8005e5a:	4682      	mov	sl, r0
 8005e5c:	4689      	mov	r9, r1
 8005e5e:	f000 849e 	beq.w	800679e <__ieee754_pow+0x95e>
 8005e62:	4b77      	ldr	r3, [pc, #476]	; (8006040 <__ieee754_pow+0x200>)
 8005e64:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8005e68:	429c      	cmp	r4, r3
 8005e6a:	dc09      	bgt.n	8005e80 <__ieee754_pow+0x40>
 8005e6c:	d103      	bne.n	8005e76 <__ieee754_pow+0x36>
 8005e6e:	b938      	cbnz	r0, 8005e80 <__ieee754_pow+0x40>
 8005e70:	42a5      	cmp	r5, r4
 8005e72:	dc0d      	bgt.n	8005e90 <__ieee754_pow+0x50>
 8005e74:	e001      	b.n	8005e7a <__ieee754_pow+0x3a>
 8005e76:	429d      	cmp	r5, r3
 8005e78:	dc02      	bgt.n	8005e80 <__ieee754_pow+0x40>
 8005e7a:	429d      	cmp	r5, r3
 8005e7c:	d10e      	bne.n	8005e9c <__ieee754_pow+0x5c>
 8005e7e:	b16a      	cbz	r2, 8005e9c <__ieee754_pow+0x5c>
 8005e80:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005e84:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005e88:	ea54 030a 	orrs.w	r3, r4, sl
 8005e8c:	f000 8487 	beq.w	800679e <__ieee754_pow+0x95e>
 8005e90:	486c      	ldr	r0, [pc, #432]	; (8006044 <__ieee754_pow+0x204>)
 8005e92:	b013      	add	sp, #76	; 0x4c
 8005e94:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e98:	f000 bd7c 	b.w	8006994 <nan>
 8005e9c:	f1b9 0f00 	cmp.w	r9, #0
 8005ea0:	da4f      	bge.n	8005f42 <__ieee754_pow+0x102>
 8005ea2:	4b69      	ldr	r3, [pc, #420]	; (8006048 <__ieee754_pow+0x208>)
 8005ea4:	429d      	cmp	r5, r3
 8005ea6:	dc4a      	bgt.n	8005f3e <__ieee754_pow+0xfe>
 8005ea8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005eac:	429d      	cmp	r5, r3
 8005eae:	dd48      	ble.n	8005f42 <__ieee754_pow+0x102>
 8005eb0:	152b      	asrs	r3, r5, #20
 8005eb2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005eb6:	2b14      	cmp	r3, #20
 8005eb8:	dd24      	ble.n	8005f04 <__ieee754_pow+0xc4>
 8005eba:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005ebe:	fa22 f103 	lsr.w	r1, r2, r3
 8005ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d13b      	bne.n	8005f42 <__ieee754_pow+0x102>
 8005eca:	f001 0101 	and.w	r1, r1, #1
 8005ece:	f1c1 0302 	rsb	r3, r1, #2
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	2a00      	cmp	r2, #0
 8005ed6:	d156      	bne.n	8005f86 <__ieee754_pow+0x146>
 8005ed8:	4b59      	ldr	r3, [pc, #356]	; (8006040 <__ieee754_pow+0x200>)
 8005eda:	429d      	cmp	r5, r3
 8005edc:	d122      	bne.n	8005f24 <__ieee754_pow+0xe4>
 8005ede:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005ee2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005ee6:	ea53 030a 	orrs.w	r3, r3, sl
 8005eea:	f000 8458 	beq.w	800679e <__ieee754_pow+0x95e>
 8005eee:	4b57      	ldr	r3, [pc, #348]	; (800604c <__ieee754_pow+0x20c>)
 8005ef0:	429c      	cmp	r4, r3
 8005ef2:	dd28      	ble.n	8005f46 <__ieee754_pow+0x106>
 8005ef4:	2e00      	cmp	r6, #0
 8005ef6:	f280 8456 	bge.w	80067a6 <__ieee754_pow+0x966>
 8005efa:	2000      	movs	r0, #0
 8005efc:	2100      	movs	r1, #0
 8005efe:	b013      	add	sp, #76	; 0x4c
 8005f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f04:	2a00      	cmp	r2, #0
 8005f06:	d13c      	bne.n	8005f82 <__ieee754_pow+0x142>
 8005f08:	f1c3 0314 	rsb	r3, r3, #20
 8005f0c:	fa45 f103 	asr.w	r1, r5, r3
 8005f10:	fa01 f303 	lsl.w	r3, r1, r3
 8005f14:	429d      	cmp	r5, r3
 8005f16:	f040 844e 	bne.w	80067b6 <__ieee754_pow+0x976>
 8005f1a:	f001 0101 	and.w	r1, r1, #1
 8005f1e:	f1c1 0302 	rsb	r3, r1, #2
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	4b4a      	ldr	r3, [pc, #296]	; (8006050 <__ieee754_pow+0x210>)
 8005f26:	429d      	cmp	r5, r3
 8005f28:	d114      	bne.n	8005f54 <__ieee754_pow+0x114>
 8005f2a:	2e00      	cmp	r6, #0
 8005f2c:	f280 843f 	bge.w	80067ae <__ieee754_pow+0x96e>
 8005f30:	463a      	mov	r2, r7
 8005f32:	4643      	mov	r3, r8
 8005f34:	2000      	movs	r0, #0
 8005f36:	4946      	ldr	r1, [pc, #280]	; (8006050 <__ieee754_pow+0x210>)
 8005f38:	f7fa fc62 	bl	8000800 <__aeabi_ddiv>
 8005f3c:	e7df      	b.n	8005efe <__ieee754_pow+0xbe>
 8005f3e:	2302      	movs	r3, #2
 8005f40:	e7c7      	b.n	8005ed2 <__ieee754_pow+0x92>
 8005f42:	2300      	movs	r3, #0
 8005f44:	e7c5      	b.n	8005ed2 <__ieee754_pow+0x92>
 8005f46:	2e00      	cmp	r6, #0
 8005f48:	dad7      	bge.n	8005efa <__ieee754_pow+0xba>
 8005f4a:	9b03      	ldr	r3, [sp, #12]
 8005f4c:	9802      	ldr	r0, [sp, #8]
 8005f4e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005f52:	e7d4      	b.n	8005efe <__ieee754_pow+0xbe>
 8005f54:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8005f58:	d106      	bne.n	8005f68 <__ieee754_pow+0x128>
 8005f5a:	463a      	mov	r2, r7
 8005f5c:	4643      	mov	r3, r8
 8005f5e:	4638      	mov	r0, r7
 8005f60:	4641      	mov	r1, r8
 8005f62:	f7fa fb23 	bl	80005ac <__aeabi_dmul>
 8005f66:	e7ca      	b.n	8005efe <__ieee754_pow+0xbe>
 8005f68:	4b3a      	ldr	r3, [pc, #232]	; (8006054 <__ieee754_pow+0x214>)
 8005f6a:	429e      	cmp	r6, r3
 8005f6c:	d10b      	bne.n	8005f86 <__ieee754_pow+0x146>
 8005f6e:	f1b9 0f00 	cmp.w	r9, #0
 8005f72:	db08      	blt.n	8005f86 <__ieee754_pow+0x146>
 8005f74:	4638      	mov	r0, r7
 8005f76:	4641      	mov	r1, r8
 8005f78:	b013      	add	sp, #76	; 0x4c
 8005f7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f7e:	f000 bc51 	b.w	8006824 <__ieee754_sqrt>
 8005f82:	2300      	movs	r3, #0
 8005f84:	9300      	str	r3, [sp, #0]
 8005f86:	4638      	mov	r0, r7
 8005f88:	4641      	mov	r1, r8
 8005f8a:	f000 fcf7 	bl	800697c <fabs>
 8005f8e:	f1ba 0f00 	cmp.w	sl, #0
 8005f92:	d125      	bne.n	8005fe0 <__ieee754_pow+0x1a0>
 8005f94:	b124      	cbz	r4, 8005fa0 <__ieee754_pow+0x160>
 8005f96:	4b2e      	ldr	r3, [pc, #184]	; (8006050 <__ieee754_pow+0x210>)
 8005f98:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d11f      	bne.n	8005fe0 <__ieee754_pow+0x1a0>
 8005fa0:	2e00      	cmp	r6, #0
 8005fa2:	da05      	bge.n	8005fb0 <__ieee754_pow+0x170>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	2000      	movs	r0, #0
 8005faa:	4929      	ldr	r1, [pc, #164]	; (8006050 <__ieee754_pow+0x210>)
 8005fac:	f7fa fc28 	bl	8000800 <__aeabi_ddiv>
 8005fb0:	f1b9 0f00 	cmp.w	r9, #0
 8005fb4:	daa3      	bge.n	8005efe <__ieee754_pow+0xbe>
 8005fb6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005fba:	9b00      	ldr	r3, [sp, #0]
 8005fbc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005fc0:	4323      	orrs	r3, r4
 8005fc2:	d106      	bne.n	8005fd2 <__ieee754_pow+0x192>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	f7fa f93c 	bl	8000244 <__aeabi_dsub>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	460b      	mov	r3, r1
 8005fd0:	e7b2      	b.n	8005f38 <__ieee754_pow+0xf8>
 8005fd2:	9b00      	ldr	r3, [sp, #0]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d192      	bne.n	8005efe <__ieee754_pow+0xbe>
 8005fd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005fdc:	4619      	mov	r1, r3
 8005fde:	e78e      	b.n	8005efe <__ieee754_pow+0xbe>
 8005fe0:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8005fe4:	f109 33ff 	add.w	r3, r9, #4294967295
 8005fe8:	930c      	str	r3, [sp, #48]	; 0x30
 8005fea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fec:	9b00      	ldr	r3, [sp, #0]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	d104      	bne.n	8005ffc <__ieee754_pow+0x1bc>
 8005ff2:	463a      	mov	r2, r7
 8005ff4:	4643      	mov	r3, r8
 8005ff6:	4638      	mov	r0, r7
 8005ff8:	4641      	mov	r1, r8
 8005ffa:	e7e5      	b.n	8005fc8 <__ieee754_pow+0x188>
 8005ffc:	4b16      	ldr	r3, [pc, #88]	; (8006058 <__ieee754_pow+0x218>)
 8005ffe:	429d      	cmp	r5, r3
 8006000:	f340 80fc 	ble.w	80061fc <__ieee754_pow+0x3bc>
 8006004:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006008:	429d      	cmp	r5, r3
 800600a:	dd0b      	ble.n	8006024 <__ieee754_pow+0x1e4>
 800600c:	4b0f      	ldr	r3, [pc, #60]	; (800604c <__ieee754_pow+0x20c>)
 800600e:	429c      	cmp	r4, r3
 8006010:	dc0e      	bgt.n	8006030 <__ieee754_pow+0x1f0>
 8006012:	2e00      	cmp	r6, #0
 8006014:	f6bf af71 	bge.w	8005efa <__ieee754_pow+0xba>
 8006018:	a307      	add	r3, pc, #28	; (adr r3, 8006038 <__ieee754_pow+0x1f8>)
 800601a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601e:	4610      	mov	r0, r2
 8006020:	4619      	mov	r1, r3
 8006022:	e79e      	b.n	8005f62 <__ieee754_pow+0x122>
 8006024:	4b0d      	ldr	r3, [pc, #52]	; (800605c <__ieee754_pow+0x21c>)
 8006026:	429c      	cmp	r4, r3
 8006028:	ddf3      	ble.n	8006012 <__ieee754_pow+0x1d2>
 800602a:	4b09      	ldr	r3, [pc, #36]	; (8006050 <__ieee754_pow+0x210>)
 800602c:	429c      	cmp	r4, r3
 800602e:	dd17      	ble.n	8006060 <__ieee754_pow+0x220>
 8006030:	2e00      	cmp	r6, #0
 8006032:	dcf1      	bgt.n	8006018 <__ieee754_pow+0x1d8>
 8006034:	e761      	b.n	8005efa <__ieee754_pow+0xba>
 8006036:	bf00      	nop
 8006038:	8800759c 	.word	0x8800759c
 800603c:	7e37e43c 	.word	0x7e37e43c
 8006040:	7ff00000 	.word	0x7ff00000
 8006044:	0800702b 	.word	0x0800702b
 8006048:	433fffff 	.word	0x433fffff
 800604c:	3fefffff 	.word	0x3fefffff
 8006050:	3ff00000 	.word	0x3ff00000
 8006054:	3fe00000 	.word	0x3fe00000
 8006058:	41e00000 	.word	0x41e00000
 800605c:	3feffffe 	.word	0x3feffffe
 8006060:	2200      	movs	r2, #0
 8006062:	4b61      	ldr	r3, [pc, #388]	; (80061e8 <__ieee754_pow+0x3a8>)
 8006064:	f7fa f8ee 	bl	8000244 <__aeabi_dsub>
 8006068:	a355      	add	r3, pc, #340	; (adr r3, 80061c0 <__ieee754_pow+0x380>)
 800606a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606e:	4604      	mov	r4, r0
 8006070:	460d      	mov	r5, r1
 8006072:	f7fa fa9b 	bl	80005ac <__aeabi_dmul>
 8006076:	a354      	add	r3, pc, #336	; (adr r3, 80061c8 <__ieee754_pow+0x388>)
 8006078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607c:	4606      	mov	r6, r0
 800607e:	460f      	mov	r7, r1
 8006080:	4620      	mov	r0, r4
 8006082:	4629      	mov	r1, r5
 8006084:	f7fa fa92 	bl	80005ac <__aeabi_dmul>
 8006088:	2200      	movs	r2, #0
 800608a:	4682      	mov	sl, r0
 800608c:	468b      	mov	fp, r1
 800608e:	4b57      	ldr	r3, [pc, #348]	; (80061ec <__ieee754_pow+0x3ac>)
 8006090:	4620      	mov	r0, r4
 8006092:	4629      	mov	r1, r5
 8006094:	f7fa fa8a 	bl	80005ac <__aeabi_dmul>
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	a14c      	add	r1, pc, #304	; (adr r1, 80061d0 <__ieee754_pow+0x390>)
 800609e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060a2:	f7fa f8cf 	bl	8000244 <__aeabi_dsub>
 80060a6:	4622      	mov	r2, r4
 80060a8:	462b      	mov	r3, r5
 80060aa:	f7fa fa7f 	bl	80005ac <__aeabi_dmul>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	2000      	movs	r0, #0
 80060b4:	494e      	ldr	r1, [pc, #312]	; (80061f0 <__ieee754_pow+0x3b0>)
 80060b6:	f7fa f8c5 	bl	8000244 <__aeabi_dsub>
 80060ba:	4622      	mov	r2, r4
 80060bc:	462b      	mov	r3, r5
 80060be:	4680      	mov	r8, r0
 80060c0:	4689      	mov	r9, r1
 80060c2:	4620      	mov	r0, r4
 80060c4:	4629      	mov	r1, r5
 80060c6:	f7fa fa71 	bl	80005ac <__aeabi_dmul>
 80060ca:	4602      	mov	r2, r0
 80060cc:	460b      	mov	r3, r1
 80060ce:	4640      	mov	r0, r8
 80060d0:	4649      	mov	r1, r9
 80060d2:	f7fa fa6b 	bl	80005ac <__aeabi_dmul>
 80060d6:	a340      	add	r3, pc, #256	; (adr r3, 80061d8 <__ieee754_pow+0x398>)
 80060d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060dc:	f7fa fa66 	bl	80005ac <__aeabi_dmul>
 80060e0:	4602      	mov	r2, r0
 80060e2:	460b      	mov	r3, r1
 80060e4:	4650      	mov	r0, sl
 80060e6:	4659      	mov	r1, fp
 80060e8:	f7fa f8ac 	bl	8000244 <__aeabi_dsub>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4604      	mov	r4, r0
 80060f2:	460d      	mov	r5, r1
 80060f4:	4630      	mov	r0, r6
 80060f6:	4639      	mov	r1, r7
 80060f8:	f7fa f8a6 	bl	8000248 <__adddf3>
 80060fc:	2000      	movs	r0, #0
 80060fe:	468b      	mov	fp, r1
 8006100:	4682      	mov	sl, r0
 8006102:	4632      	mov	r2, r6
 8006104:	463b      	mov	r3, r7
 8006106:	f7fa f89d 	bl	8000244 <__aeabi_dsub>
 800610a:	4602      	mov	r2, r0
 800610c:	460b      	mov	r3, r1
 800610e:	4620      	mov	r0, r4
 8006110:	4629      	mov	r1, r5
 8006112:	f7fa f897 	bl	8000244 <__aeabi_dsub>
 8006116:	9b00      	ldr	r3, [sp, #0]
 8006118:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800611a:	3b01      	subs	r3, #1
 800611c:	4313      	orrs	r3, r2
 800611e:	f04f 0300 	mov.w	r3, #0
 8006122:	bf0c      	ite	eq
 8006124:	4c33      	ldreq	r4, [pc, #204]	; (80061f4 <__ieee754_pow+0x3b4>)
 8006126:	4c30      	ldrne	r4, [pc, #192]	; (80061e8 <__ieee754_pow+0x3a8>)
 8006128:	4606      	mov	r6, r0
 800612a:	e88d 0018 	stmia.w	sp, {r3, r4}
 800612e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006132:	2400      	movs	r4, #0
 8006134:	460f      	mov	r7, r1
 8006136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800613a:	4622      	mov	r2, r4
 800613c:	462b      	mov	r3, r5
 800613e:	f7fa f881 	bl	8000244 <__aeabi_dsub>
 8006142:	4652      	mov	r2, sl
 8006144:	465b      	mov	r3, fp
 8006146:	f7fa fa31 	bl	80005ac <__aeabi_dmul>
 800614a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800614e:	4680      	mov	r8, r0
 8006150:	4689      	mov	r9, r1
 8006152:	4630      	mov	r0, r6
 8006154:	4639      	mov	r1, r7
 8006156:	f7fa fa29 	bl	80005ac <__aeabi_dmul>
 800615a:	4602      	mov	r2, r0
 800615c:	460b      	mov	r3, r1
 800615e:	4640      	mov	r0, r8
 8006160:	4649      	mov	r1, r9
 8006162:	f7fa f871 	bl	8000248 <__adddf3>
 8006166:	4622      	mov	r2, r4
 8006168:	462b      	mov	r3, r5
 800616a:	4680      	mov	r8, r0
 800616c:	4689      	mov	r9, r1
 800616e:	4650      	mov	r0, sl
 8006170:	4659      	mov	r1, fp
 8006172:	f7fa fa1b 	bl	80005ac <__aeabi_dmul>
 8006176:	4604      	mov	r4, r0
 8006178:	460d      	mov	r5, r1
 800617a:	460b      	mov	r3, r1
 800617c:	4602      	mov	r2, r0
 800617e:	4649      	mov	r1, r9
 8006180:	4640      	mov	r0, r8
 8006182:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006186:	f7fa f85f 	bl	8000248 <__adddf3>
 800618a:	4b1b      	ldr	r3, [pc, #108]	; (80061f8 <__ieee754_pow+0x3b8>)
 800618c:	4682      	mov	sl, r0
 800618e:	4299      	cmp	r1, r3
 8006190:	460f      	mov	r7, r1
 8006192:	460e      	mov	r6, r1
 8006194:	f340 82da 	ble.w	800674c <__ieee754_pow+0x90c>
 8006198:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800619c:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80061a0:	4303      	orrs	r3, r0
 80061a2:	f000 81d5 	beq.w	8006550 <__ieee754_pow+0x710>
 80061a6:	a30e      	add	r3, pc, #56	; (adr r3, 80061e0 <__ieee754_pow+0x3a0>)
 80061a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80061b0:	f7fa f9fc 	bl	80005ac <__aeabi_dmul>
 80061b4:	a30a      	add	r3, pc, #40	; (adr r3, 80061e0 <__ieee754_pow+0x3a0>)
 80061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ba:	e6d2      	b.n	8005f62 <__ieee754_pow+0x122>
 80061bc:	f3af 8000 	nop.w
 80061c0:	60000000 	.word	0x60000000
 80061c4:	3ff71547 	.word	0x3ff71547
 80061c8:	f85ddf44 	.word	0xf85ddf44
 80061cc:	3e54ae0b 	.word	0x3e54ae0b
 80061d0:	55555555 	.word	0x55555555
 80061d4:	3fd55555 	.word	0x3fd55555
 80061d8:	652b82fe 	.word	0x652b82fe
 80061dc:	3ff71547 	.word	0x3ff71547
 80061e0:	8800759c 	.word	0x8800759c
 80061e4:	7e37e43c 	.word	0x7e37e43c
 80061e8:	3ff00000 	.word	0x3ff00000
 80061ec:	3fd00000 	.word	0x3fd00000
 80061f0:	3fe00000 	.word	0x3fe00000
 80061f4:	bff00000 	.word	0xbff00000
 80061f8:	408fffff 	.word	0x408fffff
 80061fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006200:	f04f 0200 	mov.w	r2, #0
 8006204:	da05      	bge.n	8006212 <__ieee754_pow+0x3d2>
 8006206:	4bca      	ldr	r3, [pc, #808]	; (8006530 <__ieee754_pow+0x6f0>)
 8006208:	f7fa f9d0 	bl	80005ac <__aeabi_dmul>
 800620c:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006210:	460c      	mov	r4, r1
 8006212:	1523      	asrs	r3, r4, #20
 8006214:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006218:	4413      	add	r3, r2
 800621a:	9307      	str	r3, [sp, #28]
 800621c:	4bc5      	ldr	r3, [pc, #788]	; (8006534 <__ieee754_pow+0x6f4>)
 800621e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006222:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006226:	429c      	cmp	r4, r3
 8006228:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800622c:	dd08      	ble.n	8006240 <__ieee754_pow+0x400>
 800622e:	4bc2      	ldr	r3, [pc, #776]	; (8006538 <__ieee754_pow+0x6f8>)
 8006230:	429c      	cmp	r4, r3
 8006232:	f340 8154 	ble.w	80064de <__ieee754_pow+0x69e>
 8006236:	9b07      	ldr	r3, [sp, #28]
 8006238:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800623c:	3301      	adds	r3, #1
 800623e:	9307      	str	r3, [sp, #28]
 8006240:	2600      	movs	r6, #0
 8006242:	4629      	mov	r1, r5
 8006244:	00f3      	lsls	r3, r6, #3
 8006246:	930d      	str	r3, [sp, #52]	; 0x34
 8006248:	4bbc      	ldr	r3, [pc, #752]	; (800653c <__ieee754_pow+0x6fc>)
 800624a:	00f2      	lsls	r2, r6, #3
 800624c:	4413      	add	r3, r2
 800624e:	cb18      	ldmia	r3, {r3, r4}
 8006250:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8006254:	461a      	mov	r2, r3
 8006256:	4623      	mov	r3, r4
 8006258:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800625c:	f7f9 fff2 	bl	8000244 <__aeabi_dsub>
 8006260:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006264:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8006268:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800626c:	f7f9 ffec 	bl	8000248 <__adddf3>
 8006270:	4602      	mov	r2, r0
 8006272:	460b      	mov	r3, r1
 8006274:	2000      	movs	r0, #0
 8006276:	49b2      	ldr	r1, [pc, #712]	; (8006540 <__ieee754_pow+0x700>)
 8006278:	f7fa fac2 	bl	8000800 <__aeabi_ddiv>
 800627c:	4602      	mov	r2, r0
 800627e:	460b      	mov	r3, r1
 8006280:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006284:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006288:	f7fa f990 	bl	80005ac <__aeabi_dmul>
 800628c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006290:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006294:	f04f 0a00 	mov.w	sl, #0
 8006298:	2200      	movs	r2, #0
 800629a:	106d      	asrs	r5, r5, #1
 800629c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80062a0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80062a4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80062a8:	4659      	mov	r1, fp
 80062aa:	4650      	mov	r0, sl
 80062ac:	4614      	mov	r4, r2
 80062ae:	461d      	mov	r5, r3
 80062b0:	f7fa f97c 	bl	80005ac <__aeabi_dmul>
 80062b4:	4602      	mov	r2, r0
 80062b6:	460b      	mov	r3, r1
 80062b8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80062bc:	f7f9 ffc2 	bl	8000244 <__aeabi_dsub>
 80062c0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80062c4:	4606      	mov	r6, r0
 80062c6:	460f      	mov	r7, r1
 80062c8:	4620      	mov	r0, r4
 80062ca:	4629      	mov	r1, r5
 80062cc:	f7f9 ffba 	bl	8000244 <__aeabi_dsub>
 80062d0:	4602      	mov	r2, r0
 80062d2:	460b      	mov	r3, r1
 80062d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062d8:	f7f9 ffb4 	bl	8000244 <__aeabi_dsub>
 80062dc:	465b      	mov	r3, fp
 80062de:	4652      	mov	r2, sl
 80062e0:	f7fa f964 	bl	80005ac <__aeabi_dmul>
 80062e4:	4602      	mov	r2, r0
 80062e6:	460b      	mov	r3, r1
 80062e8:	4630      	mov	r0, r6
 80062ea:	4639      	mov	r1, r7
 80062ec:	f7f9 ffaa 	bl	8000244 <__aeabi_dsub>
 80062f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80062f4:	f7fa f95a 	bl	80005ac <__aeabi_dmul>
 80062f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062fc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006300:	4610      	mov	r0, r2
 8006302:	4619      	mov	r1, r3
 8006304:	f7fa f952 	bl	80005ac <__aeabi_dmul>
 8006308:	a377      	add	r3, pc, #476	; (adr r3, 80064e8 <__ieee754_pow+0x6a8>)
 800630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630e:	4604      	mov	r4, r0
 8006310:	460d      	mov	r5, r1
 8006312:	f7fa f94b 	bl	80005ac <__aeabi_dmul>
 8006316:	a376      	add	r3, pc, #472	; (adr r3, 80064f0 <__ieee754_pow+0x6b0>)
 8006318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631c:	f7f9 ff94 	bl	8000248 <__adddf3>
 8006320:	4622      	mov	r2, r4
 8006322:	462b      	mov	r3, r5
 8006324:	f7fa f942 	bl	80005ac <__aeabi_dmul>
 8006328:	a373      	add	r3, pc, #460	; (adr r3, 80064f8 <__ieee754_pow+0x6b8>)
 800632a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632e:	f7f9 ff8b 	bl	8000248 <__adddf3>
 8006332:	4622      	mov	r2, r4
 8006334:	462b      	mov	r3, r5
 8006336:	f7fa f939 	bl	80005ac <__aeabi_dmul>
 800633a:	a371      	add	r3, pc, #452	; (adr r3, 8006500 <__ieee754_pow+0x6c0>)
 800633c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006340:	f7f9 ff82 	bl	8000248 <__adddf3>
 8006344:	4622      	mov	r2, r4
 8006346:	462b      	mov	r3, r5
 8006348:	f7fa f930 	bl	80005ac <__aeabi_dmul>
 800634c:	a36e      	add	r3, pc, #440	; (adr r3, 8006508 <__ieee754_pow+0x6c8>)
 800634e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006352:	f7f9 ff79 	bl	8000248 <__adddf3>
 8006356:	4622      	mov	r2, r4
 8006358:	462b      	mov	r3, r5
 800635a:	f7fa f927 	bl	80005ac <__aeabi_dmul>
 800635e:	a36c      	add	r3, pc, #432	; (adr r3, 8006510 <__ieee754_pow+0x6d0>)
 8006360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006364:	f7f9 ff70 	bl	8000248 <__adddf3>
 8006368:	4622      	mov	r2, r4
 800636a:	4606      	mov	r6, r0
 800636c:	460f      	mov	r7, r1
 800636e:	462b      	mov	r3, r5
 8006370:	4620      	mov	r0, r4
 8006372:	4629      	mov	r1, r5
 8006374:	f7fa f91a 	bl	80005ac <__aeabi_dmul>
 8006378:	4602      	mov	r2, r0
 800637a:	460b      	mov	r3, r1
 800637c:	4630      	mov	r0, r6
 800637e:	4639      	mov	r1, r7
 8006380:	f7fa f914 	bl	80005ac <__aeabi_dmul>
 8006384:	4604      	mov	r4, r0
 8006386:	460d      	mov	r5, r1
 8006388:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800638c:	465b      	mov	r3, fp
 800638e:	4652      	mov	r2, sl
 8006390:	f7f9 ff5a 	bl	8000248 <__adddf3>
 8006394:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006398:	f7fa f908 	bl	80005ac <__aeabi_dmul>
 800639c:	4622      	mov	r2, r4
 800639e:	462b      	mov	r3, r5
 80063a0:	f7f9 ff52 	bl	8000248 <__adddf3>
 80063a4:	465b      	mov	r3, fp
 80063a6:	4606      	mov	r6, r0
 80063a8:	460f      	mov	r7, r1
 80063aa:	4652      	mov	r2, sl
 80063ac:	4659      	mov	r1, fp
 80063ae:	4650      	mov	r0, sl
 80063b0:	f7fa f8fc 	bl	80005ac <__aeabi_dmul>
 80063b4:	2200      	movs	r2, #0
 80063b6:	4b63      	ldr	r3, [pc, #396]	; (8006544 <__ieee754_pow+0x704>)
 80063b8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80063bc:	f7f9 ff44 	bl	8000248 <__adddf3>
 80063c0:	4632      	mov	r2, r6
 80063c2:	463b      	mov	r3, r7
 80063c4:	f7f9 ff40 	bl	8000248 <__adddf3>
 80063c8:	4650      	mov	r0, sl
 80063ca:	460d      	mov	r5, r1
 80063cc:	4602      	mov	r2, r0
 80063ce:	460b      	mov	r3, r1
 80063d0:	4650      	mov	r0, sl
 80063d2:	4659      	mov	r1, fp
 80063d4:	f7fa f8ea 	bl	80005ac <__aeabi_dmul>
 80063d8:	2200      	movs	r2, #0
 80063da:	4680      	mov	r8, r0
 80063dc:	4689      	mov	r9, r1
 80063de:	4b59      	ldr	r3, [pc, #356]	; (8006544 <__ieee754_pow+0x704>)
 80063e0:	4629      	mov	r1, r5
 80063e2:	4650      	mov	r0, sl
 80063e4:	f7f9 ff2e 	bl	8000244 <__aeabi_dsub>
 80063e8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80063ec:	f7f9 ff2a 	bl	8000244 <__aeabi_dsub>
 80063f0:	4602      	mov	r2, r0
 80063f2:	460b      	mov	r3, r1
 80063f4:	4630      	mov	r0, r6
 80063f6:	4639      	mov	r1, r7
 80063f8:	f7f9 ff24 	bl	8000244 <__aeabi_dsub>
 80063fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006400:	f7fa f8d4 	bl	80005ac <__aeabi_dmul>
 8006404:	462b      	mov	r3, r5
 8006406:	4606      	mov	r6, r0
 8006408:	460f      	mov	r7, r1
 800640a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800640e:	4652      	mov	r2, sl
 8006410:	f7fa f8cc 	bl	80005ac <__aeabi_dmul>
 8006414:	4602      	mov	r2, r0
 8006416:	460b      	mov	r3, r1
 8006418:	4630      	mov	r0, r6
 800641a:	4639      	mov	r1, r7
 800641c:	f7f9 ff14 	bl	8000248 <__adddf3>
 8006420:	4606      	mov	r6, r0
 8006422:	460f      	mov	r7, r1
 8006424:	4602      	mov	r2, r0
 8006426:	460b      	mov	r3, r1
 8006428:	4640      	mov	r0, r8
 800642a:	4649      	mov	r1, r9
 800642c:	f7f9 ff0c 	bl	8000248 <__adddf3>
 8006430:	a339      	add	r3, pc, #228	; (adr r3, 8006518 <__ieee754_pow+0x6d8>)
 8006432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006436:	4650      	mov	r0, sl
 8006438:	460d      	mov	r5, r1
 800643a:	f7fa f8b7 	bl	80005ac <__aeabi_dmul>
 800643e:	4642      	mov	r2, r8
 8006440:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006444:	464b      	mov	r3, r9
 8006446:	4629      	mov	r1, r5
 8006448:	4650      	mov	r0, sl
 800644a:	f7f9 fefb 	bl	8000244 <__aeabi_dsub>
 800644e:	4602      	mov	r2, r0
 8006450:	460b      	mov	r3, r1
 8006452:	4630      	mov	r0, r6
 8006454:	4639      	mov	r1, r7
 8006456:	f7f9 fef5 	bl	8000244 <__aeabi_dsub>
 800645a:	a331      	add	r3, pc, #196	; (adr r3, 8006520 <__ieee754_pow+0x6e0>)
 800645c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006460:	f7fa f8a4 	bl	80005ac <__aeabi_dmul>
 8006464:	a330      	add	r3, pc, #192	; (adr r3, 8006528 <__ieee754_pow+0x6e8>)
 8006466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646a:	4606      	mov	r6, r0
 800646c:	460f      	mov	r7, r1
 800646e:	4650      	mov	r0, sl
 8006470:	4629      	mov	r1, r5
 8006472:	f7fa f89b 	bl	80005ac <__aeabi_dmul>
 8006476:	4602      	mov	r2, r0
 8006478:	460b      	mov	r3, r1
 800647a:	4630      	mov	r0, r6
 800647c:	4639      	mov	r1, r7
 800647e:	f7f9 fee3 	bl	8000248 <__adddf3>
 8006482:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006484:	4b30      	ldr	r3, [pc, #192]	; (8006548 <__ieee754_pow+0x708>)
 8006486:	4413      	add	r3, r2
 8006488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648c:	f7f9 fedc 	bl	8000248 <__adddf3>
 8006490:	4604      	mov	r4, r0
 8006492:	9807      	ldr	r0, [sp, #28]
 8006494:	460d      	mov	r5, r1
 8006496:	f7fa f823 	bl	80004e0 <__aeabi_i2d>
 800649a:	4606      	mov	r6, r0
 800649c:	460f      	mov	r7, r1
 800649e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80064a0:	4b2a      	ldr	r3, [pc, #168]	; (800654c <__ieee754_pow+0x70c>)
 80064a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064a6:	4413      	add	r3, r2
 80064a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064ac:	4622      	mov	r2, r4
 80064ae:	462b      	mov	r3, r5
 80064b0:	f7f9 feca 	bl	8000248 <__adddf3>
 80064b4:	4642      	mov	r2, r8
 80064b6:	464b      	mov	r3, r9
 80064b8:	f7f9 fec6 	bl	8000248 <__adddf3>
 80064bc:	4632      	mov	r2, r6
 80064be:	463b      	mov	r3, r7
 80064c0:	f7f9 fec2 	bl	8000248 <__adddf3>
 80064c4:	4632      	mov	r2, r6
 80064c6:	463b      	mov	r3, r7
 80064c8:	4650      	mov	r0, sl
 80064ca:	468b      	mov	fp, r1
 80064cc:	f7f9 feba 	bl	8000244 <__aeabi_dsub>
 80064d0:	4642      	mov	r2, r8
 80064d2:	464b      	mov	r3, r9
 80064d4:	f7f9 feb6 	bl	8000244 <__aeabi_dsub>
 80064d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064dc:	e613      	b.n	8006106 <__ieee754_pow+0x2c6>
 80064de:	2601      	movs	r6, #1
 80064e0:	e6af      	b.n	8006242 <__ieee754_pow+0x402>
 80064e2:	bf00      	nop
 80064e4:	f3af 8000 	nop.w
 80064e8:	4a454eef 	.word	0x4a454eef
 80064ec:	3fca7e28 	.word	0x3fca7e28
 80064f0:	93c9db65 	.word	0x93c9db65
 80064f4:	3fcd864a 	.word	0x3fcd864a
 80064f8:	a91d4101 	.word	0xa91d4101
 80064fc:	3fd17460 	.word	0x3fd17460
 8006500:	518f264d 	.word	0x518f264d
 8006504:	3fd55555 	.word	0x3fd55555
 8006508:	db6fabff 	.word	0xdb6fabff
 800650c:	3fdb6db6 	.word	0x3fdb6db6
 8006510:	33333303 	.word	0x33333303
 8006514:	3fe33333 	.word	0x3fe33333
 8006518:	e0000000 	.word	0xe0000000
 800651c:	3feec709 	.word	0x3feec709
 8006520:	dc3a03fd 	.word	0xdc3a03fd
 8006524:	3feec709 	.word	0x3feec709
 8006528:	145b01f5 	.word	0x145b01f5
 800652c:	be3e2fe0 	.word	0xbe3e2fe0
 8006530:	43400000 	.word	0x43400000
 8006534:	0003988e 	.word	0x0003988e
 8006538:	000bb679 	.word	0x000bb679
 800653c:	08007030 	.word	0x08007030
 8006540:	3ff00000 	.word	0x3ff00000
 8006544:	40080000 	.word	0x40080000
 8006548:	08007050 	.word	0x08007050
 800654c:	08007040 	.word	0x08007040
 8006550:	a39b      	add	r3, pc, #620	; (adr r3, 80067c0 <__ieee754_pow+0x980>)
 8006552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006556:	4640      	mov	r0, r8
 8006558:	4649      	mov	r1, r9
 800655a:	f7f9 fe75 	bl	8000248 <__adddf3>
 800655e:	4622      	mov	r2, r4
 8006560:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006564:	462b      	mov	r3, r5
 8006566:	4650      	mov	r0, sl
 8006568:	4639      	mov	r1, r7
 800656a:	f7f9 fe6b 	bl	8000244 <__aeabi_dsub>
 800656e:	4602      	mov	r2, r0
 8006570:	460b      	mov	r3, r1
 8006572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006576:	f7fa faa9 	bl	8000acc <__aeabi_dcmpgt>
 800657a:	2800      	cmp	r0, #0
 800657c:	f47f ae13 	bne.w	80061a6 <__ieee754_pow+0x366>
 8006580:	4aa3      	ldr	r2, [pc, #652]	; (8006810 <__ieee754_pow+0x9d0>)
 8006582:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8006586:	4293      	cmp	r3, r2
 8006588:	f340 8104 	ble.w	8006794 <__ieee754_pow+0x954>
 800658c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006590:	2000      	movs	r0, #0
 8006592:	151b      	asrs	r3, r3, #20
 8006594:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006598:	fa4a f303 	asr.w	r3, sl, r3
 800659c:	4433      	add	r3, r6
 800659e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80065a2:	4f9c      	ldr	r7, [pc, #624]	; (8006814 <__ieee754_pow+0x9d4>)
 80065a4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80065a8:	4117      	asrs	r7, r2
 80065aa:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80065ae:	ea23 0107 	bic.w	r1, r3, r7
 80065b2:	f1c2 0214 	rsb	r2, r2, #20
 80065b6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80065ba:	fa4a fa02 	asr.w	sl, sl, r2
 80065be:	2e00      	cmp	r6, #0
 80065c0:	4602      	mov	r2, r0
 80065c2:	460b      	mov	r3, r1
 80065c4:	4620      	mov	r0, r4
 80065c6:	4629      	mov	r1, r5
 80065c8:	bfb8      	it	lt
 80065ca:	f1ca 0a00 	rsblt	sl, sl, #0
 80065ce:	f7f9 fe39 	bl	8000244 <__aeabi_dsub>
 80065d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065da:	4642      	mov	r2, r8
 80065dc:	464b      	mov	r3, r9
 80065de:	f7f9 fe33 	bl	8000248 <__adddf3>
 80065e2:	a379      	add	r3, pc, #484	; (adr r3, 80067c8 <__ieee754_pow+0x988>)
 80065e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e8:	2000      	movs	r0, #0
 80065ea:	460d      	mov	r5, r1
 80065ec:	4604      	mov	r4, r0
 80065ee:	f7f9 ffdd 	bl	80005ac <__aeabi_dmul>
 80065f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065f6:	4606      	mov	r6, r0
 80065f8:	460f      	mov	r7, r1
 80065fa:	4620      	mov	r0, r4
 80065fc:	4629      	mov	r1, r5
 80065fe:	f7f9 fe21 	bl	8000244 <__aeabi_dsub>
 8006602:	4602      	mov	r2, r0
 8006604:	460b      	mov	r3, r1
 8006606:	4640      	mov	r0, r8
 8006608:	4649      	mov	r1, r9
 800660a:	f7f9 fe1b 	bl	8000244 <__aeabi_dsub>
 800660e:	a370      	add	r3, pc, #448	; (adr r3, 80067d0 <__ieee754_pow+0x990>)
 8006610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006614:	f7f9 ffca 	bl	80005ac <__aeabi_dmul>
 8006618:	a36f      	add	r3, pc, #444	; (adr r3, 80067d8 <__ieee754_pow+0x998>)
 800661a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800661e:	4680      	mov	r8, r0
 8006620:	4689      	mov	r9, r1
 8006622:	4620      	mov	r0, r4
 8006624:	4629      	mov	r1, r5
 8006626:	f7f9 ffc1 	bl	80005ac <__aeabi_dmul>
 800662a:	4602      	mov	r2, r0
 800662c:	460b      	mov	r3, r1
 800662e:	4640      	mov	r0, r8
 8006630:	4649      	mov	r1, r9
 8006632:	f7f9 fe09 	bl	8000248 <__adddf3>
 8006636:	4604      	mov	r4, r0
 8006638:	460d      	mov	r5, r1
 800663a:	4602      	mov	r2, r0
 800663c:	460b      	mov	r3, r1
 800663e:	4630      	mov	r0, r6
 8006640:	4639      	mov	r1, r7
 8006642:	f7f9 fe01 	bl	8000248 <__adddf3>
 8006646:	4632      	mov	r2, r6
 8006648:	463b      	mov	r3, r7
 800664a:	4680      	mov	r8, r0
 800664c:	4689      	mov	r9, r1
 800664e:	f7f9 fdf9 	bl	8000244 <__aeabi_dsub>
 8006652:	4602      	mov	r2, r0
 8006654:	460b      	mov	r3, r1
 8006656:	4620      	mov	r0, r4
 8006658:	4629      	mov	r1, r5
 800665a:	f7f9 fdf3 	bl	8000244 <__aeabi_dsub>
 800665e:	4642      	mov	r2, r8
 8006660:	4606      	mov	r6, r0
 8006662:	460f      	mov	r7, r1
 8006664:	464b      	mov	r3, r9
 8006666:	4640      	mov	r0, r8
 8006668:	4649      	mov	r1, r9
 800666a:	f7f9 ff9f 	bl	80005ac <__aeabi_dmul>
 800666e:	a35c      	add	r3, pc, #368	; (adr r3, 80067e0 <__ieee754_pow+0x9a0>)
 8006670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006674:	4604      	mov	r4, r0
 8006676:	460d      	mov	r5, r1
 8006678:	f7f9 ff98 	bl	80005ac <__aeabi_dmul>
 800667c:	a35a      	add	r3, pc, #360	; (adr r3, 80067e8 <__ieee754_pow+0x9a8>)
 800667e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006682:	f7f9 fddf 	bl	8000244 <__aeabi_dsub>
 8006686:	4622      	mov	r2, r4
 8006688:	462b      	mov	r3, r5
 800668a:	f7f9 ff8f 	bl	80005ac <__aeabi_dmul>
 800668e:	a358      	add	r3, pc, #352	; (adr r3, 80067f0 <__ieee754_pow+0x9b0>)
 8006690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006694:	f7f9 fdd8 	bl	8000248 <__adddf3>
 8006698:	4622      	mov	r2, r4
 800669a:	462b      	mov	r3, r5
 800669c:	f7f9 ff86 	bl	80005ac <__aeabi_dmul>
 80066a0:	a355      	add	r3, pc, #340	; (adr r3, 80067f8 <__ieee754_pow+0x9b8>)
 80066a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a6:	f7f9 fdcd 	bl	8000244 <__aeabi_dsub>
 80066aa:	4622      	mov	r2, r4
 80066ac:	462b      	mov	r3, r5
 80066ae:	f7f9 ff7d 	bl	80005ac <__aeabi_dmul>
 80066b2:	a353      	add	r3, pc, #332	; (adr r3, 8006800 <__ieee754_pow+0x9c0>)
 80066b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b8:	f7f9 fdc6 	bl	8000248 <__adddf3>
 80066bc:	4622      	mov	r2, r4
 80066be:	462b      	mov	r3, r5
 80066c0:	f7f9 ff74 	bl	80005ac <__aeabi_dmul>
 80066c4:	4602      	mov	r2, r0
 80066c6:	460b      	mov	r3, r1
 80066c8:	4640      	mov	r0, r8
 80066ca:	4649      	mov	r1, r9
 80066cc:	f7f9 fdba 	bl	8000244 <__aeabi_dsub>
 80066d0:	4604      	mov	r4, r0
 80066d2:	460d      	mov	r5, r1
 80066d4:	4602      	mov	r2, r0
 80066d6:	460b      	mov	r3, r1
 80066d8:	4640      	mov	r0, r8
 80066da:	4649      	mov	r1, r9
 80066dc:	f7f9 ff66 	bl	80005ac <__aeabi_dmul>
 80066e0:	2200      	movs	r2, #0
 80066e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80066ea:	4620      	mov	r0, r4
 80066ec:	4629      	mov	r1, r5
 80066ee:	f7f9 fda9 	bl	8000244 <__aeabi_dsub>
 80066f2:	4602      	mov	r2, r0
 80066f4:	460b      	mov	r3, r1
 80066f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066fa:	f7fa f881 	bl	8000800 <__aeabi_ddiv>
 80066fe:	4632      	mov	r2, r6
 8006700:	4604      	mov	r4, r0
 8006702:	460d      	mov	r5, r1
 8006704:	463b      	mov	r3, r7
 8006706:	4640      	mov	r0, r8
 8006708:	4649      	mov	r1, r9
 800670a:	f7f9 ff4f 	bl	80005ac <__aeabi_dmul>
 800670e:	4632      	mov	r2, r6
 8006710:	463b      	mov	r3, r7
 8006712:	f7f9 fd99 	bl	8000248 <__adddf3>
 8006716:	4602      	mov	r2, r0
 8006718:	460b      	mov	r3, r1
 800671a:	4620      	mov	r0, r4
 800671c:	4629      	mov	r1, r5
 800671e:	f7f9 fd91 	bl	8000244 <__aeabi_dsub>
 8006722:	4642      	mov	r2, r8
 8006724:	464b      	mov	r3, r9
 8006726:	f7f9 fd8d 	bl	8000244 <__aeabi_dsub>
 800672a:	4602      	mov	r2, r0
 800672c:	460b      	mov	r3, r1
 800672e:	2000      	movs	r0, #0
 8006730:	4939      	ldr	r1, [pc, #228]	; (8006818 <__ieee754_pow+0x9d8>)
 8006732:	f7f9 fd87 	bl	8000244 <__aeabi_dsub>
 8006736:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800673a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800673e:	da2c      	bge.n	800679a <__ieee754_pow+0x95a>
 8006740:	4652      	mov	r2, sl
 8006742:	f000 f9b5 	bl	8006ab0 <scalbn>
 8006746:	e9dd 2300 	ldrd	r2, r3, [sp]
 800674a:	e40a      	b.n	8005f62 <__ieee754_pow+0x122>
 800674c:	4b33      	ldr	r3, [pc, #204]	; (800681c <__ieee754_pow+0x9dc>)
 800674e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8006752:	429f      	cmp	r7, r3
 8006754:	f77f af14 	ble.w	8006580 <__ieee754_pow+0x740>
 8006758:	4b31      	ldr	r3, [pc, #196]	; (8006820 <__ieee754_pow+0x9e0>)
 800675a:	440b      	add	r3, r1
 800675c:	4303      	orrs	r3, r0
 800675e:	d00b      	beq.n	8006778 <__ieee754_pow+0x938>
 8006760:	a329      	add	r3, pc, #164	; (adr r3, 8006808 <__ieee754_pow+0x9c8>)
 8006762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006766:	e9dd 0100 	ldrd	r0, r1, [sp]
 800676a:	f7f9 ff1f 	bl	80005ac <__aeabi_dmul>
 800676e:	a326      	add	r3, pc, #152	; (adr r3, 8006808 <__ieee754_pow+0x9c8>)
 8006770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006774:	f7ff bbf5 	b.w	8005f62 <__ieee754_pow+0x122>
 8006778:	4622      	mov	r2, r4
 800677a:	462b      	mov	r3, r5
 800677c:	f7f9 fd62 	bl	8000244 <__aeabi_dsub>
 8006780:	4602      	mov	r2, r0
 8006782:	460b      	mov	r3, r1
 8006784:	4640      	mov	r0, r8
 8006786:	4649      	mov	r1, r9
 8006788:	f7fa f98c 	bl	8000aa4 <__aeabi_dcmple>
 800678c:	2800      	cmp	r0, #0
 800678e:	f43f aef7 	beq.w	8006580 <__ieee754_pow+0x740>
 8006792:	e7e5      	b.n	8006760 <__ieee754_pow+0x920>
 8006794:	f04f 0a00 	mov.w	sl, #0
 8006798:	e71d      	b.n	80065d6 <__ieee754_pow+0x796>
 800679a:	4621      	mov	r1, r4
 800679c:	e7d3      	b.n	8006746 <__ieee754_pow+0x906>
 800679e:	2000      	movs	r0, #0
 80067a0:	491d      	ldr	r1, [pc, #116]	; (8006818 <__ieee754_pow+0x9d8>)
 80067a2:	f7ff bbac 	b.w	8005efe <__ieee754_pow+0xbe>
 80067a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067aa:	f7ff bba8 	b.w	8005efe <__ieee754_pow+0xbe>
 80067ae:	4638      	mov	r0, r7
 80067b0:	4641      	mov	r1, r8
 80067b2:	f7ff bba4 	b.w	8005efe <__ieee754_pow+0xbe>
 80067b6:	9200      	str	r2, [sp, #0]
 80067b8:	f7ff bbb4 	b.w	8005f24 <__ieee754_pow+0xe4>
 80067bc:	f3af 8000 	nop.w
 80067c0:	652b82fe 	.word	0x652b82fe
 80067c4:	3c971547 	.word	0x3c971547
 80067c8:	00000000 	.word	0x00000000
 80067cc:	3fe62e43 	.word	0x3fe62e43
 80067d0:	fefa39ef 	.word	0xfefa39ef
 80067d4:	3fe62e42 	.word	0x3fe62e42
 80067d8:	0ca86c39 	.word	0x0ca86c39
 80067dc:	be205c61 	.word	0xbe205c61
 80067e0:	72bea4d0 	.word	0x72bea4d0
 80067e4:	3e663769 	.word	0x3e663769
 80067e8:	c5d26bf1 	.word	0xc5d26bf1
 80067ec:	3ebbbd41 	.word	0x3ebbbd41
 80067f0:	af25de2c 	.word	0xaf25de2c
 80067f4:	3f11566a 	.word	0x3f11566a
 80067f8:	16bebd93 	.word	0x16bebd93
 80067fc:	3f66c16c 	.word	0x3f66c16c
 8006800:	5555553e 	.word	0x5555553e
 8006804:	3fc55555 	.word	0x3fc55555
 8006808:	c2f8f359 	.word	0xc2f8f359
 800680c:	01a56e1f 	.word	0x01a56e1f
 8006810:	3fe00000 	.word	0x3fe00000
 8006814:	000fffff 	.word	0x000fffff
 8006818:	3ff00000 	.word	0x3ff00000
 800681c:	4090cbff 	.word	0x4090cbff
 8006820:	3f6f3400 	.word	0x3f6f3400

08006824 <__ieee754_sqrt>:
 8006824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006828:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8006978 <__ieee754_sqrt+0x154>
 800682c:	4606      	mov	r6, r0
 800682e:	ea3e 0e01 	bics.w	lr, lr, r1
 8006832:	460d      	mov	r5, r1
 8006834:	4607      	mov	r7, r0
 8006836:	460a      	mov	r2, r1
 8006838:	460c      	mov	r4, r1
 800683a:	4603      	mov	r3, r0
 800683c:	d10f      	bne.n	800685e <__ieee754_sqrt+0x3a>
 800683e:	4602      	mov	r2, r0
 8006840:	460b      	mov	r3, r1
 8006842:	f7f9 feb3 	bl	80005ac <__aeabi_dmul>
 8006846:	4602      	mov	r2, r0
 8006848:	460b      	mov	r3, r1
 800684a:	4630      	mov	r0, r6
 800684c:	4629      	mov	r1, r5
 800684e:	f7f9 fcfb 	bl	8000248 <__adddf3>
 8006852:	4606      	mov	r6, r0
 8006854:	460d      	mov	r5, r1
 8006856:	4630      	mov	r0, r6
 8006858:	4629      	mov	r1, r5
 800685a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800685e:	2900      	cmp	r1, #0
 8006860:	dc0e      	bgt.n	8006880 <__ieee754_sqrt+0x5c>
 8006862:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 8006866:	ea5e 0707 	orrs.w	r7, lr, r7
 800686a:	d0f4      	beq.n	8006856 <__ieee754_sqrt+0x32>
 800686c:	b141      	cbz	r1, 8006880 <__ieee754_sqrt+0x5c>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	f7f9 fce7 	bl	8000244 <__aeabi_dsub>
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	f7f9 ffc1 	bl	8000800 <__aeabi_ddiv>
 800687e:	e7e8      	b.n	8006852 <__ieee754_sqrt+0x2e>
 8006880:	1512      	asrs	r2, r2, #20
 8006882:	d10c      	bne.n	800689e <__ieee754_sqrt+0x7a>
 8006884:	2c00      	cmp	r4, #0
 8006886:	d06e      	beq.n	8006966 <__ieee754_sqrt+0x142>
 8006888:	2100      	movs	r1, #0
 800688a:	02e6      	lsls	r6, r4, #11
 800688c:	d56f      	bpl.n	800696e <__ieee754_sqrt+0x14a>
 800688e:	1e48      	subs	r0, r1, #1
 8006890:	1a12      	subs	r2, r2, r0
 8006892:	f1c1 0020 	rsb	r0, r1, #32
 8006896:	fa23 f000 	lsr.w	r0, r3, r0
 800689a:	4304      	orrs	r4, r0
 800689c:	408b      	lsls	r3, r1
 800689e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80068a2:	07d5      	lsls	r5, r2, #31
 80068a4:	f04f 0500 	mov.w	r5, #0
 80068a8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80068ac:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 80068b0:	bf42      	ittt	mi
 80068b2:	0064      	lslmi	r4, r4, #1
 80068b4:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 80068b8:	005b      	lslmi	r3, r3, #1
 80068ba:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 80068be:	1050      	asrs	r0, r2, #1
 80068c0:	4421      	add	r1, r4
 80068c2:	2216      	movs	r2, #22
 80068c4:	462c      	mov	r4, r5
 80068c6:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	19a7      	adds	r7, r4, r6
 80068ce:	428f      	cmp	r7, r1
 80068d0:	bfde      	ittt	le
 80068d2:	1bc9      	suble	r1, r1, r7
 80068d4:	19bc      	addle	r4, r7, r6
 80068d6:	19ad      	addle	r5, r5, r6
 80068d8:	0049      	lsls	r1, r1, #1
 80068da:	3a01      	subs	r2, #1
 80068dc:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80068e0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80068e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80068e8:	d1f0      	bne.n	80068cc <__ieee754_sqrt+0xa8>
 80068ea:	f04f 0e20 	mov.w	lr, #32
 80068ee:	4694      	mov	ip, r2
 80068f0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80068f4:	42a1      	cmp	r1, r4
 80068f6:	eb06 070c 	add.w	r7, r6, ip
 80068fa:	dc02      	bgt.n	8006902 <__ieee754_sqrt+0xde>
 80068fc:	d112      	bne.n	8006924 <__ieee754_sqrt+0x100>
 80068fe:	429f      	cmp	r7, r3
 8006900:	d810      	bhi.n	8006924 <__ieee754_sqrt+0x100>
 8006902:	2f00      	cmp	r7, #0
 8006904:	eb07 0c06 	add.w	ip, r7, r6
 8006908:	da34      	bge.n	8006974 <__ieee754_sqrt+0x150>
 800690a:	f1bc 0f00 	cmp.w	ip, #0
 800690e:	db31      	blt.n	8006974 <__ieee754_sqrt+0x150>
 8006910:	f104 0801 	add.w	r8, r4, #1
 8006914:	1b09      	subs	r1, r1, r4
 8006916:	4644      	mov	r4, r8
 8006918:	429f      	cmp	r7, r3
 800691a:	bf88      	it	hi
 800691c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8006920:	1bdb      	subs	r3, r3, r7
 8006922:	4432      	add	r2, r6
 8006924:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8006928:	f1be 0e01 	subs.w	lr, lr, #1
 800692c:	4439      	add	r1, r7
 800692e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006932:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006936:	d1dd      	bne.n	80068f4 <__ieee754_sqrt+0xd0>
 8006938:	430b      	orrs	r3, r1
 800693a:	d006      	beq.n	800694a <__ieee754_sqrt+0x126>
 800693c:	1c54      	adds	r4, r2, #1
 800693e:	bf0b      	itete	eq
 8006940:	4672      	moveq	r2, lr
 8006942:	3201      	addne	r2, #1
 8006944:	3501      	addeq	r5, #1
 8006946:	f022 0201 	bicne.w	r2, r2, #1
 800694a:	106b      	asrs	r3, r5, #1
 800694c:	0852      	lsrs	r2, r2, #1
 800694e:	07e9      	lsls	r1, r5, #31
 8006950:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006954:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006958:	bf48      	it	mi
 800695a:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800695e:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8006962:	4616      	mov	r6, r2
 8006964:	e777      	b.n	8006856 <__ieee754_sqrt+0x32>
 8006966:	0adc      	lsrs	r4, r3, #11
 8006968:	3a15      	subs	r2, #21
 800696a:	055b      	lsls	r3, r3, #21
 800696c:	e78a      	b.n	8006884 <__ieee754_sqrt+0x60>
 800696e:	0064      	lsls	r4, r4, #1
 8006970:	3101      	adds	r1, #1
 8006972:	e78a      	b.n	800688a <__ieee754_sqrt+0x66>
 8006974:	46a0      	mov	r8, r4
 8006976:	e7cd      	b.n	8006914 <__ieee754_sqrt+0xf0>
 8006978:	7ff00000 	.word	0x7ff00000

0800697c <fabs>:
 800697c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006980:	4770      	bx	lr

08006982 <finite>:
 8006982:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006986:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800698a:	0fc0      	lsrs	r0, r0, #31
 800698c:	4770      	bx	lr

0800698e <matherr>:
 800698e:	2000      	movs	r0, #0
 8006990:	4770      	bx	lr
	...

08006994 <nan>:
 8006994:	2000      	movs	r0, #0
 8006996:	4901      	ldr	r1, [pc, #4]	; (800699c <nan+0x8>)
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop
 800699c:	7ff80000 	.word	0x7ff80000

080069a0 <rint>:
 80069a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069a2:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 80069a6:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 80069aa:	2f13      	cmp	r7, #19
 80069ac:	4602      	mov	r2, r0
 80069ae:	460b      	mov	r3, r1
 80069b0:	4684      	mov	ip, r0
 80069b2:	460c      	mov	r4, r1
 80069b4:	4605      	mov	r5, r0
 80069b6:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80069ba:	dc56      	bgt.n	8006a6a <rint+0xca>
 80069bc:	2f00      	cmp	r7, #0
 80069be:	da29      	bge.n	8006a14 <rint+0x74>
 80069c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80069c4:	4301      	orrs	r1, r0
 80069c6:	d021      	beq.n	8006a0c <rint+0x6c>
 80069c8:	f3c3 0513 	ubfx	r5, r3, #0, #20
 80069cc:	4305      	orrs	r5, r0
 80069ce:	426b      	negs	r3, r5
 80069d0:	432b      	orrs	r3, r5
 80069d2:	0b1b      	lsrs	r3, r3, #12
 80069d4:	0c64      	lsrs	r4, r4, #17
 80069d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069da:	0464      	lsls	r4, r4, #17
 80069dc:	ea43 0104 	orr.w	r1, r3, r4
 80069e0:	4b31      	ldr	r3, [pc, #196]	; (8006aa8 <rint+0x108>)
 80069e2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80069e6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80069ea:	4622      	mov	r2, r4
 80069ec:	462b      	mov	r3, r5
 80069ee:	f7f9 fc2b 	bl	8000248 <__adddf3>
 80069f2:	e9cd 0100 	strd	r0, r1, [sp]
 80069f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069fa:	4622      	mov	r2, r4
 80069fc:	462b      	mov	r3, r5
 80069fe:	f7f9 fc21 	bl	8000244 <__aeabi_dsub>
 8006a02:	4602      	mov	r2, r0
 8006a04:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006a08:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 8006a0c:	4610      	mov	r0, r2
 8006a0e:	4619      	mov	r1, r3
 8006a10:	b003      	add	sp, #12
 8006a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a14:	4925      	ldr	r1, [pc, #148]	; (8006aac <rint+0x10c>)
 8006a16:	4139      	asrs	r1, r7
 8006a18:	ea03 0001 	and.w	r0, r3, r1
 8006a1c:	4310      	orrs	r0, r2
 8006a1e:	d0f5      	beq.n	8006a0c <rint+0x6c>
 8006a20:	084b      	lsrs	r3, r1, #1
 8006a22:	ea04 0203 	and.w	r2, r4, r3
 8006a26:	ea52 050c 	orrs.w	r5, r2, ip
 8006a2a:	d00a      	beq.n	8006a42 <rint+0xa2>
 8006a2c:	ea24 0303 	bic.w	r3, r4, r3
 8006a30:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8006a34:	2f13      	cmp	r7, #19
 8006a36:	bf0c      	ite	eq
 8006a38:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8006a3c:	2500      	movne	r5, #0
 8006a3e:	413c      	asrs	r4, r7
 8006a40:	431c      	orrs	r4, r3
 8006a42:	4b19      	ldr	r3, [pc, #100]	; (8006aa8 <rint+0x108>)
 8006a44:	4621      	mov	r1, r4
 8006a46:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	e9d6 4500 	ldrd	r4, r5, [r6]
 8006a50:	4622      	mov	r2, r4
 8006a52:	462b      	mov	r3, r5
 8006a54:	f7f9 fbf8 	bl	8000248 <__adddf3>
 8006a58:	e9cd 0100 	strd	r0, r1, [sp]
 8006a5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a60:	4622      	mov	r2, r4
 8006a62:	462b      	mov	r3, r5
 8006a64:	f7f9 fbee 	bl	8000244 <__aeabi_dsub>
 8006a68:	e006      	b.n	8006a78 <rint+0xd8>
 8006a6a:	2f33      	cmp	r7, #51	; 0x33
 8006a6c:	dd07      	ble.n	8006a7e <rint+0xde>
 8006a6e:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8006a72:	d1cb      	bne.n	8006a0c <rint+0x6c>
 8006a74:	f7f9 fbe8 	bl	8000248 <__adddf3>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	e7c6      	b.n	8006a0c <rint+0x6c>
 8006a7e:	f04f 31ff 	mov.w	r1, #4294967295
 8006a82:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 8006a86:	fa21 f10e 	lsr.w	r1, r1, lr
 8006a8a:	4208      	tst	r0, r1
 8006a8c:	d0be      	beq.n	8006a0c <rint+0x6c>
 8006a8e:	084b      	lsrs	r3, r1, #1
 8006a90:	4218      	tst	r0, r3
 8006a92:	bf1f      	itttt	ne
 8006a94:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8006a98:	ea20 0303 	bicne.w	r3, r0, r3
 8006a9c:	fa45 fe0e 	asrne.w	lr, r5, lr
 8006aa0:	ea4e 0503 	orrne.w	r5, lr, r3
 8006aa4:	e7cd      	b.n	8006a42 <rint+0xa2>
 8006aa6:	bf00      	nop
 8006aa8:	08007060 	.word	0x08007060
 8006aac:	000fffff 	.word	0x000fffff

08006ab0 <scalbn>:
 8006ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ab2:	4616      	mov	r6, r2
 8006ab4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006ab8:	4604      	mov	r4, r0
 8006aba:	460d      	mov	r5, r1
 8006abc:	460b      	mov	r3, r1
 8006abe:	b98a      	cbnz	r2, 8006ae4 <scalbn+0x34>
 8006ac0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006ac4:	4303      	orrs	r3, r0
 8006ac6:	d035      	beq.n	8006b34 <scalbn+0x84>
 8006ac8:	2200      	movs	r2, #0
 8006aca:	4b2d      	ldr	r3, [pc, #180]	; (8006b80 <scalbn+0xd0>)
 8006acc:	f7f9 fd6e 	bl	80005ac <__aeabi_dmul>
 8006ad0:	4a2c      	ldr	r2, [pc, #176]	; (8006b84 <scalbn+0xd4>)
 8006ad2:	4604      	mov	r4, r0
 8006ad4:	4296      	cmp	r6, r2
 8006ad6:	460d      	mov	r5, r1
 8006ad8:	460b      	mov	r3, r1
 8006ada:	da0e      	bge.n	8006afa <scalbn+0x4a>
 8006adc:	a324      	add	r3, pc, #144	; (adr r3, 8006b70 <scalbn+0xc0>)
 8006ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae2:	e01c      	b.n	8006b1e <scalbn+0x6e>
 8006ae4:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8006ae8:	42ba      	cmp	r2, r7
 8006aea:	d109      	bne.n	8006b00 <scalbn+0x50>
 8006aec:	4602      	mov	r2, r0
 8006aee:	460b      	mov	r3, r1
 8006af0:	f7f9 fbaa 	bl	8000248 <__adddf3>
 8006af4:	4604      	mov	r4, r0
 8006af6:	460d      	mov	r5, r1
 8006af8:	e01c      	b.n	8006b34 <scalbn+0x84>
 8006afa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006afe:	3a36      	subs	r2, #54	; 0x36
 8006b00:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006b04:	4432      	add	r2, r6
 8006b06:	428a      	cmp	r2, r1
 8006b08:	dd0c      	ble.n	8006b24 <scalbn+0x74>
 8006b0a:	4622      	mov	r2, r4
 8006b0c:	462b      	mov	r3, r5
 8006b0e:	a11a      	add	r1, pc, #104	; (adr r1, 8006b78 <scalbn+0xc8>)
 8006b10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b14:	f000 f83a 	bl	8006b8c <copysign>
 8006b18:	a317      	add	r3, pc, #92	; (adr r3, 8006b78 <scalbn+0xc8>)
 8006b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b1e:	f7f9 fd45 	bl	80005ac <__aeabi_dmul>
 8006b22:	e7e7      	b.n	8006af4 <scalbn+0x44>
 8006b24:	2a00      	cmp	r2, #0
 8006b26:	dd08      	ble.n	8006b3a <scalbn+0x8a>
 8006b28:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006b2c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006b30:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006b34:	4620      	mov	r0, r4
 8006b36:	4629      	mov	r1, r5
 8006b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b3a:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006b3e:	da0b      	bge.n	8006b58 <scalbn+0xa8>
 8006b40:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006b44:	429e      	cmp	r6, r3
 8006b46:	4622      	mov	r2, r4
 8006b48:	462b      	mov	r3, r5
 8006b4a:	dce0      	bgt.n	8006b0e <scalbn+0x5e>
 8006b4c:	a108      	add	r1, pc, #32	; (adr r1, 8006b70 <scalbn+0xc0>)
 8006b4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b52:	f000 f81b 	bl	8006b8c <copysign>
 8006b56:	e7c1      	b.n	8006adc <scalbn+0x2c>
 8006b58:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006b5c:	3236      	adds	r2, #54	; 0x36
 8006b5e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006b62:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006b66:	4620      	mov	r0, r4
 8006b68:	4629      	mov	r1, r5
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	4b06      	ldr	r3, [pc, #24]	; (8006b88 <scalbn+0xd8>)
 8006b6e:	e7d6      	b.n	8006b1e <scalbn+0x6e>
 8006b70:	c2f8f359 	.word	0xc2f8f359
 8006b74:	01a56e1f 	.word	0x01a56e1f
 8006b78:	8800759c 	.word	0x8800759c
 8006b7c:	7e37e43c 	.word	0x7e37e43c
 8006b80:	43500000 	.word	0x43500000
 8006b84:	ffff3cb0 	.word	0xffff3cb0
 8006b88:	3c900000 	.word	0x3c900000

08006b8c <copysign>:
 8006b8c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8006b90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b94:	ea42 0103 	orr.w	r1, r2, r3
 8006b98:	4770      	bx	lr
	...

08006b9c <calloc>:
 8006b9c:	4b02      	ldr	r3, [pc, #8]	; (8006ba8 <calloc+0xc>)
 8006b9e:	460a      	mov	r2, r1
 8006ba0:	4601      	mov	r1, r0
 8006ba2:	6818      	ldr	r0, [r3, #0]
 8006ba4:	f000 b84a 	b.w	8006c3c <_calloc_r>
 8006ba8:	20000014 	.word	0x20000014

08006bac <__cxa_atexit>:
 8006bac:	b510      	push	{r4, lr}
 8006bae:	4c05      	ldr	r4, [pc, #20]	; (8006bc4 <__cxa_atexit+0x18>)
 8006bb0:	4613      	mov	r3, r2
 8006bb2:	b12c      	cbz	r4, 8006bc0 <__cxa_atexit+0x14>
 8006bb4:	460a      	mov	r2, r1
 8006bb6:	4601      	mov	r1, r0
 8006bb8:	2002      	movs	r0, #2
 8006bba:	f3af 8000 	nop.w
 8006bbe:	bd10      	pop	{r4, pc}
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	bd10      	pop	{r4, pc}
 8006bc4:	00000000 	.word	0x00000000

08006bc8 <__errno>:
 8006bc8:	4b01      	ldr	r3, [pc, #4]	; (8006bd0 <__errno+0x8>)
 8006bca:	6818      	ldr	r0, [r3, #0]
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop
 8006bd0:	20000014 	.word	0x20000014

08006bd4 <__libc_init_array>:
 8006bd4:	b570      	push	{r4, r5, r6, lr}
 8006bd6:	2500      	movs	r5, #0
 8006bd8:	4e0c      	ldr	r6, [pc, #48]	; (8006c0c <__libc_init_array+0x38>)
 8006bda:	4c0d      	ldr	r4, [pc, #52]	; (8006c10 <__libc_init_array+0x3c>)
 8006bdc:	1ba4      	subs	r4, r4, r6
 8006bde:	10a4      	asrs	r4, r4, #2
 8006be0:	42a5      	cmp	r5, r4
 8006be2:	d109      	bne.n	8006bf8 <__libc_init_array+0x24>
 8006be4:	f000 f94a 	bl	8006e7c <_init>
 8006be8:	2500      	movs	r5, #0
 8006bea:	4e0a      	ldr	r6, [pc, #40]	; (8006c14 <__libc_init_array+0x40>)
 8006bec:	4c0a      	ldr	r4, [pc, #40]	; (8006c18 <__libc_init_array+0x44>)
 8006bee:	1ba4      	subs	r4, r4, r6
 8006bf0:	10a4      	asrs	r4, r4, #2
 8006bf2:	42a5      	cmp	r5, r4
 8006bf4:	d105      	bne.n	8006c02 <__libc_init_array+0x2e>
 8006bf6:	bd70      	pop	{r4, r5, r6, pc}
 8006bf8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006bfc:	4798      	blx	r3
 8006bfe:	3501      	adds	r5, #1
 8006c00:	e7ee      	b.n	8006be0 <__libc_init_array+0xc>
 8006c02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c06:	4798      	blx	r3
 8006c08:	3501      	adds	r5, #1
 8006c0a:	e7f2      	b.n	8006bf2 <__libc_init_array+0x1e>
 8006c0c:	08007370 	.word	0x08007370
 8006c10:	08007370 	.word	0x08007370
 8006c14:	08007370 	.word	0x08007370
 8006c18:	08007380 	.word	0x08007380

08006c1c <free>:
 8006c1c:	4b02      	ldr	r3, [pc, #8]	; (8006c28 <free+0xc>)
 8006c1e:	4601      	mov	r1, r0
 8006c20:	6818      	ldr	r0, [r3, #0]
 8006c22:	f000 b819 	b.w	8006c58 <_free_r>
 8006c26:	bf00      	nop
 8006c28:	20000014 	.word	0x20000014

08006c2c <memset>:
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	4402      	add	r2, r0
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d100      	bne.n	8006c36 <memset+0xa>
 8006c34:	4770      	bx	lr
 8006c36:	f803 1b01 	strb.w	r1, [r3], #1
 8006c3a:	e7f9      	b.n	8006c30 <memset+0x4>

08006c3c <_calloc_r>:
 8006c3c:	b538      	push	{r3, r4, r5, lr}
 8006c3e:	fb02 f401 	mul.w	r4, r2, r1
 8006c42:	4621      	mov	r1, r4
 8006c44:	f000 f854 	bl	8006cf0 <_malloc_r>
 8006c48:	4605      	mov	r5, r0
 8006c4a:	b118      	cbz	r0, 8006c54 <_calloc_r+0x18>
 8006c4c:	4622      	mov	r2, r4
 8006c4e:	2100      	movs	r1, #0
 8006c50:	f7ff ffec 	bl	8006c2c <memset>
 8006c54:	4628      	mov	r0, r5
 8006c56:	bd38      	pop	{r3, r4, r5, pc}

08006c58 <_free_r>:
 8006c58:	b538      	push	{r3, r4, r5, lr}
 8006c5a:	4605      	mov	r5, r0
 8006c5c:	2900      	cmp	r1, #0
 8006c5e:	d043      	beq.n	8006ce8 <_free_r+0x90>
 8006c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c64:	1f0c      	subs	r4, r1, #4
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	bfb8      	it	lt
 8006c6a:	18e4      	addlt	r4, r4, r3
 8006c6c:	f000 f8ae 	bl	8006dcc <__malloc_lock>
 8006c70:	4a1e      	ldr	r2, [pc, #120]	; (8006cec <_free_r+0x94>)
 8006c72:	6813      	ldr	r3, [r2, #0]
 8006c74:	4610      	mov	r0, r2
 8006c76:	b933      	cbnz	r3, 8006c86 <_free_r+0x2e>
 8006c78:	6063      	str	r3, [r4, #4]
 8006c7a:	6014      	str	r4, [r2, #0]
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c82:	f000 b8a4 	b.w	8006dce <__malloc_unlock>
 8006c86:	42a3      	cmp	r3, r4
 8006c88:	d90b      	bls.n	8006ca2 <_free_r+0x4a>
 8006c8a:	6821      	ldr	r1, [r4, #0]
 8006c8c:	1862      	adds	r2, r4, r1
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	bf01      	itttt	eq
 8006c92:	681a      	ldreq	r2, [r3, #0]
 8006c94:	685b      	ldreq	r3, [r3, #4]
 8006c96:	1852      	addeq	r2, r2, r1
 8006c98:	6022      	streq	r2, [r4, #0]
 8006c9a:	6063      	str	r3, [r4, #4]
 8006c9c:	6004      	str	r4, [r0, #0]
 8006c9e:	e7ed      	b.n	8006c7c <_free_r+0x24>
 8006ca0:	4613      	mov	r3, r2
 8006ca2:	685a      	ldr	r2, [r3, #4]
 8006ca4:	b10a      	cbz	r2, 8006caa <_free_r+0x52>
 8006ca6:	42a2      	cmp	r2, r4
 8006ca8:	d9fa      	bls.n	8006ca0 <_free_r+0x48>
 8006caa:	6819      	ldr	r1, [r3, #0]
 8006cac:	1858      	adds	r0, r3, r1
 8006cae:	42a0      	cmp	r0, r4
 8006cb0:	d10b      	bne.n	8006cca <_free_r+0x72>
 8006cb2:	6820      	ldr	r0, [r4, #0]
 8006cb4:	4401      	add	r1, r0
 8006cb6:	1858      	adds	r0, r3, r1
 8006cb8:	4282      	cmp	r2, r0
 8006cba:	6019      	str	r1, [r3, #0]
 8006cbc:	d1de      	bne.n	8006c7c <_free_r+0x24>
 8006cbe:	6810      	ldr	r0, [r2, #0]
 8006cc0:	6852      	ldr	r2, [r2, #4]
 8006cc2:	4401      	add	r1, r0
 8006cc4:	6019      	str	r1, [r3, #0]
 8006cc6:	605a      	str	r2, [r3, #4]
 8006cc8:	e7d8      	b.n	8006c7c <_free_r+0x24>
 8006cca:	d902      	bls.n	8006cd2 <_free_r+0x7a>
 8006ccc:	230c      	movs	r3, #12
 8006cce:	602b      	str	r3, [r5, #0]
 8006cd0:	e7d4      	b.n	8006c7c <_free_r+0x24>
 8006cd2:	6820      	ldr	r0, [r4, #0]
 8006cd4:	1821      	adds	r1, r4, r0
 8006cd6:	428a      	cmp	r2, r1
 8006cd8:	bf01      	itttt	eq
 8006cda:	6811      	ldreq	r1, [r2, #0]
 8006cdc:	6852      	ldreq	r2, [r2, #4]
 8006cde:	1809      	addeq	r1, r1, r0
 8006ce0:	6021      	streq	r1, [r4, #0]
 8006ce2:	6062      	str	r2, [r4, #4]
 8006ce4:	605c      	str	r4, [r3, #4]
 8006ce6:	e7c9      	b.n	8006c7c <_free_r+0x24>
 8006ce8:	bd38      	pop	{r3, r4, r5, pc}
 8006cea:	bf00      	nop
 8006cec:	200001c0 	.word	0x200001c0

08006cf0 <_malloc_r>:
 8006cf0:	b570      	push	{r4, r5, r6, lr}
 8006cf2:	1ccd      	adds	r5, r1, #3
 8006cf4:	f025 0503 	bic.w	r5, r5, #3
 8006cf8:	3508      	adds	r5, #8
 8006cfa:	2d0c      	cmp	r5, #12
 8006cfc:	bf38      	it	cc
 8006cfe:	250c      	movcc	r5, #12
 8006d00:	2d00      	cmp	r5, #0
 8006d02:	4606      	mov	r6, r0
 8006d04:	db01      	blt.n	8006d0a <_malloc_r+0x1a>
 8006d06:	42a9      	cmp	r1, r5
 8006d08:	d903      	bls.n	8006d12 <_malloc_r+0x22>
 8006d0a:	230c      	movs	r3, #12
 8006d0c:	6033      	str	r3, [r6, #0]
 8006d0e:	2000      	movs	r0, #0
 8006d10:	bd70      	pop	{r4, r5, r6, pc}
 8006d12:	f000 f85b 	bl	8006dcc <__malloc_lock>
 8006d16:	4a23      	ldr	r2, [pc, #140]	; (8006da4 <_malloc_r+0xb4>)
 8006d18:	6814      	ldr	r4, [r2, #0]
 8006d1a:	4621      	mov	r1, r4
 8006d1c:	b991      	cbnz	r1, 8006d44 <_malloc_r+0x54>
 8006d1e:	4c22      	ldr	r4, [pc, #136]	; (8006da8 <_malloc_r+0xb8>)
 8006d20:	6823      	ldr	r3, [r4, #0]
 8006d22:	b91b      	cbnz	r3, 8006d2c <_malloc_r+0x3c>
 8006d24:	4630      	mov	r0, r6
 8006d26:	f000 f841 	bl	8006dac <_sbrk_r>
 8006d2a:	6020      	str	r0, [r4, #0]
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	4630      	mov	r0, r6
 8006d30:	f000 f83c 	bl	8006dac <_sbrk_r>
 8006d34:	1c43      	adds	r3, r0, #1
 8006d36:	d126      	bne.n	8006d86 <_malloc_r+0x96>
 8006d38:	230c      	movs	r3, #12
 8006d3a:	4630      	mov	r0, r6
 8006d3c:	6033      	str	r3, [r6, #0]
 8006d3e:	f000 f846 	bl	8006dce <__malloc_unlock>
 8006d42:	e7e4      	b.n	8006d0e <_malloc_r+0x1e>
 8006d44:	680b      	ldr	r3, [r1, #0]
 8006d46:	1b5b      	subs	r3, r3, r5
 8006d48:	d41a      	bmi.n	8006d80 <_malloc_r+0x90>
 8006d4a:	2b0b      	cmp	r3, #11
 8006d4c:	d90f      	bls.n	8006d6e <_malloc_r+0x7e>
 8006d4e:	600b      	str	r3, [r1, #0]
 8006d50:	18cc      	adds	r4, r1, r3
 8006d52:	50cd      	str	r5, [r1, r3]
 8006d54:	4630      	mov	r0, r6
 8006d56:	f000 f83a 	bl	8006dce <__malloc_unlock>
 8006d5a:	f104 000b 	add.w	r0, r4, #11
 8006d5e:	1d23      	adds	r3, r4, #4
 8006d60:	f020 0007 	bic.w	r0, r0, #7
 8006d64:	1ac3      	subs	r3, r0, r3
 8006d66:	d01b      	beq.n	8006da0 <_malloc_r+0xb0>
 8006d68:	425a      	negs	r2, r3
 8006d6a:	50e2      	str	r2, [r4, r3]
 8006d6c:	bd70      	pop	{r4, r5, r6, pc}
 8006d6e:	428c      	cmp	r4, r1
 8006d70:	bf0b      	itete	eq
 8006d72:	6863      	ldreq	r3, [r4, #4]
 8006d74:	684b      	ldrne	r3, [r1, #4]
 8006d76:	6013      	streq	r3, [r2, #0]
 8006d78:	6063      	strne	r3, [r4, #4]
 8006d7a:	bf18      	it	ne
 8006d7c:	460c      	movne	r4, r1
 8006d7e:	e7e9      	b.n	8006d54 <_malloc_r+0x64>
 8006d80:	460c      	mov	r4, r1
 8006d82:	6849      	ldr	r1, [r1, #4]
 8006d84:	e7ca      	b.n	8006d1c <_malloc_r+0x2c>
 8006d86:	1cc4      	adds	r4, r0, #3
 8006d88:	f024 0403 	bic.w	r4, r4, #3
 8006d8c:	42a0      	cmp	r0, r4
 8006d8e:	d005      	beq.n	8006d9c <_malloc_r+0xac>
 8006d90:	1a21      	subs	r1, r4, r0
 8006d92:	4630      	mov	r0, r6
 8006d94:	f000 f80a 	bl	8006dac <_sbrk_r>
 8006d98:	3001      	adds	r0, #1
 8006d9a:	d0cd      	beq.n	8006d38 <_malloc_r+0x48>
 8006d9c:	6025      	str	r5, [r4, #0]
 8006d9e:	e7d9      	b.n	8006d54 <_malloc_r+0x64>
 8006da0:	bd70      	pop	{r4, r5, r6, pc}
 8006da2:	bf00      	nop
 8006da4:	200001c0 	.word	0x200001c0
 8006da8:	200001c4 	.word	0x200001c4

08006dac <_sbrk_r>:
 8006dac:	b538      	push	{r3, r4, r5, lr}
 8006dae:	2300      	movs	r3, #0
 8006db0:	4c05      	ldr	r4, [pc, #20]	; (8006dc8 <_sbrk_r+0x1c>)
 8006db2:	4605      	mov	r5, r0
 8006db4:	4608      	mov	r0, r1
 8006db6:	6023      	str	r3, [r4, #0]
 8006db8:	f7fc fcc4 	bl	8003744 <_sbrk>
 8006dbc:	1c43      	adds	r3, r0, #1
 8006dbe:	d102      	bne.n	8006dc6 <_sbrk_r+0x1a>
 8006dc0:	6823      	ldr	r3, [r4, #0]
 8006dc2:	b103      	cbz	r3, 8006dc6 <_sbrk_r+0x1a>
 8006dc4:	602b      	str	r3, [r5, #0]
 8006dc6:	bd38      	pop	{r3, r4, r5, pc}
 8006dc8:	20000490 	.word	0x20000490

08006dcc <__malloc_lock>:
 8006dcc:	4770      	bx	lr

08006dce <__malloc_unlock>:
 8006dce:	4770      	bx	lr

08006dd0 <abort>:
 8006dd0:	b508      	push	{r3, lr}
 8006dd2:	2006      	movs	r0, #6
 8006dd4:	f000 f836 	bl	8006e44 <raise>
 8006dd8:	2001      	movs	r0, #1
 8006dda:	f7fc fcad 	bl	8003738 <_exit>

08006dde <memcpy>:
 8006dde:	b510      	push	{r4, lr}
 8006de0:	1e43      	subs	r3, r0, #1
 8006de2:	440a      	add	r2, r1
 8006de4:	4291      	cmp	r1, r2
 8006de6:	d100      	bne.n	8006dea <memcpy+0xc>
 8006de8:	bd10      	pop	{r4, pc}
 8006dea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006dee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006df2:	e7f7      	b.n	8006de4 <memcpy+0x6>

08006df4 <_raise_r>:
 8006df4:	291f      	cmp	r1, #31
 8006df6:	b538      	push	{r3, r4, r5, lr}
 8006df8:	4604      	mov	r4, r0
 8006dfa:	460d      	mov	r5, r1
 8006dfc:	d904      	bls.n	8006e08 <_raise_r+0x14>
 8006dfe:	2316      	movs	r3, #22
 8006e00:	6003      	str	r3, [r0, #0]
 8006e02:	f04f 30ff 	mov.w	r0, #4294967295
 8006e06:	bd38      	pop	{r3, r4, r5, pc}
 8006e08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006e0a:	b112      	cbz	r2, 8006e12 <_raise_r+0x1e>
 8006e0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e10:	b94b      	cbnz	r3, 8006e26 <_raise_r+0x32>
 8006e12:	4620      	mov	r0, r4
 8006e14:	f000 f830 	bl	8006e78 <_getpid_r>
 8006e18:	462a      	mov	r2, r5
 8006e1a:	4601      	mov	r1, r0
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e22:	f000 b817 	b.w	8006e54 <_kill_r>
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d00a      	beq.n	8006e40 <_raise_r+0x4c>
 8006e2a:	1c59      	adds	r1, r3, #1
 8006e2c:	d103      	bne.n	8006e36 <_raise_r+0x42>
 8006e2e:	2316      	movs	r3, #22
 8006e30:	6003      	str	r3, [r0, #0]
 8006e32:	2001      	movs	r0, #1
 8006e34:	bd38      	pop	{r3, r4, r5, pc}
 8006e36:	2400      	movs	r4, #0
 8006e38:	4628      	mov	r0, r5
 8006e3a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006e3e:	4798      	blx	r3
 8006e40:	2000      	movs	r0, #0
 8006e42:	bd38      	pop	{r3, r4, r5, pc}

08006e44 <raise>:
 8006e44:	4b02      	ldr	r3, [pc, #8]	; (8006e50 <raise+0xc>)
 8006e46:	4601      	mov	r1, r0
 8006e48:	6818      	ldr	r0, [r3, #0]
 8006e4a:	f7ff bfd3 	b.w	8006df4 <_raise_r>
 8006e4e:	bf00      	nop
 8006e50:	20000014 	.word	0x20000014

08006e54 <_kill_r>:
 8006e54:	b538      	push	{r3, r4, r5, lr}
 8006e56:	2300      	movs	r3, #0
 8006e58:	4c06      	ldr	r4, [pc, #24]	; (8006e74 <_kill_r+0x20>)
 8006e5a:	4605      	mov	r5, r0
 8006e5c:	4608      	mov	r0, r1
 8006e5e:	4611      	mov	r1, r2
 8006e60:	6023      	str	r3, [r4, #0]
 8006e62:	f7fc fc61 	bl	8003728 <_kill>
 8006e66:	1c43      	adds	r3, r0, #1
 8006e68:	d102      	bne.n	8006e70 <_kill_r+0x1c>
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	b103      	cbz	r3, 8006e70 <_kill_r+0x1c>
 8006e6e:	602b      	str	r3, [r5, #0]
 8006e70:	bd38      	pop	{r3, r4, r5, pc}
 8006e72:	bf00      	nop
 8006e74:	20000490 	.word	0x20000490

08006e78 <_getpid_r>:
 8006e78:	f7fc bc54 	b.w	8003724 <_getpid>

08006e7c <_init>:
 8006e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e7e:	bf00      	nop
 8006e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e82:	bc08      	pop	{r3}
 8006e84:	469e      	mov	lr, r3
 8006e86:	4770      	bx	lr

08006e88 <_fini>:
 8006e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e8a:	bf00      	nop
 8006e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e8e:	bc08      	pop	{r3}
 8006e90:	469e      	mov	lr, r3
 8006e92:	4770      	bx	lr
