Timing Analyzer report for processor_8085_single
Thu May 20 15:02:50 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; processor_8085_single                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.2%      ;
;     Processor 3            ;  10.3%      ;
;     Processor 4            ;   9.3%      ;
;     Processors 5-6         ;   6.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk1                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk1 }                                            ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 80.000 ; 12.5 MHz  ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk1   ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 34.98 MHz ; 34.98 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 51.412 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk1                                            ; 9.834  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.752 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 51.412 ; pc[6]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.059     ; 28.524     ;
; 51.499 ; pc[5]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.059     ; 28.437     ;
; 51.508 ; pc[1]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.061     ; 28.426     ;
; 51.577 ; pc[7]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.061     ; 28.357     ;
; 51.797 ; pc[4]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.081     ; 28.117     ;
; 51.820 ; pc[2]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.061     ; 28.114     ;
; 51.901 ; pc[3]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.076     ; 28.018     ;
; 51.903 ; pc[0]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.076     ; 28.016     ;
; 52.764 ; pc[6]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.061     ; 27.170     ;
; 52.851 ; pc[5]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.061     ; 27.083     ;
; 52.860 ; pc[1]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.063     ; 27.072     ;
; 52.929 ; pc[7]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.063     ; 27.003     ;
; 53.149 ; pc[4]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.083     ; 26.763     ;
; 53.172 ; pc[2]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.063     ; 26.760     ;
; 53.251 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.697     ;
; 53.251 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.697     ;
; 53.253 ; pc[3]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.078     ; 26.664     ;
; 53.255 ; pc[0]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.078     ; 26.662     ;
; 53.305 ; pc[6]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 26.635     ;
; 53.345 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.603     ;
; 53.345 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.603     ;
; 53.377 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.569     ;
; 53.377 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.569     ;
; 53.392 ; pc[5]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 26.548     ;
; 53.401 ; pc[1]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.057     ; 26.537     ;
; 53.426 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.520     ;
; 53.426 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.520     ;
; 53.465 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.057     ; 26.473     ;
; 53.467 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.057     ; 26.471     ;
; 53.470 ; pc[7]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.057     ; 26.468     ;
; 53.559 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.057     ; 26.379     ;
; 53.561 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.057     ; 26.377     ;
; 53.591 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.059     ; 26.345     ;
; 53.593 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.059     ; 26.343     ;
; 53.626 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.320     ;
; 53.626 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.320     ;
; 53.640 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.059     ; 26.296     ;
; 53.642 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.059     ; 26.294     ;
; 53.662 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.286     ;
; 53.663 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.285     ;
; 53.679 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.269     ;
; 53.685 ; pc[6]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 26.255     ;
; 53.690 ; pc[4]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.077     ; 26.228     ;
; 53.698 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.069     ; 26.228     ;
; 53.698 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.069     ; 26.228     ;
; 53.699 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.064     ; 26.232     ;
; 53.699 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.064     ; 26.232     ;
; 53.713 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.056     ; 26.226     ;
; 53.713 ; pc[2]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.057     ; 26.225     ;
; 53.726 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.064     ; 26.205     ;
; 53.726 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.064     ; 26.205     ;
; 53.747 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.056     ; 26.192     ;
; 53.756 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.192     ;
; 53.757 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.191     ;
; 53.769 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.044     ; 26.182     ;
; 53.772 ; pc[5]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 26.168     ;
; 53.773 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.175     ;
; 53.781 ; pc[1]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.057     ; 26.157     ;
; 53.788 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.158     ;
; 53.789 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.157     ;
; 53.794 ; pc[3]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.072     ; 26.129     ;
; 53.796 ; pc[0]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.072     ; 26.127     ;
; 53.805 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.141     ;
; 53.807 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.056     ; 26.132     ;
; 53.837 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.109     ;
; 53.838 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.108     ;
; 53.839 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.058     ; 26.098     ;
; 53.840 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.059     ; 26.096     ;
; 53.841 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.056     ; 26.098     ;
; 53.842 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.059     ; 26.094     ;
; 53.850 ; pc[7]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.057     ; 26.088     ;
; 53.854 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.092     ;
; 53.863 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.044     ; 26.088     ;
; 53.873 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.058     ; 26.064     ;
; 53.888 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.058     ; 26.049     ;
; 53.895 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.046     ; 26.054     ;
; 53.912 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.079     ; 26.004     ;
; 53.913 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.074     ; 26.008     ;
; 53.914 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~49 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 26.033     ;
; 53.914 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.079     ; 26.002     ;
; 53.915 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.074     ; 26.006     ;
; 53.916 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~41 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 26.031     ;
; 53.919 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~20 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.058     ; 26.018     ;
; 53.922 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.058     ; 26.015     ;
; 53.940 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.074     ; 25.981     ;
; 53.942 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~9  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.006     ;
; 53.942 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.074     ; 25.979     ;
; 53.943 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~57 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.003     ;
; 53.943 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~33 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 26.003     ;
; 53.944 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~25 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 26.004     ;
; 53.944 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.046     ; 26.005     ;
; 53.957 ; pc[6]     ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.071     ; 25.967     ;
; 53.980 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~1  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.044     ; 25.971     ;
; 53.998 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~47 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 25.949     ;
; 54.001 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~49 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 25.946     ;
; 54.003 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~41 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 25.944     ;
; 54.010 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~49 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.050     ; 25.935     ;
; 54.012 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~41 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.050     ; 25.933     ;
; 54.013 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~20 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.058     ; 25.924     ;
; 54.029 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~9  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 25.919     ;
+--------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.359 ; flag:z_flag|out                    ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; flag:cy_flag|out                   ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.550 ; pc[6]                              ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; pc[5]                              ; pc[5]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.556 ; pc[1]                              ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.774      ;
; 0.578 ; pc[3]                              ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.798      ;
; 0.681 ; ACC_8085:ACC1|out[5]               ; ACC_8085:ACC1|out[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.900      ;
; 0.686 ; pc[2]                              ; pc[2]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.904      ;
; 0.705 ; pc[7]                              ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.923      ;
; 0.715 ; pc[4]                              ; pc[4]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.934      ;
; 0.871 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.090      ;
; 0.892 ; ACC_8085:ACC1|out[7]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.111      ;
; 0.904 ; pc[0]                              ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.124      ;
; 1.060 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[0]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.279      ;
; 1.071 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~1015                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.290      ;
; 1.161 ; ACC_8085:ACC1|out[4]               ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.380      ;
; 1.206 ; ACC_8085:ACC1|out[1]               ; ACC_8085:ACC1|out[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.425      ;
; 1.214 ; ACC_8085:ACC1|out[2]               ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.433      ;
; 1.500 ; RF_8085_single:RF1|regfile_8085~6  ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.718      ;
; 1.620 ; RF_8085_single:RF1|regfile_8085~27 ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.851      ;
; 1.634 ; pc[5]                              ; RF_8085_single:RF1|regfile_8085~21 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.867      ;
; 1.723 ; RF_8085_single:RF1|regfile_8085~22 ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.941      ;
; 1.852 ; ACC_8085:ACC1|out[2]               ; RF_8085_single:RF1|regfile_8085~18 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.067      ;
; 1.863 ; pc[7]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.079      ;
; 1.904 ; pc[5]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.123      ;
; 1.913 ; pc[5]                              ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.132      ;
; 1.943 ; RF_8085_single:RF1|regfile_8085~27 ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.162      ;
; 1.948 ; RF_8085_single:RF1|regfile_8085~56 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.179      ;
; 1.959 ; pc[6]                              ; RF_8085_single:RF1|regfile_8085~22 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.178      ;
; 1.960 ; pc[6]                              ; RF_8085_single:RF1|regfile_8085~6  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.179      ;
; 1.982 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3255                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.204      ;
; 1.987 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3031                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.211      ;
; 1.988 ; RF_8085_single:RF1|regfile_8085~19 ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.220      ;
; 1.993 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.212      ;
; 2.000 ; ACC_8085:ACC1|out[6]               ; DM_8085:DM1|DM~3318                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.234      ;
; 2.068 ; ACC_8085:ACC1|out[5]               ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.282      ;
; 2.071 ; pc[6]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.290      ;
; 2.076 ; pc[1]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.298      ;
; 2.079 ; pc[3]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.288      ;
; 2.089 ; RF_8085_single:RF1|regfile_8085~46 ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.302      ;
; 2.090 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~4087                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.312      ;
; 2.090 ; ACC_8085:ACC1|out[6]               ; RF_8085_single:RF1|regfile_8085~22 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.318      ;
; 2.091 ; ACC_8085:ACC1|out[6]               ; RF_8085_single:RF1|regfile_8085~6  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.319      ;
; 2.111 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~407                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.335      ;
; 2.111 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2455                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.335      ;
; 2.132 ; pc[0]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 2.325      ;
; 2.133 ; RF_8085_single:RF1|regfile_8085~59 ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.356      ;
; 2.156 ; pc[4]                              ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.355      ;
; 2.169 ; ACC_8085:ACC1|out[6]               ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.387      ;
; 2.200 ; RF_8085_single:RF1|regfile_8085~33 ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.408      ;
; 2.216 ; ACC_8085:ACC1|out[2]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.433      ;
; 2.217 ; ACC_8085:ACC1|out[7]               ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.434      ;
; 2.230 ; pc[5]                              ; RF_8085_single:RF1|regfile_8085~22 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.449      ;
; 2.231 ; pc[5]                              ; RF_8085_single:RF1|regfile_8085~6  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.450      ;
; 2.240 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3623                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.453      ;
; 2.243 ; pc[2]                              ; DM_8085:DM1|DM~3316                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.465      ;
; 2.260 ; RF_8085_single:RF1|regfile_8085~60 ; pc[4]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.496      ;
; 2.261 ; RF_8085_single:RF1|regfile_8085~24 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.482      ;
; 2.266 ; pc[7]                              ; DM_8085:DM1|DM~3316                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.488      ;
; 2.282 ; RF_8085_single:RF1|regfile_8085~60 ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.503      ;
; 2.293 ; RF_8085_single:RF1|regfile_8085~63 ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.509      ;
; 2.302 ; pc[2]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.508      ;
; 2.310 ; ACC_8085:ACC1|out[1]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.527      ;
; 2.311 ; RF_8085_single:RF1|regfile_8085~19 ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.531      ;
; 2.329 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3079                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.555      ;
; 2.336 ; pc[0]                              ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.543      ;
; 2.340 ; pc[1]                              ; RF_8085_single:RF1|regfile_8085~17 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.559      ;
; 2.341 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3095                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.562      ;
; 2.342 ; pc[6]                              ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.563      ;
; 2.345 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3127                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.566      ;
; 2.345 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2263                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.566      ;
; 2.345 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.563      ;
; 2.345 ; pc[0]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.554      ;
; 2.346 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~4055                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.570      ;
; 2.348 ; RF_8085_single:RF1|regfile_8085~40 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.570      ;
; 2.357 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3271                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.584      ;
; 2.359 ; pc[7]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.581      ;
; 2.372 ; pc[5]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.581      ;
; 2.376 ; RF_8085_single:RF1|regfile_8085~48 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.606      ;
; 2.389 ; pc[0]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.592      ;
; 2.389 ; RF_8085_single:RF1|regfile_8085~17 ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.607      ;
; 2.389 ; RF_8085_single:RF1|regfile_8085~1  ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.592      ;
; 2.390 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2071                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.611      ;
; 2.391 ; pc[2]                              ; RF_8085_single:RF1|regfile_8085~18 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.610      ;
; 2.407 ; pc[2]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.629      ;
; 2.409 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2583                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.629      ;
; 2.427 ; pc[0]                              ; ACC_8085:ACC1|out[0]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.635      ;
; 2.427 ; pc[0]                              ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.635      ;
; 2.436 ; pc[5]                              ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.657      ;
; 2.436 ; pc[2]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.652      ;
; 2.456 ; RF_8085_single:RF1|regfile_8085~59 ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.667      ;
; 2.456 ; ACC_8085:ACC1|out[6]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.688      ;
; 2.461 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.682      ;
; 2.467 ; pc[1]                              ; DM_8085:DM1|DM~3362                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.687      ;
; 2.467 ; RF_8085_single:RF1|regfile_8085~44 ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.679      ;
; 2.467 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.685      ;
; 2.475 ; pc[3]                              ; DM_8085:DM1|DM~3362                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.682      ;
; 2.478 ; pc[7]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.684      ;
; 2.480 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.684      ;
; 2.488 ; RF_8085_single:RF1|regfile_8085~44 ; pc[4]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.715      ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 38.98 MHz ; 38.98 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 54.345 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk1                                            ; 9.817  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.745 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 54.345 ; pc[6]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.053     ; 25.597     ;
; 54.403 ; pc[5]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.053     ; 25.539     ;
; 54.453 ; pc[1]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 25.487     ;
; 54.486 ; pc[7]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 25.454     ;
; 54.703 ; pc[4]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.074     ; 25.218     ;
; 54.756 ; pc[2]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 25.184     ;
; 54.787 ; pc[3]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.068     ; 25.140     ;
; 54.802 ; pc[0]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.068     ; 25.125     ;
; 55.611 ; pc[6]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.053     ; 24.331     ;
; 55.669 ; pc[5]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.053     ; 24.273     ;
; 55.719 ; pc[1]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 24.221     ;
; 55.752 ; pc[7]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 24.188     ;
; 55.969 ; pc[4]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.074     ; 23.952     ;
; 55.976 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.980     ;
; 55.976 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.980     ;
; 56.022 ; pc[2]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.055     ; 23.918     ;
; 56.036 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.920     ;
; 56.036 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.920     ;
; 56.053 ; pc[3]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.068     ; 23.874     ;
; 56.068 ; pc[0]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.068     ; 23.859     ;
; 56.086 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.868     ;
; 56.086 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.868     ;
; 56.097 ; pc[6]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 23.850     ;
; 56.119 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.835     ;
; 56.119 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.835     ;
; 56.155 ; pc[5]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 23.792     ;
; 56.173 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 23.775     ;
; 56.175 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 23.773     ;
; 56.205 ; pc[1]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.050     ; 23.740     ;
; 56.233 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 23.715     ;
; 56.235 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 23.713     ;
; 56.238 ; pc[7]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.050     ; 23.707     ;
; 56.283 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.663     ;
; 56.285 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.661     ;
; 56.316 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.630     ;
; 56.318 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.628     ;
; 56.324 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.632     ;
; 56.325 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.631     ;
; 56.336 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.060     ; 23.599     ;
; 56.336 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.060     ; 23.599     ;
; 56.362 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.594     ;
; 56.373 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 23.575     ;
; 56.374 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.580     ;
; 56.374 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.580     ;
; 56.382 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.574     ;
; 56.383 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.573     ;
; 56.396 ; pc[6]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 23.551     ;
; 56.418 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.054     ; 23.523     ;
; 56.418 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.054     ; 23.523     ;
; 56.422 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.534     ;
; 56.431 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 23.517     ;
; 56.432 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 23.516     ;
; 56.432 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.522     ;
; 56.433 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.521     ;
; 56.433 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.054     ; 23.508     ;
; 56.433 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.054     ; 23.508     ;
; 56.434 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.522     ;
; 56.454 ; pc[5]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 23.493     ;
; 56.455 ; pc[4]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.069     ; 23.471     ;
; 56.465 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.489     ;
; 56.466 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.488     ;
; 56.472 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.482     ;
; 56.481 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.465     ;
; 56.492 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.047     ; 23.456     ;
; 56.494 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.462     ;
; 56.504 ; pc[1]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.050     ; 23.441     ;
; 56.505 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.449     ;
; 56.508 ; pc[2]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.050     ; 23.437     ;
; 56.514 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.432     ;
; 56.533 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.068     ; 23.394     ;
; 56.535 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.068     ; 23.392     ;
; 56.537 ; pc[7]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.050     ; 23.408     ;
; 56.539 ; pc[3]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.063     ; 23.393     ;
; 56.542 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.404     ;
; 56.544 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.410     ;
; 56.554 ; pc[0]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.063     ; 23.378     ;
; 56.558 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~20 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 23.389     ;
; 56.571 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.375     ;
; 56.573 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.373     ;
; 56.575 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.049     ; 23.371     ;
; 56.577 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 23.377     ;
; 56.596 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~49 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.360     ;
; 56.598 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~41 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.358     ;
; 56.615 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.062     ; 23.318     ;
; 56.616 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~20 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 23.331     ;
; 56.617 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~9  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.339     ;
; 56.617 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.062     ; 23.316     ;
; 56.618 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~25 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.338     ;
; 56.619 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~57 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.040     ; 23.336     ;
; 56.619 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~33 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.040     ; 23.336     ;
; 56.630 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.062     ; 23.303     ;
; 56.632 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.062     ; 23.301     ;
; 56.643 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~1  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.313     ;
; 56.647 ; pc[6]     ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.062     ; 23.286     ;
; 56.648 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~47 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.308     ;
; 56.654 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~49 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.302     ;
; 56.656 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~41 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.300     ;
; 56.666 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~20 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.050     ; 23.279     ;
; 56.675 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~9  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.281     ;
; 56.676 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~25 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 23.280     ;
+--------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.312 ; flag:z_flag|out                    ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; flag:cy_flag|out                   ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.494 ; pc[6]                              ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.496 ; pc[5]                              ; pc[5]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.501 ; pc[1]                              ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.516 ; pc[3]                              ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.609 ; ACC_8085:ACC1|out[5]               ; ACC_8085:ACC1|out[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.808      ;
; 0.630 ; pc[2]                              ; pc[2]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.829      ;
; 0.645 ; pc[7]                              ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.844      ;
; 0.653 ; pc[4]                              ; pc[4]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.853      ;
; 0.787 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.985      ;
; 0.800 ; ACC_8085:ACC1|out[7]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.999      ;
; 0.830 ; pc[0]                              ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.029      ;
; 0.957 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[0]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.155      ;
; 0.959 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~1015                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.158      ;
; 1.052 ; ACC_8085:ACC1|out[4]               ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.251      ;
; 1.104 ; ACC_8085:ACC1|out[1]               ; ACC_8085:ACC1|out[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.303      ;
; 1.112 ; ACC_8085:ACC1|out[2]               ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.311      ;
; 1.358 ; RF_8085_single:RF1|regfile_8085~6  ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.556      ;
; 1.457 ; RF_8085_single:RF1|regfile_8085~27 ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.664      ;
; 1.481 ; pc[5]                              ; RF_8085_single:RF1|regfile_8085~21 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.692      ;
; 1.575 ; RF_8085_single:RF1|regfile_8085~22 ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.773      ;
; 1.674 ; pc[7]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.872      ;
; 1.701 ; ACC_8085:ACC1|out[2]               ; RF_8085_single:RF1|regfile_8085~18 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.895      ;
; 1.733 ; pc[5]                              ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.931      ;
; 1.739 ; pc[5]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.938      ;
; 1.764 ; RF_8085_single:RF1|regfile_8085~27 ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.960      ;
; 1.768 ; pc[6]                              ; RF_8085_single:RF1|regfile_8085~22 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.967      ;
; 1.769 ; pc[6]                              ; RF_8085_single:RF1|regfile_8085~6  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.968      ;
; 1.783 ; RF_8085_single:RF1|regfile_8085~56 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.989      ;
; 1.786 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.984      ;
; 1.793 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3255                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.997      ;
; 1.803 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3031                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.009      ;
; 1.824 ; RF_8085_single:RF1|regfile_8085~19 ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.031      ;
; 1.844 ; ACC_8085:ACC1|out[6]               ; DM_8085:DM1|DM~3318                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.056      ;
; 1.875 ; ACC_8085:ACC1|out[5]               ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.069      ;
; 1.876 ; pc[6]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.075      ;
; 1.882 ; pc[1]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.085      ;
; 1.886 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~4087                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.090      ;
; 1.888 ; pc[3]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.078      ;
; 1.900 ; pc[4]                              ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 2.081      ;
; 1.904 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~407                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.110      ;
; 1.904 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2455                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.110      ;
; 1.907 ; ACC_8085:ACC1|out[6]               ; RF_8085_single:RF1|regfile_8085~22 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.114      ;
; 1.908 ; ACC_8085:ACC1|out[6]               ; RF_8085_single:RF1|regfile_8085~6  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.115      ;
; 1.921 ; RF_8085_single:RF1|regfile_8085~46 ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.112      ;
; 1.935 ; RF_8085_single:RF1|regfile_8085~59 ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.134      ;
; 1.940 ; pc[0]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.117      ;
; 1.987 ; ACC_8085:ACC1|out[6]               ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.186      ;
; 1.992 ; ACC_8085:ACC1|out[7]               ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.189      ;
; 2.006 ; ACC_8085:ACC1|out[2]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.202      ;
; 2.008 ; pc[5]                              ; RF_8085_single:RF1|regfile_8085~22 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.207      ;
; 2.009 ; pc[5]                              ; RF_8085_single:RF1|regfile_8085~6  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.208      ;
; 2.021 ; RF_8085_single:RF1|regfile_8085~33 ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.207      ;
; 2.030 ; RF_8085_single:RF1|regfile_8085~60 ; pc[4]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.242      ;
; 2.037 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3623                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.232      ;
; 2.049 ; pc[7]                              ; DM_8085:DM1|DM~3316                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.252      ;
; 2.053 ; pc[2]                              ; DM_8085:DM1|DM~3316                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.256      ;
; 2.066 ; RF_8085_single:RF1|regfile_8085~60 ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.264      ;
; 2.068 ; ACC_8085:ACC1|out[1]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.264      ;
; 2.083 ; pc[2]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.273      ;
; 2.085 ; RF_8085_single:RF1|regfile_8085~24 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.283      ;
; 2.093 ; RF_8085_single:RF1|regfile_8085~63 ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.286      ;
; 2.109 ; RF_8085_single:RF1|regfile_8085~19 ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.305      ;
; 2.114 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3079                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.323      ;
; 2.114 ; pc[6]                              ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.314      ;
; 2.120 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3095                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.323      ;
; 2.121 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.123 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2263                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.323      ;
; 2.124 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3127                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.327      ;
; 2.125 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~4055                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.332      ;
; 2.126 ; pc[0]                              ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.314      ;
; 2.127 ; pc[7]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.330      ;
; 2.129 ; pc[0]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.319      ;
; 2.134 ; pc[1]                              ; RF_8085_single:RF1|regfile_8085~17 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.333      ;
; 2.135 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3271                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.344      ;
; 2.138 ; pc[0]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 2.323      ;
; 2.152 ; RF_8085_single:RF1|regfile_8085~40 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.350      ;
; 2.160 ; pc[5]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.351      ;
; 2.165 ; RF_8085_single:RF1|regfile_8085~48 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.371      ;
; 2.170 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2071                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.370      ;
; 2.179 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.380      ;
; 2.181 ; pc[2]                              ; RF_8085_single:RF1|regfile_8085~18 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.380      ;
; 2.189 ; RF_8085_single:RF1|regfile_8085~17 ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.387      ;
; 2.190 ; RF_8085_single:RF1|regfile_8085~1  ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 2.375      ;
; 2.192 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2583                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.392      ;
; 2.194 ; pc[5]                              ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.394      ;
; 2.201 ; pc[2]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.404      ;
; 2.211 ; pc[0]                              ; ACC_8085:ACC1|out[0]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.399      ;
; 2.211 ; pc[0]                              ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.399      ;
; 2.216 ; pc[2]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.414      ;
; 2.221 ; ACC_8085:ACC1|out[6]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.431      ;
; 2.224 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.422      ;
; 2.226 ; pc[3]                              ; DM_8085:DM1|DM~3318                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.416      ;
; 2.228 ; pc[7]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.418      ;
; 2.230 ; pc[1]                              ; DM_8085:DM1|DM~3362                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.431      ;
; 2.246 ; RF_8085_single:RF1|regfile_8085~44 ; pc[4]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.450      ;
; 2.247 ; RF_8085_single:RF1|regfile_8085~59 ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.435      ;
; 2.256 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 2.443      ;
; 2.263 ; pc[3]                              ; DM_8085:DM1|DM~3362                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 2.451      ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 63.189 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk1                                            ; 9.584  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.782 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 63.189 ; pc[6]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.034     ; 16.764     ;
; 63.205 ; pc[1]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.036     ; 16.746     ;
; 63.244 ; pc[5]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.034     ; 16.709     ;
; 63.307 ; pc[7]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.036     ; 16.644     ;
; 63.373 ; pc[2]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.036     ; 16.578     ;
; 63.426 ; pc[0]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.046     ; 16.515     ;
; 63.475 ; pc[4]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.050     ; 16.462     ;
; 63.494 ; pc[3]     ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.046     ; 16.447     ;
; 63.873 ; pc[6]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.036     ; 16.078     ;
; 63.889 ; pc[1]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.038     ; 16.060     ;
; 63.928 ; pc[5]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.036     ; 16.023     ;
; 63.991 ; pc[7]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.038     ; 15.958     ;
; 64.055 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.909     ;
; 64.055 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.909     ;
; 64.057 ; pc[2]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.038     ; 15.892     ;
; 64.071 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.891     ;
; 64.071 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.891     ;
; 64.110 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.854     ;
; 64.110 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.854     ;
; 64.110 ; pc[0]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 15.829     ;
; 64.159 ; pc[4]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.052     ; 15.776     ;
; 64.173 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.789     ;
; 64.173 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.789     ;
; 64.178 ; pc[3]     ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.048     ; 15.761     ;
; 64.189 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.030     ; 15.768     ;
; 64.189 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.030     ; 15.768     ;
; 64.198 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.766     ;
; 64.200 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.764     ;
; 64.200 ; pc[6]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.029     ; 15.758     ;
; 64.205 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.032     ; 15.750     ;
; 64.205 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.032     ; 15.750     ;
; 64.214 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.748     ;
; 64.216 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.746     ;
; 64.216 ; pc[1]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.740     ;
; 64.239 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.723     ;
; 64.239 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.723     ;
; 64.244 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.030     ; 15.713     ;
; 64.244 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.030     ; 15.713     ;
; 64.253 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.711     ;
; 64.255 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.709     ;
; 64.255 ; pc[5]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.029     ; 15.703     ;
; 64.257 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.029     ; 15.701     ;
; 64.273 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.683     ;
; 64.292 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.035     ; 15.660     ;
; 64.292 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.035     ; 15.660     ;
; 64.307 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.032     ; 15.648     ;
; 64.307 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.032     ; 15.648     ;
; 64.312 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.029     ; 15.646     ;
; 64.316 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.646     ;
; 64.318 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.644     ;
; 64.318 ; pc[7]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.638     ;
; 64.320 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.644     ;
; 64.336 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.626     ;
; 64.341 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 15.607     ;
; 64.341 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 15.607     ;
; 64.360 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~7  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.035     ; 15.592     ;
; 64.360 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~15 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.035     ; 15.592     ;
; 64.366 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.029     ; 15.592     ;
; 64.373 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.032     ; 15.582     ;
; 64.373 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.032     ; 15.582     ;
; 64.375 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.581     ;
; 64.375 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.023     ; 15.589     ;
; 64.378 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.024     ; 15.585     ;
; 64.382 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.574     ;
; 64.382 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.580     ;
; 64.384 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.578     ;
; 64.384 ; pc[2]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.572     ;
; 64.394 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.026     ; 15.567     ;
; 64.403 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~20 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.553     ;
; 64.419 ; pc[1]     ; RF_8085_single:RF1|regfile_8085~20 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.033     ; 15.535     ;
; 64.421 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.029     ; 15.537     ;
; 64.423 ; pc[6]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.029     ; 15.535     ;
; 64.426 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.042     ; 15.519     ;
; 64.426 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.042     ; 15.519     ;
; 64.433 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.024     ; 15.530     ;
; 64.435 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.035     ; 15.517     ;
; 64.437 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.035     ; 15.515     ;
; 64.437 ; pc[0]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 15.509     ;
; 64.438 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.524     ;
; 64.439 ; pc[1]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.517     ;
; 64.441 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.515     ;
; 64.458 ; pc[5]     ; RF_8085_single:RF1|regfile_8085~20 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.498     ;
; 64.475 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.046     ; 15.466     ;
; 64.475 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.046     ; 15.466     ;
; 64.478 ; pc[5]     ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.029     ; 15.480     ;
; 64.484 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 15.464     ;
; 64.484 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~55 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.031     ; 15.472     ;
; 64.486 ; pc[4]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.039     ; 15.462     ;
; 64.486 ; pc[4]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.045     ; 15.456     ;
; 64.494 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~63 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.042     ; 15.451     ;
; 64.494 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~39 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.042     ; 15.451     ;
; 64.494 ; pc[0]     ; RF_8085_single:RF1|regfile_8085~28 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 15.452     ;
; 64.496 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~23 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.026     ; 15.465     ;
; 64.503 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~4  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.035     ; 15.449     ;
; 64.504 ; pc[2]     ; RF_8085_single:RF1|regfile_8085~31 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.025     ; 15.458     ;
; 64.505 ; pc[3]     ; RF_8085_single:RF1|regfile_8085~12 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.035     ; 15.447     ;
; 64.505 ; pc[3]     ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.041     ; 15.441     ;
; 64.520 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~41 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.024     ; 15.443     ;
; 64.521 ; pc[6]     ; RF_8085_single:RF1|regfile_8085~49 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.024     ; 15.442     ;
; 64.521 ; pc[7]     ; RF_8085_single:RF1|regfile_8085~20 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.033     ; 15.433     ;
+--------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.187 ; flag:z_flag|out                    ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flag:cy_flag|out                   ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.286 ; pc[5]                              ; pc[5]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; pc[6]                              ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.290 ; pc[1]                              ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.302 ; pc[3]                              ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.355 ; ACC_8085:ACC1|out[5]               ; ACC_8085:ACC1|out[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.475      ;
; 0.355 ; pc[2]                              ; pc[2]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.475      ;
; 0.366 ; pc[7]                              ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.369 ; pc[4]                              ; pc[4]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
; 0.464 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; pc[0]                              ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.474 ; ACC_8085:ACC1|out[7]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.572 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[0]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.575 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~1015                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.617 ; ACC_8085:ACC1|out[4]               ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.737      ;
; 0.629 ; ACC_8085:ACC1|out[1]               ; ACC_8085:ACC1|out[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.749      ;
; 0.638 ; ACC_8085:ACC1|out[2]               ; ACC_8085:ACC1|out[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.758      ;
; 0.789 ; RF_8085_single:RF1|regfile_8085~6  ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.908      ;
; 0.867 ; RF_8085_single:RF1|regfile_8085~27 ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.993      ;
; 0.876 ; pc[5]                              ; RF_8085_single:RF1|regfile_8085~21 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.005      ;
; 0.913 ; RF_8085_single:RF1|regfile_8085~22 ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.032      ;
; 0.992 ; ACC_8085:ACC1|out[2]               ; RF_8085_single:RF1|regfile_8085~18 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.108      ;
; 1.015 ; pc[5]                              ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.135      ;
; 1.026 ; RF_8085_single:RF1|regfile_8085~27 ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.145      ;
; 1.036 ; pc[6]                              ; RF_8085_single:RF1|regfile_8085~22 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.157      ;
; 1.036 ; pc[6]                              ; RF_8085_single:RF1|regfile_8085~6  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.157      ;
; 1.055 ; RF_8085_single:RF1|regfile_8085~56 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.181      ;
; 1.059 ; RF_8085_single:RF1|regfile_8085~19 ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.186      ;
; 1.067 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3255                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.192      ;
; 1.069 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3031                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.195      ;
; 1.082 ; pc[5]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.202      ;
; 1.084 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.204      ;
; 1.086 ; pc[7]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.204      ;
; 1.089 ; ACC_8085:ACC1|out[6]               ; DM_8085:DM1|DM~3318                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.219      ;
; 1.117 ; pc[3]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.232      ;
; 1.118 ; ACC_8085:ACC1|out[6]               ; RF_8085_single:RF1|regfile_8085~22 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.243      ;
; 1.118 ; ACC_8085:ACC1|out[6]               ; RF_8085_single:RF1|regfile_8085~6  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.243      ;
; 1.124 ; RF_8085_single:RF1|regfile_8085~46 ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.237      ;
; 1.127 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~4087                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.252      ;
; 1.130 ; pc[1]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.254      ;
; 1.133 ; ACC_8085:ACC1|out[5]               ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.248      ;
; 1.137 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2455                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.263      ;
; 1.138 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~407                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.264      ;
; 1.149 ; RF_8085_single:RF1|regfile_8085~59 ; pc[3]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.159 ; pc[0]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.263      ;
; 1.171 ; pc[6]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.291      ;
; 1.175 ; ACC_8085:ACC1|out[6]               ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.294      ;
; 1.181 ; pc[5]                              ; RF_8085_single:RF1|regfile_8085~22 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.302      ;
; 1.181 ; pc[5]                              ; RF_8085_single:RF1|regfile_8085~6  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.302      ;
; 1.192 ; RF_8085_single:RF1|regfile_8085~33 ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.303      ;
; 1.192 ; ACC_8085:ACC1|out[2]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.310      ;
; 1.196 ; pc[4]                              ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.303      ;
; 1.202 ; RF_8085_single:RF1|regfile_8085~60 ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.323      ;
; 1.202 ; pc[2]                              ; DM_8085:DM1|DM~3316                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.326      ;
; 1.218 ; RF_8085_single:RF1|regfile_8085~19 ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.338      ;
; 1.223 ; RF_8085_single:RF1|regfile_8085~24 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.342      ;
; 1.227 ; RF_8085_single:RF1|regfile_8085~60 ; pc[4]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.357      ;
; 1.230 ; ACC_8085:ACC1|out[7]               ; flag:z_flag|out                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.348      ;
; 1.231 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3623                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.350      ;
; 1.243 ; ACC_8085:ACC1|out[1]               ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.361      ;
; 1.255 ; RF_8085_single:RF1|regfile_8085~63 ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.371      ;
; 1.255 ; pc[1]                              ; RF_8085_single:RF1|regfile_8085~17 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.376      ;
; 1.262 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.381      ;
; 1.263 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~4055                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.390      ;
; 1.269 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3079                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.397      ;
; 1.275 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3095                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.398      ;
; 1.276 ; RF_8085_single:RF1|regfile_8085~40 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.396      ;
; 1.276 ; RF_8085_single:RF1|regfile_8085~48 ; pc[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.401      ;
; 1.277 ; pc[0]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.392      ;
; 1.278 ; pc[6]                              ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.400      ;
; 1.279 ; pc[7]                              ; DM_8085:DM1|DM~3316                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.403      ;
; 1.280 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3127                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.403      ;
; 1.282 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~3271                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.412      ;
; 1.284 ; RF_8085_single:RF1|regfile_8085~17 ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.403      ;
; 1.288 ; pc[2]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.401      ;
; 1.288 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2263                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.410      ;
; 1.288 ; RF_8085_single:RF1|regfile_8085~1  ; pc[1]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.398      ;
; 1.289 ; pc[2]                              ; RF_8085_single:RF1|regfile_8085~18 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.410      ;
; 1.303 ; pc[0]                              ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.416      ;
; 1.303 ; pc[2]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.427      ;
; 1.303 ; RF_8085_single:RF1|regfile_8085~44 ; ACC_8085:ACC1|out[4]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.418      ;
; 1.304 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2071                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.426      ;
; 1.306 ; ACC_8085:ACC1|out[7]               ; DM_8085:DM1|DM~2583                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.427      ;
; 1.308 ; RF_8085_single:RF1|regfile_8085~59 ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.422      ;
; 1.312 ; pc[7]                              ; DM_8085:DM1|DM~3314                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.436      ;
; 1.315 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.437      ;
; 1.320 ; pc[0]                              ; ACC_8085:ACC1|out[0]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.434      ;
; 1.320 ; pc[0]                              ; ACC_8085:ACC1|out[3]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.434      ;
; 1.324 ; pc[2]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.442      ;
; 1.325 ; ACC_8085:ACC1|out[6]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.453      ;
; 1.328 ; pc[5]                              ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.443      ;
; 1.328 ; RF_8085_single:RF1|regfile_8085~44 ; pc[4]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.452      ;
; 1.328 ; pc[5]                              ; pc[7]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.450      ;
; 1.334 ; pc[3]                              ; DM_8085:DM1|DM~3362                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.447      ;
; 1.339 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[7]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.458      ;
; 1.342 ; ACC_8085:ACC1|out[0]               ; ACC_8085:ACC1|out[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.464      ;
; 1.343 ; pc[0]                              ; flag:cy_flag|out                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.452      ;
; 1.345 ; ACC_8085:ACC1|out[3]               ; ACC_8085:ACC1|out[6]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.455      ;
; 1.346 ; pc[2]                              ; pc[6]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.464      ;
+-------+------------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 51.412 ; 0.187 ; N/A      ; N/A     ; 9.584               ;
;  clk1                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.584               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 51.412 ; 0.187 ; N/A      ; N/A     ; 39.745              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk1                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cy            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACC[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACC[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACC[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACC[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACC[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACC[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACC[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACC[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cy            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ACC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ACC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ACC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ACC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ACC[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ACC[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ACC[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ACC[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cy            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ACC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ACC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ACC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ACC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ACC[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ACC[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ACC[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ACC[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cy            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACC[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ACC[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ACC[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ACC[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 135649064 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                 ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 135649064 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk1                                            ; clk1                                            ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ACC[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ACC[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACC[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 20 15:02:46 2021
Info: Command: quartus_sta processor_8085_single -c processor_8085_single
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor_8085_single.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk1 clk1
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 51.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    51.412               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.834
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.834               0.000 clk1 
    Info (332119):    39.752               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 54.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    54.345               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.817
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.817               0.000 clk1 
    Info (332119):    39.745               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 63.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    63.189               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.584
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.584               0.000 clk1 
    Info (332119):    39.782               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 918 megabytes
    Info: Processing ended: Thu May 20 15:02:50 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


