--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\M_Tool\ISE_14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Project_BiXing-Tech/Ha Gong Da/M_Lcd4Top_K7/M_Lcd4Top-2FFG900/M_Lcd4Top-2_20170712/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml M_Lcd4Top.twx M_Lcd4Top.ncd -o
M_Lcd4Top.twr M_Lcd4Top.pcf

Design file:              M_Lcd4Top.ncd
Physical constraint file: M_Lcd4Top.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CpSl_Clk_i = PERIOD TIMEGRP "TNM_CpSl_Clk_i" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CpSl_Clk_i = PERIOD TIMEGRP "TNM_CpSl_Clk_i" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.119ns (period - min period limit)
  Period: 1.190ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/mmcm_adv_inst/CLKOUT1
  Logical resource: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/mmcm_adv_inst/CLKOUT1
  Location pin: MMCME2_ADV_X0Y4.CLKOUT1
  Clock network: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/clkout1
--------------------------------------------------------------------------------
Slack: 0.715ns (period - min period limit)
  Period: 1.786ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/mmcm_adv_inst/CLKOUT0
  Logical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/mmcm_adv_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y5.CLKOUT0
  Clock network: U_M_ClkCtrl_0/U_M_ClkPll_0/clkout0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/mmcm_adv_inst/CLKIN1
  Logical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y5.CLKIN1
  Clock network: U_M_ClkCtrl_0/U_M_ClkPll_0/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_CpSl_Dvi0Clk_i" 165 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9991 paths analyzed, 6776 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.028ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 (RAMB36_X2Y67.WEBWEL3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.060ns
  Data Path Delay:      6.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.254 - 1.101)
  Source Clock:         PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_If_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR to U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y210.DQ        Tcko                  0.223   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<15>
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR
    SLICE_X91Y216.A1        net (fanout=1)        0.665   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<15>
    SLICE_X91Y216.AMUX      Tilo                  0.142   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0
    RAMB36_X2Y67.WEBWEL3    net (fanout=520)      4.712   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0
    RAMB36_X2Y67.CLKBWRCLKL Trcck_WEB             0.404   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.146ns (0.769ns logic, 5.377ns route)
                                                          (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.060ns
  Data Path Delay:      5.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.254 - 1.095)
  Source Clock:         PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_If_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y216.CQ        Tcko                  0.223   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    SLICE_X91Y216.A4        net (fanout=1)        0.344   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    SLICE_X91Y216.AMUX      Tilo                  0.145   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0
    RAMB36_X2Y67.WEBWEL3    net (fanout=520)      4.712   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0
    RAMB36_X2Y67.CLKBWRCLKL Trcck_WEB             0.404   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         5.828ns (0.772ns logic, 5.056ns route)
                                                          (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 (RAMB36_X2Y67.WEBWEU0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.060ns
  Data Path Delay:      6.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.254 - 1.101)
  Source Clock:         PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_If_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR to U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y210.DQ        Tcko                  0.223   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<15>
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR
    SLICE_X91Y216.A1        net (fanout=1)        0.665   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<15>
    SLICE_X91Y216.AMUX      Tilo                  0.142   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0
    RAMB36_X2Y67.WEBWEU0    net (fanout=520)      4.712   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0
    RAMB36_X2Y67.CLKBWRCLKU Trcck_WEB             0.404   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.146ns (0.769ns logic, 5.377ns route)
                                                          (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.060ns
  Data Path Delay:      5.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.254 - 1.095)
  Source Clock:         PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_If_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y216.CQ        Tcko                  0.223   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    SLICE_X91Y216.A4        net (fanout=1)        0.344   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    SLICE_X91Y216.AMUX      Tilo                  0.145   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0
    RAMB36_X2Y67.WEBWEU0    net (fanout=520)      4.712   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0
    RAMB36_X2Y67.CLKBWRCLKU Trcck_WEB             0.404   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         5.828ns (0.772ns logic, 5.056ns route)
                                                          (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAMB36_X0Y61.WEBWEL3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.060ns
  Data Path Delay:      6.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.232ns (1.333 - 1.101)
  Source Clock:         PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_If_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR to U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y210.DQ        Tcko                  0.223   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<15>
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[15].U_CAP_ADDR
    SLICE_X91Y216.A1        net (fanout=1)        0.665   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<15>
    SLICE_X91Y216.AMUX      Tilo                  0.142   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0
    RAMB36_X0Y61.WEBWEL3    net (fanout=520)      4.777   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0
    RAMB36_X0Y61.CLKBWRCLKL Trcck_WEB             0.404   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.211ns (0.769ns logic, 5.442ns route)
                                                          (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.060ns
  Data Path Delay:      5.893ns (Levels of Logic = 1)
  Clock Path Skew:      0.238ns (1.333 - 1.095)
  Source Clock:         PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_If_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y216.CQ        Tcko                  0.223   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    SLICE_X91Y216.A4        net (fanout=1)        0.344   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    SLICE_X91Y216.AMUX      Tilo                  0.145   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_WE_0
    RAMB36_X0Y61.WEBWEL3    net (fanout=520)      4.777   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/wr_en_0
    RAMB36_X0Y61.CLKBWRCLKL Trcck_WEB             0.404   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         5.893ns (0.772ns logic, 5.121ns route)
                                                          (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_CpSl_Dvi0Clk_i" 165 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X76Y200.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.729 - 0.542)
  Source Clock:         PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT to U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y198.DMUX   Tshcko                0.127   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    SLICE_X76Y200.AX     net (fanout=3)        0.117   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
    SLICE_X76Y200.CLK    Tckdi       (-Th)     0.040   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.204ns (0.087ns logic, 0.117ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAMB36_X2Y54.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.607 - 0.539)
  Source Clock:         PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF to U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y267.CQ        Tcko                  0.206   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA<11>
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF
    RAMB36_X2Y54.DIBDI0     net (fanout=4)        0.412   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA<10>
    RAMB36_X2Y54.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.091ns (-0.321ns logic, 0.412ns route)
                                                          (-352.7% logic, 452.7% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAMB36_X2Y54.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.607 - 0.539)
  Source Clock:         PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_If_Dvi0Clk_s_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF to U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y267.CQ        Tcko                  0.206   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA<11>
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF
    RAMB36_X2Y54.DIBDI1     net (fanout=4)        0.412   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA<10>
    RAMB36_X2Y54.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.091ns (-0.321ns logic, 0.412ns route)
                                                          (-352.7% logic, 452.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_CpSl_Dvi0Clk_i" 165 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.221ns (period - min period limit)
  Period: 6.060ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y52.CLKBWRCLKL
  Clock network: PrSl_If_Dvi0Clk_s_BUFG
--------------------------------------------------------------------------------
Slack: 4.221ns (period - min period limit)
  Period: 6.060ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKBWRCLKU
  Logical resource: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKBWRCLKU
  Location pin: RAMB36_X3Y52.CLKBWRCLKU
  Clock network: PrSl_If_Dvi0Clk_s_BUFG
--------------------------------------------------------------------------------
Slack: 4.221ns (period - min period limit)
  Period: 6.060ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y49.CLKBWRCLKL
  Clock network: PrSl_If_Dvi0Clk_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CpSl_Clk_iP = PERIOD TIMEGRP "TNM_CpSl_Clk_iP" 5 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 224 paths analyzed, 159 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8 (SLICE_X46Y171.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.594 - 0.584)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.DMUX   Tshcko                0.321   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X47Y170.D2     net (fanout=9)        0.863   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X47Y170.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o1
    SLICE_X46Y171.SR     net (fanout=3)        0.403   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o
    SLICE_X46Y171.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.645ns logic, 1.266ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.594 - 0.641)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y170.AMUX   Tshcko                0.287   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X47Y170.D5     net (fanout=2)        0.248   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X47Y170.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o1
    SLICE_X46Y171.SR     net (fanout=3)        0.403   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o
    SLICE_X46Y171.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.611ns logic, 0.651ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9 (SLICE_X46Y171.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.594 - 0.584)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.DMUX   Tshcko                0.321   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X47Y170.D2     net (fanout=9)        0.863   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X47Y170.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o1
    SLICE_X46Y171.SR     net (fanout=3)        0.403   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o
    SLICE_X46Y171.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.645ns logic, 1.266ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.594 - 0.641)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y170.AMUX   Tshcko                0.287   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X47Y170.D5     net (fanout=2)        0.248   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X47Y170.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o1
    SLICE_X46Y171.SR     net (fanout=3)        0.403   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o
    SLICE_X46Y171.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.611ns logic, 0.651ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10 (SLICE_X46Y171.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.594 - 0.584)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.DMUX   Tshcko                0.321   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X47Y170.D2     net (fanout=9)        0.863   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X47Y170.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o1
    SLICE_X46Y171.SR     net (fanout=3)        0.403   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o
    SLICE_X46Y171.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.645ns logic, 1.266ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.594 - 0.641)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y170.AMUX   Tshcko                0.287   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X47Y170.D5     net (fanout=2)        0.248   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X47Y170.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o1
    SLICE_X46Y171.SR     net (fanout=3)        0.403   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_149_o
    SLICE_X46Y171.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.611ns logic, 0.651ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CpSl_Clk_iP = PERIOD TIMEGRP "TNM_CpSl_Clk_iP" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1 (SLICE_X58Y165.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_1 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 0)
  Clock Path Skew:      2.005ns (3.606 - 1.601)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.114ns

  Minimum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_1 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y111.AQ    Tcko                  0.178   U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_4
                                                       U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_1
    SLICE_X58Y165.CX     net (fanout=21)       2.246   U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_1
    SLICE_X58Y165.CLK    Tckdi       (-Th)     0.134   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.044ns logic, 2.246ns route)
                                                       (1.9% logic, 98.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_4 (SLICE_X46Y170.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y170.CQ     Tcko                  0.100   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
    SLICE_X46Y170.CE     net (fanout=4)        0.078   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
    SLICE_X46Y170.CLK    Tckce       (-Th)     0.030   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<7>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.070ns logic, 0.078ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_5 (SLICE_X46Y170.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y170.CQ     Tcko                  0.100   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
    SLICE_X46Y170.CE     net (fanout=4)        0.078   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
    SLICE_X46Y170.CLK    Tckce       (-Th)     0.030   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<7>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_5
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.070ns logic, 0.078ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CpSl_Clk_iP = PERIOD TIMEGRP "TNM_CpSl_Clk_iP" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: U_M_DdrCtrl_0/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK
  Logical resource: U_M_DdrCtrl_0/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: U_M_DdrCtrl_0/clk_ref
--------------------------------------------------------------------------------
Slack: 1.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
  Logical resource: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: U_M_DdrCtrl_0/clk_ref
--------------------------------------------------------------------------------
Slack: 1.429ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: U_M_DdrCtrl_0/freq_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 2.5 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y140.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP "TNM_SOURCE_IDLE" 
TO TIMEGRP         "TNM_DEST_ISERDES" TS_ISERDES_CLOCK * 6;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.364ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (ILOGIC_X1Y126.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.204ns (Levels of Logic = 2)
  Clock Path Skew:      3.057ns (3.604 - 0.547)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk falling at 1.093ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF6.IBUFDISABLE      net (fanout=38)       4.747   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF6.I                Tio_IBUFDISABLE       1.453   ddr3_dq<15>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y126.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<15>
    IDELAY_X1Y126.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2
    ILOGIC_X1Y126.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<1>
    ILOGIC_X1Y126.CLKB   Tisdck_DDLY_DDR       0.115   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      7.204ns (2.457ns logic, 4.747ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.066ns (Levels of Logic = 2)
  Clock Path Skew:      3.057ns (3.604 - 0.547)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rising at 2.343ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF6.IBUFDISABLE      net (fanout=38)       4.747   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF6.I                Tio_IBUFDISABLE       1.453   ddr3_dq<15>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y126.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<15>
    IDELAY_X1Y126.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2
    ILOGIC_X1Y126.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<1>
    ILOGIC_X1Y126.CLK    Tisdck_DDLY_DDR      -0.023   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      7.066ns (2.319ns logic, 4.747ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (ILOGIC_X1Y134.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.948ns (Levels of Logic = 2)
  Clock Path Skew:      3.060ns (3.607 - 0.547)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk falling at 1.093ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE1.IBUFDISABLE      net (fanout=38)       4.491   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE1.I                Tio_IBUFDISABLE       1.453   ddr3_dq<9>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y134.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<9>
    IDELAY_X1Y134.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
    ILOGIC_X1Y134.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<7>
    ILOGIC_X1Y134.CLKB   Tisdck_DDLY_DDR       0.115   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (2.457ns logic, 4.491ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.810ns (Levels of Logic = 2)
  Clock Path Skew:      3.060ns (3.607 - 0.547)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rising at 2.343ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE1.IBUFDISABLE      net (fanout=38)       4.491   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE1.I                Tio_IBUFDISABLE       1.453   ddr3_dq<9>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y134.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<9>
    IDELAY_X1Y134.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
    ILOGIC_X1Y134.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<7>
    ILOGIC_X1Y134.CLK    Tisdck_DDLY_DDR      -0.023   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      6.810ns (2.319ns logic, 4.491ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (ILOGIC_X1Y129.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.941ns (Levels of Logic = 2)
  Clock Path Skew:      3.056ns (3.603 - 0.547)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk falling at 1.093ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE3.IBUFDISABLE      net (fanout=38)       4.484   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE3.I                Tio_IBUFDISABLE       1.453   ddr3_dq<12>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y129.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<12>
    IDELAY_X1Y129.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
    ILOGIC_X1Y129.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<4>
    ILOGIC_X1Y129.CLKB   Tisdck_DDLY_DDR       0.115   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      6.941ns (2.457ns logic, 4.484ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.803ns (Levels of Logic = 2)
  Clock Path Skew:      3.056ns (3.603 - 0.547)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rising at 2.343ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE3.IBUFDISABLE      net (fanout=38)       4.484   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE3.I                Tio_IBUFDISABLE       1.453   ddr3_dq<12>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y129.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<12>
    IDELAY_X1Y129.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
    ILOGIC_X1Y129.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<4>
    ILOGIC_X1Y129.CLK    Tisdck_DDLY_DDR      -0.023   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      6.803ns (2.319ns logic, 4.484ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP "TNM_SOURCE_IDLE" TO TIMEGRP         "TNM_DEST_ISERDES" TS_ISERDES_CLOCK * 6;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (ILOGIC_X1Y145.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.601ns (2.822 - 0.221)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at -0.157ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC1.IBUFDISABLE      net (fanout=38)       2.232   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC1.I                Tio_IBUFDISABLE       0.729   ddr3_dq<2>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y145.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<2>
    IDELAY_X1Y145.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y145.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y145.CLK    Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.032ns logic, 2.232ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.601ns (2.822 - 0.221)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at -1.407ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC1.IBUFDISABLE      net (fanout=38)       2.232   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC1.I                Tio_IBUFDISABLE       0.729   ddr3_dq<2>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y145.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<2>
    IDELAY_X1Y145.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y145.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y145.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.032ns logic, 2.232ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (ILOGIC_X1Y147.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.603ns (2.824 - 0.221)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at -0.157ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AD3.IBUFDISABLE      net (fanout=38)       2.318   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AD3.I                Tio_IBUFDISABLE       0.729   ddr3_dq<0>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y147.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<0>
    IDELAY_X1Y147.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y147.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<8>
    ILOGIC_X1Y147.CLK    Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.032ns logic, 2.318ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (ILOGIC_X1Y147.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.603ns (2.824 - 0.221)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at -1.407ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AD3.IBUFDISABLE      net (fanout=38)       2.318   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AD3.I                Tio_IBUFDISABLE       0.729   ddr3_dq<0>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y147.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<0>
    IDELAY_X1Y147.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y147.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<8>
    ILOGIC_X1Y147.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.032ns logic, 2.318ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (ILOGIC_X1Y141.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.599ns (2.820 - 0.221)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at -0.157ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.IBUFDISABLE      net (fanout=38)       2.318   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.I                Tio_IBUFDISABLE       0.729   ddr3_dq<4>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y141.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<4>
    IDELAY_X1Y141.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
    ILOGIC_X1Y141.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<4>
    ILOGIC_X1Y141.CLK    Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.032ns logic, 2.318ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (ILOGIC_X1Y141.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.599ns (2.820 - 0.221)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at -1.407ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y121.AQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.IBUFDISABLE      net (fanout=38)       2.318   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.I                Tio_IBUFDISABLE       0.729   ddr3_dq<4>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y141.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<4>
    IDELAY_X1Y141.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
    ILOGIC_X1Y141.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<4>
    ILOGIC_X1Y141.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.032ns logic, 2.318ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP     
    "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.354ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4 (SLICE_X72Y158.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.646ns (requirement - data path)
  Source:               CpSl_Clk_iP (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.354ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iP to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   CpSl_Clk_iP
                                                           CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y0.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X72Y158.CLK        net (fanout=1951)     1.218   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.354ns (-2.930ns logic, 5.284ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.646ns (requirement - data path)
  Source:               CpSl_Clk_iN (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.354ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iN to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   CpSl_Clk_iN
                                                           CpSl_Clk_iN
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y0.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X72Y158.CLK        net (fanout=1951)     1.218   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.354ns (-2.930ns logic, 5.284ns route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0 (SLICE_X73Y159.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.646ns (requirement - data path)
  Source:               CpSl_Clk_iP (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.354ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iP to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   CpSl_Clk_iP
                                                           CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y0.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X73Y159.CLK        net (fanout=1951)     1.218   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.354ns (-2.930ns logic, 5.284ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.646ns (requirement - data path)
  Source:               CpSl_Clk_iN (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.354ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iN to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   CpSl_Clk_iN
                                                           CpSl_Clk_iN
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y0.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X73Y159.CLK        net (fanout=1951)     1.218   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.354ns (-2.930ns logic, 5.284ns route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_6 (SLICE_X72Y160.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.647ns (requirement - data path)
  Source:               CpSl_Clk_iP (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iP to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_6
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   CpSl_Clk_iP
                                                           CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y0.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X72Y160.CLK        net (fanout=1951)     1.217   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.353ns (-2.930ns logic, 5.283ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.647ns (requirement - data path)
  Source:               CpSl_Clk_iN (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iN to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_6
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   CpSl_Clk_iN
                                                           CpSl_Clk_iN
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y0.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X72Y160.CLK        net (fanout=1951)     1.217   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.353ns (-2.930ns logic, 5.283ns route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10 (SLICE_X74Y161.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_10 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_10 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y165.CQ     Tcko                  0.100   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<11>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_10
    SLICE_X74Y161.D5     net (fanout=1)        0.306   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<10>
    SLICE_X74Y161.CLK    Tah         (-Th)     0.066   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r5<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<10>_rt
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.034ns logic, 0.306ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_7 (SLICE_X74Y160.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_7 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_7 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y165.DQ     Tcko                  0.118   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<7>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_7
    SLICE_X74Y160.D5     net (fanout=1)        0.307   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<7>
    SLICE_X74Y160.CLK    Tah         (-Th)     0.066   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r5<7>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<7>_rt
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.052ns logic, 0.307ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9 (SLICE_X77Y160.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_9 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_9 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y165.BQ     Tcko                  0.100   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<11>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_9
    SLICE_X77Y160.D5     net (fanout=1)        0.336   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<9>
    SLICE_X77Y160.CLK    Tah         (-Th)     0.045   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r5<9>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<9>_rt
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.055ns logic, 0.336ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout2 = PERIOD TIMEGRP       
  "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout2" TS_CpSl_Clk_i * 0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28399 paths analyzed, 8814 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.803ns.
--------------------------------------------------------------------------------

Paths for end point U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAMB36_X6Y22.ADDRBWRADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Destination:          U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      7.786ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.261 - 1.164)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 12.500ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR to U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X15Y173.AQ           Tcko                  0.223   U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                             U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    RAMB36_X6Y22.ADDRBWRADDRL4 net (fanout=260)      7.147   U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<4>
    RAMB36_X6Y22.CLKBWRCLKL    Trcck_ADDRB           0.416   U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
                                                             U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            7.786ns (0.639ns logic, 7.147ns route)
                                                             (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAMB36_X6Y22.ADDRBWRADDRU4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Destination:          U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      7.786ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.261 - 1.164)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 12.500ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR to U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X15Y173.AQ           Tcko                  0.223   U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                             U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    RAMB36_X6Y22.ADDRBWRADDRU4 net (fanout=260)      7.147   U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<4>
    RAMB36_X6Y22.CLKBWRCLKU    Trcck_ADDRB           0.416   U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
                                                             U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            7.786ns (0.639ns logic, 7.147ns route)
                                                             (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAMB36_X6Y23.ADDRBWRADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Destination:          U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAM)
  Requirement:          12.500ns
  Data Path Delay:      7.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (1.258 - 1.164)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 12.500ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR to U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X15Y173.AQ           Tcko                  0.223   U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                             U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    RAMB36_X6Y23.ADDRBWRADDRL4 net (fanout=260)      6.882   U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<4>
    RAMB36_X6Y23.CLKBWRCLKL    Trcck_ADDRB           0.416   U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
                                                             U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            7.521ns (0.639ns logic, 6.882ns route)
                                                             (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout2 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout2" TS_CpSl_Clk_i * 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010c (SLICE_X10Y148.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk00000114 (FF)
  Destination:          U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010c (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.797 - 0.532)
  Source Clock:         PrSl_ClkFre_s rising at 12.500ns
  Destination Clock:    PrSl_ClkFre_s rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk00000114 to U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y150.DMUX   Tshcko                0.151   U_M_Test_0/U_M_DoubleDivider_0/blk00000003/sig000002b8
                                                       U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk00000114
    SLICE_X10Y148.AX     net (fanout=2)        0.162   U_M_Test_0/U_M_DoubleDivider_0/blk00000003/sig00000164
    SLICE_X10Y148.CLK    Tckdi       (-Th)     0.042   U_M_Test_0/U_M_DoubleDivider_0/blk00000003/sig000002ba
                                                       U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010c
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.109ns logic, 0.162ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010f (SLICE_X10Y148.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk00000117 (FF)
  Destination:          U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010f (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.797 - 0.532)
  Source Clock:         PrSl_ClkFre_s rising at 12.500ns
  Destination Clock:    PrSl_ClkFre_s rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk00000117 to U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y150.AMUX   Tshcko                0.143   U_M_Test_0/U_M_DoubleDivider_0/blk00000003/sig000002b8
                                                       U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk00000117
    SLICE_X10Y148.DX     net (fanout=2)        0.179   U_M_Test_0/U_M_DoubleDivider_0/blk00000003/sig00000167
    SLICE_X10Y148.CLK    Tckdi       (-Th)     0.045   U_M_Test_0/U_M_DoubleDivider_0/blk00000003/sig000002ba
                                                       U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010f
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.098ns logic, 0.179ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010e (SLICE_X10Y148.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk00000116 (FF)
  Destination:          U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010e (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.797 - 0.532)
  Source Clock:         PrSl_ClkFre_s rising at 12.500ns
  Destination Clock:    PrSl_ClkFre_s rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk00000116 to U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y150.BMUX   Tshcko                0.145   U_M_Test_0/U_M_DoubleDivider_0/blk00000003/sig000002b8
                                                       U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk00000116
    SLICE_X10Y148.CX     net (fanout=2)        0.180   U_M_Test_0/U_M_DoubleDivider_0/blk00000003/sig00000166
    SLICE_X10Y148.CLK    Tckdi       (-Th)     0.045   U_M_Test_0/U_M_DoubleDivider_0/blk00000003/sig000002ba
                                                       U_M_Test_0/U_M_DoubleDivider_0/blk00000003/blk0000010e
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.100ns logic, 0.180ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout2 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout2" TS_CpSl_Clk_i * 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.661ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X6Y22.CLKBWRCLKL
  Clock network: PrSl_ClkFre_s
--------------------------------------------------------------------------------
Slack: 10.661ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/CLKBWRCLKU
  Logical resource: U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/CLKBWRCLKU
  Location pin: RAMB36_X6Y22.CLKBWRCLKU
  Clock network: PrSl_ClkFre_s
--------------------------------------------------------------------------------
Slack: 10.661ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_M_LcdVsync_0/U_M_ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y36.CLKBWRCLKL
  Clock network: PrSl_ClkFre_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP       
  "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1" TS_CpSl_Clk_i * 0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.839ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1" TS_CpSl_Clk_i * 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.661ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y12.CLKBWRCLKL
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------
Slack: 10.661ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKU
  Logical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKU
  Location pin: RAMB36_X2Y12.CLKBWRCLKU
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------
Slack: 10.661ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP       
  "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0" TS_CpSl_Clk_i * 5.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.409ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0" TS_CpSl_Clk_i * 5.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.376ns (period - min period limit)
  Period: 1.785ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I0
  Logical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I0
  Location pin: BUFGCTRL_X0Y17.I0
  Clock network: U_M_ClkCtrl_0/PrSl_Clk560M_s
--------------------------------------------------------------------------------
Slack: 0.376ns (period - min period limit)
  Period: 1.785ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I1
  Logical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I1
  Location pin: BUFGCTRL_X0Y17.I1
  Clock network: U_M_ClkCtrl_0/PrSl_Clk840M_s
--------------------------------------------------------------------------------
Slack: 0.376ns (period - min period limit)
  Period: 1.785ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/clkout1_buf/I0
  Logical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y18.I0
  Clock network: U_M_ClkCtrl_0/U_M_ClkPll_0/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0 = PERIOD TIMEGRP   
      "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0" TS_CpSl_Clk_i * 1.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11063 paths analyzed, 6814 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.034ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAMB36_X5Y2.ADDRBWRADDRL2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          8.333ns
  Data Path Delay:      8.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.338ns (1.429 - 1.091)
  Source Clock:         PrSl_ClkLcd_s rising at 0.000ns
  Destination Clock:    PrSl_ClkLcd_s rising at 8.333ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR to U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X57Y129.CMUX        Tshcko                0.285   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                            U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    RAMB36_X5Y2.ADDRBWRADDRL2 net (fanout=260)      7.422   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<2>
    RAMB36_X5Y2.CLKBWRCLKL    Trcck_ADDRB           0.416   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                            U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           8.123ns (0.701ns logic, 7.422ns route)
                                                            (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAMB36_X5Y2.ADDRBWRADDRU2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          8.333ns
  Data Path Delay:      8.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.338ns (1.429 - 1.091)
  Source Clock:         PrSl_ClkLcd_s rising at 0.000ns
  Destination Clock:    PrSl_ClkLcd_s rising at 8.333ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR to U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X57Y129.CMUX        Tshcko                0.285   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                            U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    RAMB36_X5Y2.ADDRBWRADDRU2 net (fanout=260)      7.422   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<2>
    RAMB36_X5Y2.CLKBWRCLKU    Trcck_ADDRB           0.416   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                            U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           8.123ns (0.701ns logic, 7.422ns route)
                                                            (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAMB36_X5Y2.ADDRBWRADDRL3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 (RAM)
  Requirement:          8.333ns
  Data Path Delay:      8.092ns (Levels of Logic = 0)
  Clock Path Skew:      0.338ns (1.429 - 1.091)
  Source Clock:         PrSl_ClkLcd_s rising at 0.000ns
  Destination Clock:    PrSl_ClkLcd_s rising at 8.333ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR to U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X57Y129.DMUX        Tshcko                0.286   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                            U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    RAMB36_X5Y2.ADDRBWRADDRL3 net (fanout=260)      7.390   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
    RAMB36_X5Y2.CLKBWRCLKL    Trcck_ADDRB           0.416   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
                                                            U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           8.092ns (0.702ns logic, 7.390ns route)
                                                            (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0" TS_CpSl_Clk_i * 1.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36 (RAMB36_X3Y22.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.640 - 0.560)
  Source Clock:         PrSl_ClkLcd_s rising at 8.333ns
  Destination Clock:    PrSl_ClkLcd_s rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF to U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X98Y106.BQ        Tcko                  0.206   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/iDATA<63>
                                                          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF
    RAMB36_X3Y22.DIBDI0     net (fanout=4)        0.415   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/iDATA<61>
    RAMB36_X3Y22.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.094ns (-0.321ns logic, 0.415ns route)
                                                          (-341.5% logic, 441.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36 (RAMB36_X3Y22.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.640 - 0.560)
  Source Clock:         PrSl_ClkLcd_s rising at 8.333ns
  Destination Clock:    PrSl_ClkLcd_s rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF to U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X98Y106.BQ        Tcko                  0.206   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/iDATA<63>
                                                          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF
    RAMB36_X3Y22.DIBDI1     net (fanout=4)        0.415   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/iDATA<61>
    RAMB36_X3Y22.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.094ns (-0.321ns logic, 0.415ns route)
                                                          (-341.5% logic, 441.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36 (RAMB36_X1Y20.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF (FF)
  Destination:          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.697 - 0.608)
  Source Clock:         PrSl_ClkLcd_s rising at 8.333ns
  Destination Clock:    PrSl_ClkLcd_s rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF to U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y101.CQ        Tcko                  0.206   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/iDATA<55>
                                                          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF
    RAMB36_X1Y20.DIBDI0     net (fanout=4)        0.426   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/iDATA<54>
    RAMB36_X1Y20.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
                                                          U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.105ns (-0.321ns logic, 0.426ns route)
                                                          (-305.7% logic, 405.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0" TS_CpSl_Clk_i * 1.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.494ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y12.CLKBWRCLKL
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------
Slack: 6.494ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKU
  Logical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKU
  Location pin: RAMB36_X2Y12.CLKBWRCLKU
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------
Slack: 6.494ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_Ila_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1 = PERIOD TIMEGRP   
      "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1" TS_CpSl_Clk_i * 8.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 2 failing endpoints
 5 timing errors detected. (2 setup errors, 0 hold errors, 3 component switching limit errors)
 Minimum period is   5.162ns.
--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_1 (BUFGCTRL_X0Y17.CE1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_FreCtrl_0/CpSv_FreChoice_o_1 (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_1 (OTHER)
  Requirement:          0.595ns
  Data Path Delay:      0.708ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.225ns (2.389 - 3.614)
  Source Clock:         PrSl_ClkFre_s rising at 12.500ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk840M_s rising at 13.095ns
  Clock Uncertainty:    0.648ns

  Clock Uncertainty:          0.648ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.421ns
    Phase Error (PE):           0.434ns

  Maximum Data Path at Slow Process Corner: U_M_FreCtrl_0/CpSv_FreChoice_o_1 to U_M_ClkCtrl_0/U_BUFGMUX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y200.DMUX   Tshcko                0.286   U_M_FreCtrl_0/CpSv_FreChoice_o<1>
                                                       U_M_FreCtrl_0/CpSv_FreChoice_o_1
    BUFGCTRL_X0Y17.CE1   net (fanout=7)        0.290   U_M_FreCtrl_0/CpSv_FreChoice_o<1>
    BUFGCTRL_X0Y17.I1    Tbccck_CE             0.132   U_M_ClkCtrl_0/U_BUFGMUX_1
                                                       U_M_ClkCtrl_0/U_BUFGMUX_1
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.418ns logic, 0.290ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_1 (BUFGCTRL_X0Y17.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_FreCtrl_0/CpSv_FreChoice_o_1 (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_1 (OTHER)
  Requirement:          0.595ns
  Data Path Delay:      0.710ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.230ns (1.772 - 3.002)
  Source Clock:         PrSl_ClkFre_s rising at 12.500ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk560M_s rising at 13.095ns
  Clock Uncertainty:    0.234ns

  Clock Uncertainty:          0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: U_M_FreCtrl_0/CpSv_FreChoice_o_1 to U_M_ClkCtrl_0/U_BUFGMUX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y200.DMUX   Tshcko                0.286   U_M_FreCtrl_0/CpSv_FreChoice_o<1>
                                                       U_M_FreCtrl_0/CpSv_FreChoice_o_1
    BUFGCTRL_X0Y17.CE0   net (fanout=7)        0.292   U_M_FreCtrl_0/CpSv_FreChoice_o<1>
    BUFGCTRL_X0Y17.I0    Tbccck_CE             0.132   U_M_ClkCtrl_0/U_BUFGMUX_1
                                                       U_M_ClkCtrl_0/U_BUFGMUX_1
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.418ns logic, 0.292ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1" TS_CpSl_Clk_i * 8.4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_1 (BUFGCTRL_X0Y17.CE1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_FreCtrl_0/CpSv_FreChoice_o_1 (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_1 (OTHER)
  Requirement:          0.595ns
  Data Path Delay:      0.094ns (Levels of Logic = 1)
  Clock Path Skew:      -0.409ns (1.233 - 1.642)
  Source Clock:         PrSl_ClkFre_s rising at 12.500ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk840M_s rising at 11.905ns
  Clock Uncertainty:    0.648ns

  Clock Uncertainty:          0.648ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.421ns
    Phase Error (PE):           0.434ns

  Minimum Data Path at Fast Process Corner: U_M_FreCtrl_0/CpSv_FreChoice_o_1 to U_M_ClkCtrl_0/U_BUFGMUX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y200.DMUX   Tshcko                0.127   U_M_FreCtrl_0/CpSv_FreChoice_o<1>
                                                       U_M_FreCtrl_0/CpSv_FreChoice_o_1
    BUFGCTRL_X0Y17.CE1   net (fanout=7)        0.154   U_M_FreCtrl_0/CpSv_FreChoice_o<1>
    BUFGCTRL_X0Y17.I1    Tbcckc_CE   (-Th)     0.187   U_M_ClkCtrl_0/U_BUFGMUX_1
                                                       U_M_ClkCtrl_0/U_BUFGMUX_1
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (-0.060ns logic, 0.154ns route)
                                                       (-63.8% logic, 163.8% route)

--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_1 (BUFGCTRL_X0Y17.CE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_FreCtrl_0/CpSv_FreChoice_o_1 (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_1 (OTHER)
  Requirement:          0.595ns
  Data Path Delay:      0.094ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (0.906 - 1.320)
  Source Clock:         PrSl_ClkFre_s rising at 12.500ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk560M_s rising at 11.905ns
  Clock Uncertainty:    0.234ns

  Clock Uncertainty:          0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U_M_FreCtrl_0/CpSv_FreChoice_o_1 to U_M_ClkCtrl_0/U_BUFGMUX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y200.DMUX   Tshcko                0.127   U_M_FreCtrl_0/CpSv_FreChoice_o<1>
                                                       U_M_FreCtrl_0/CpSv_FreChoice_o_1
    BUFGCTRL_X0Y17.CE0   net (fanout=7)        0.154   U_M_FreCtrl_0/CpSv_FreChoice_o<1>
    BUFGCTRL_X0Y17.I0    Tbcckc_CE   (-Th)     0.187   U_M_ClkCtrl_0/U_BUFGMUX_1
                                                       U_M_ClkCtrl_0/U_BUFGMUX_1
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (-0.060ns logic, 0.154ns route)
                                                       (-63.8% logic, 163.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1" TS_CpSl_Clk_i * 8.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.219ns (period - min period limit)
  Period: 1.190ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I0
  Logical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I0
  Location pin: BUFGCTRL_X0Y17.I0
  Clock network: U_M_ClkCtrl_0/PrSl_Clk560M_s
--------------------------------------------------------------------------------
Slack: -0.219ns (period - min period limit)
  Period: 1.190ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I1
  Logical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I1
  Location pin: BUFGCTRL_X0Y17.I1
  Clock network: U_M_ClkCtrl_0/PrSl_Clk840M_s
--------------------------------------------------------------------------------
Slack: -0.219ns (period - min period limit)
  Period: 1.190ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/clkout2_buf/I0
  Logical resource: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y16.I0
  Clock network: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIMEGRP 
"U_M_DdrCtrl_0_freq_refclk"         TS_CpSl_Clk_iP / 2 PHASE 2.34375 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.072ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIMEGRP "U_M_DdrCtrl_0_freq_refclk"
        TS_CpSl_Clk_iP / 2 PHASE 2.34375 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 2.500ns (400.000MHz) (Tpopper_FRQ)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: U_M_DdrCtrl_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 2.500ns (400.000MHz) (Tpopper_FRQ)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.FREQREFCLK
  Clock network: U_M_DdrCtrl_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 2.500ns (400.000MHz) (Tpopper_FRQ)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: U_M_DdrCtrl_0/freq_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 = PERIOD 
TIMEGRP         "U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3" TS_CpSl_Clk_iP / 
0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3" TS_CpSl_Clk_iP / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Logical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Logical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Logical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIMEGRP 
"U_M_DdrCtrl_0_sync_pulse"         TS_CpSl_Clk_iP / 0.125 PHASE 1.09375 ns HIGH 
6.25%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.560ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIMEGRP "U_M_DdrCtrl_0_sync_pulse"
        TS_CpSl_Clk_iP / 0.125 PHASE 1.09375 ns HIGH 6.25%;
--------------------------------------------------------------------------------
Slack: 31.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 2.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 31.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 2.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 38.930ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIMEGRP 
"U_M_DdrCtrl_0_mem_refclk"         TS_CpSl_Clk_iP / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.091ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          2.500ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.644 - 0.488)
  Source Clock:         U_M_DdrCtrl_0/mem_refclk rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=2)        0.607   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctckd_EMP           0.008   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.191ns (0.584ns logic, 0.607ns route)
                                                                   (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          2.500ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_M_DdrCtrl_0/mem_refclk rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=2)        0.374   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctckd_EMP           0.008   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.958ns (0.584ns logic, 0.374ns route)
                                                                   (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIMEGRP "U_M_DdrCtrl_0_mem_refclk"
        TS_CpSl_Clk_iP / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.372 - 0.205)
  Source Clock:         U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Destination Clock:    U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=2)        0.280   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.487ns (0.207ns logic, 0.280ns route)
                                                                   (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Destination Clock:    U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=2)        0.178   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.385ns (0.207ns logic, 0.178ns route)
                                                                   (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIMEGRP "U_M_DdrCtrl_0_mem_refclk"
        TS_CpSl_Clk_iP / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.500ns
  Low pulse: 1.250ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.500ns
  High pulse: 1.250ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_i
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ise
rdes_clkdiv"         TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q1     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D13    net (fanout=1)        0.317   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q2     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D12    net (fanout=1)        0.315   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q4     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D10    net (fanout=1)        0.311   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q4     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D60    net (fanout=1)        0.165   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q3     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D61    net (fanout=1)        0.165   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q2     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D62    net (fanout=1)        0.167   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.874ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_i
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ise
rdes_clk"         TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y128.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_i
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ise
rdes_clkdiv"         TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q1     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D13    net (fanout=1)        0.317   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q2     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D12    net (fanout=1)        0.315   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q4     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D10    net (fanout=1)        0.311   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q4     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D60    net (fanout=1)        0.165   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q3     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D61    net (fanout=1)        0.165   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q2     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D62    net (fanout=1)        0.167   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.874ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_i
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ise
rdes_clk"         TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y140.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y140.CLKB
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y146.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD 
TIMEGRP         "U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i"         
TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 93078 paths analyzed, 25438 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.250ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/PrSl_DviDeDly2_s (SLICE_X62Y218.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 (FF)
  Destination:          U_M_DdrIf_0/PrSl_DviDeDly2_s (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.601ns (Levels of Logic = 1)
  Clock Path Skew:      -0.582ns (1.065 - 1.647)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 to U_M_DdrIf_0/PrSl_DviDeDly2_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y98.AQ     Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_4
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X135Y97.A2     net (fanout=10)       0.662   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X135Y97.A      Tilo                  0.043   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/init_calib_complete_inv1_INV_0
    SLICE_X62Y218.SR     net (fanout=114)      5.486   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
    SLICE_X62Y218.CLK    Trck                  0.187   U_M_DdrIf_0/PrSl_DviDeDly1_s
                                                       U_M_DdrIf_0/PrSl_DviDeDly2_s
    -------------------------------------------------  ---------------------------
    Total                                      6.601ns (0.453ns logic, 6.148ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/PrSl_DviDeDly1_s (SLICE_X62Y218.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 (FF)
  Destination:          U_M_DdrIf_0/PrSl_DviDeDly1_s (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.568ns (Levels of Logic = 1)
  Clock Path Skew:      -0.582ns (1.065 - 1.647)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 to U_M_DdrIf_0/PrSl_DviDeDly1_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y98.AQ     Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_4
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X135Y97.A2     net (fanout=10)       0.662   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X135Y97.A      Tilo                  0.043   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/init_calib_complete_inv1_INV_0
    SLICE_X62Y218.SR     net (fanout=114)      5.486   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
    SLICE_X62Y218.CLK    Trck                  0.154   U_M_DdrIf_0/PrSl_DviDeDly1_s
                                                       U_M_DdrIf_0/PrSl_DviDeDly1_s
    -------------------------------------------------  ---------------------------
    Total                                      6.568ns (0.420ns logic, 6.148ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y24.DIADI26), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_11 (FF)
  Destination:          U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.583 - 0.588)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_11 to U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X97Y125.CQ        Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data<12>
                                                          U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_11
    RAMB36_X3Y24.DIADI26    net (fanout=1)        3.890   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data<11>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.543   U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.656ns (0.766ns logic, 3.890ns route)
                                                          (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i"
        TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y24.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_73 (FF)
  Destination:          U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.626 - 0.547)
  Source Clock:         PrSl_DdrClk_s rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_73 to U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X97Y126.AQ        Tcko                  0.178   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data<76>
                                                          U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_73
    RAMB36_X3Y24.DIADI8     net (fanout=1)        0.429   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data<73>
    RAMB36_X3Y24.CLKARDCLKL Trckd_DIA   (-Th)     0.527   U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.080ns (-0.349ns logic, 0.429ns route)
                                                          (-436.3% logic, 536.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_r_0 (SLICE_X98Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_22 (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (0.754 - 0.493)
  Source Clock:         PrSl_DdrClk_s rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_22 to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y100.BQ    Tcko                  0.100   U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_24
                                                       U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_22
    SLICE_X98Y96.SR      net (fanout=4)        0.168   U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_22
    SLICE_X98Y96.CLK     Tcksr       (-Th)     0.006   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_r<0>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.094ns logic, 0.168ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r2_10 (SLICE_X116Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_10 (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r2_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.763 - 0.498)
  Source Clock:         PrSl_DdrClk_s rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_10 to U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y100.AQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1<12>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_10
    SLICE_X116Y98.AX     net (fanout=2)        0.204   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1<10>
    SLICE_X116Y98.CLK    Tckdi       (-Th)     0.037   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r2<13>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r2_10
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.063ns logic, 0.204ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i"
        TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: PrSl_DdrClk_s
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: PrSl_DdrClk_s
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: PrSl_DdrClk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y127.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y126.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y128.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y133.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q60   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y133.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y133.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y129.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q40   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y129.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y129.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y130.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q50   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y130.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y130.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q22   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D3     net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q20   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D1     net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q21   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D2     net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.874ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y145.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q60   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y145.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y145.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y141.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q40   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y141.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y141.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y142.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q50   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y142.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y142.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q22   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D3     net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q20   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D1     net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q21   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D2     net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.874ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y143.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y148.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y147.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q<0>/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y94.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y96.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y89.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y95.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q60    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y95.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y95.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y92.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q50    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y92.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y92.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y91.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q40    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y91.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y91.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q22    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D3      net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q20    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D1      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q21    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D2      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.874ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y83.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y85.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y84.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y75.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.296 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q01    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y75.D2      net (fanout=1)        0.292   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0<1>
    OLOGIC_X1Y75.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.946ns logic, 0.292ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y83.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q60    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y83.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y83.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y81.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q54    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y81.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<4>
    OLOGIC_X1Y81.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q22    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D3      net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q20    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D1      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q21    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D2      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.874ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y69.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y70.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q54    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<4>
    OLOGIC_X1Y69.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y70.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q64    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y70.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<4>
    OLOGIC_X1Y70.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q55    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D2      net (fanout=1)        0.283   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<5>
    OLOGIC_X1Y69.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.946ns logic, 0.283ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.195 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q56    Toffcko_DO            0.156   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D3      net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<6>
    OLOGIC_X1Y69.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.135ns logic, 0.135ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.195 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q54    Toffcko_DO            0.156   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D1      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<4>
    OLOGIC_X1Y69.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.135ns logic, 0.136ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.195 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q55    Toffcko_DO            0.156   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D2      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<5>
    OLOGIC_X1Y69.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.135ns logic, 0.136ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.874ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CpSl_Clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_i                  |     10.000ns|      4.000ns|     43.361ns|            0|            5|            0|        39464|
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|     12.500ns|      7.803ns|          N/A|            0|            0|        28399|            0|
| clkout2                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|     12.500ns|      1.839ns|          N/A|            0|            0|            0|            0|
| clkout1                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|      1.786ns|      1.409ns|          N/A|            0|            0|            0|            0|
| clkout0                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_CtrlClkPl|      8.333ns|      8.034ns|          N/A|            0|            0|        11063|            0|
| l_0_clkout0                   |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_CtrlClkPl|      1.190ns|      5.162ns|          N/A|            5|            0|            2|            0|
| l_0_clkout1                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CpSl_Clk_iP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_iP                 |      5.000ns|      4.000ns|      3.625ns|            0|            0|          224|        93312|
| TS_U_M_DdrCtrl_0_freq_refclk  |      2.500ns|      1.072ns|      1.070ns|            0|            0|            0|           64|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clk    |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_u_ddr3_infras|     10.000ns|      4.000ns|      7.250ns|            0|            0|            0|        93078|
| tructure_pll_clk3             |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_ddr3_infra|     10.000ns|      7.250ns|          N/A|            0|            0|        93078|            0|
|  structure_clk_pll_i          |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_sync_pulse   |     40.000ns|      8.560ns|          N/A|            0|            0|            0|            0|
| TS_U_M_DdrCtrl_0_mem_refclk   |      2.500ns|      1.091ns|      1.070ns|            0|            0|            2|          168|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|            8|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clkdiv |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ISERDES_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ISERDES_CLOCK               |      2.500ns|      1.070ns|      0.727ns|            0|            0|            0|           32|
| TS_MULTICYCLEPATH             |     15.000ns|      4.364ns|          N/A|            0|            0|           32|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CpSl_Clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Clk_i     |    8.034|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CpSl_Clk_iN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Clk_iN    |    7.250|         |    4.364|         |
CpSl_Clk_iP    |    7.250|         |    4.364|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CpSl_Clk_iP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Clk_iN    |    7.250|         |    4.364|         |
CpSl_Clk_iP    |    7.250|         |    4.364|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CpSl_Dvi0Clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Dvi0Clk_i |    6.028|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 5  Score: 4222  (Setup/Max: 3565, Hold: 0, Component Switching Limit: 657)

Constraints cover 143059 paths, 0 nets, and 53722 connections

Design statistics:
   Minimum period:   8.560ns{1}   (Maximum frequency: 116.822MHz)
   Maximum path delay from/to any node:   4.364ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 12 18:29:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1192 MB



