read -sv run_verilog_mid/adder_32b_9_91_961b96f63e7e7f039a853f3e73611d6a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_961b96f63e7e7f039a853f3e73611d6a_yosys.v
