/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RGB_B */
.set RGB_B__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set RGB_B__0__MASK, 0x08
.set RGB_B__0__PC, CYREG_PRT2_PC3
.set RGB_B__0__PORT, 2
.set RGB_B__0__SHIFT, 3
.set RGB_B__AG, CYREG_PRT2_AG
.set RGB_B__AMUX, CYREG_PRT2_AMUX
.set RGB_B__BIE, CYREG_PRT2_BIE
.set RGB_B__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RGB_B__BYP, CYREG_PRT2_BYP
.set RGB_B__CTL, CYREG_PRT2_CTL
.set RGB_B__DM0, CYREG_PRT2_DM0
.set RGB_B__DM1, CYREG_PRT2_DM1
.set RGB_B__DM2, CYREG_PRT2_DM2
.set RGB_B__DR, CYREG_PRT2_DR
.set RGB_B__INP_DIS, CYREG_PRT2_INP_DIS
.set RGB_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RGB_B__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RGB_B__LCD_EN, CYREG_PRT2_LCD_EN
.set RGB_B__MASK, 0x08
.set RGB_B__PORT, 2
.set RGB_B__PRT, CYREG_PRT2_PRT
.set RGB_B__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RGB_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RGB_B__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RGB_B__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RGB_B__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RGB_B__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RGB_B__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RGB_B__PS, CYREG_PRT2_PS
.set RGB_B__SHIFT, 3
.set RGB_B__SLW, CYREG_PRT2_SLW

/* RGB_G */
.set RGB_G__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set RGB_G__0__MASK, 0x10
.set RGB_G__0__PC, CYREG_PRT2_PC4
.set RGB_G__0__PORT, 2
.set RGB_G__0__SHIFT, 4
.set RGB_G__AG, CYREG_PRT2_AG
.set RGB_G__AMUX, CYREG_PRT2_AMUX
.set RGB_G__BIE, CYREG_PRT2_BIE
.set RGB_G__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RGB_G__BYP, CYREG_PRT2_BYP
.set RGB_G__CTL, CYREG_PRT2_CTL
.set RGB_G__DM0, CYREG_PRT2_DM0
.set RGB_G__DM1, CYREG_PRT2_DM1
.set RGB_G__DM2, CYREG_PRT2_DM2
.set RGB_G__DR, CYREG_PRT2_DR
.set RGB_G__INP_DIS, CYREG_PRT2_INP_DIS
.set RGB_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RGB_G__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RGB_G__LCD_EN, CYREG_PRT2_LCD_EN
.set RGB_G__MASK, 0x10
.set RGB_G__PORT, 2
.set RGB_G__PRT, CYREG_PRT2_PRT
.set RGB_G__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RGB_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RGB_G__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RGB_G__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RGB_G__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RGB_G__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RGB_G__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RGB_G__PS, CYREG_PRT2_PS
.set RGB_G__SHIFT, 4
.set RGB_G__SLW, CYREG_PRT2_SLW

/* RGB_R */
.set RGB_R__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set RGB_R__0__MASK, 0x20
.set RGB_R__0__PC, CYREG_PRT2_PC5
.set RGB_R__0__PORT, 2
.set RGB_R__0__SHIFT, 5
.set RGB_R__AG, CYREG_PRT2_AG
.set RGB_R__AMUX, CYREG_PRT2_AMUX
.set RGB_R__BIE, CYREG_PRT2_BIE
.set RGB_R__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RGB_R__BYP, CYREG_PRT2_BYP
.set RGB_R__CTL, CYREG_PRT2_CTL
.set RGB_R__DM0, CYREG_PRT2_DM0
.set RGB_R__DM1, CYREG_PRT2_DM1
.set RGB_R__DM2, CYREG_PRT2_DM2
.set RGB_R__DR, CYREG_PRT2_DR
.set RGB_R__INP_DIS, CYREG_PRT2_INP_DIS
.set RGB_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RGB_R__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RGB_R__LCD_EN, CYREG_PRT2_LCD_EN
.set RGB_R__MASK, 0x20
.set RGB_R__PORT, 2
.set RGB_R__PRT, CYREG_PRT2_PRT
.set RGB_R__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RGB_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RGB_R__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RGB_R__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RGB_R__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RGB_R__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RGB_R__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RGB_R__PS, CYREG_PRT2_PS
.set RGB_R__SHIFT, 5
.set RGB_R__SLW, CYREG_PRT2_SLW

/* LED_Red */
.set LED_Red__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LED_Red__0__MASK, 0x40
.set LED_Red__0__PC, CYREG_PRT0_PC6
.set LED_Red__0__PORT, 0
.set LED_Red__0__SHIFT, 6
.set LED_Red__AG, CYREG_PRT0_AG
.set LED_Red__AMUX, CYREG_PRT0_AMUX
.set LED_Red__BIE, CYREG_PRT0_BIE
.set LED_Red__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_Red__BYP, CYREG_PRT0_BYP
.set LED_Red__CTL, CYREG_PRT0_CTL
.set LED_Red__DM0, CYREG_PRT0_DM0
.set LED_Red__DM1, CYREG_PRT0_DM1
.set LED_Red__DM2, CYREG_PRT0_DM2
.set LED_Red__DR, CYREG_PRT0_DR
.set LED_Red__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_Red__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_Red__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_Red__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_Red__MASK, 0x40
.set LED_Red__PORT, 0
.set LED_Red__PRT, CYREG_PRT0_PRT
.set LED_Red__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_Red__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_Red__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_Red__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_Red__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_Red__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_Red__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_Red__PS, CYREG_PRT0_PS
.set LED_Red__SHIFT, 6
.set LED_Red__SLW, CYREG_PRT0_SLW

/* PWM_CLK */
.set PWM_CLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set PWM_CLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set PWM_CLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set PWM_CLK__CFG2_SRC_SEL_MASK, 0x07
.set PWM_CLK__INDEX, 0x00
.set PWM_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_CLK__PM_ACT_MSK, 0x01
.set PWM_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_CLK__PM_STBY_MSK, 0x01

/* PWM_Red */
.set PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Red_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Red_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Red_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_Red_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Red_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Red_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_Red_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set PWM_Red_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Red_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Red_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Red_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Red_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_Red_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set PWM_Red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Red_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Red_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set PWM_Red_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1

/* BUTTON_1 */
.set BUTTON_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set BUTTON_1__0__MASK, 0x08
.set BUTTON_1__0__PC, CYREG_PRT0_PC3
.set BUTTON_1__0__PORT, 0
.set BUTTON_1__0__SHIFT, 3
.set BUTTON_1__AG, CYREG_PRT0_AG
.set BUTTON_1__AMUX, CYREG_PRT0_AMUX
.set BUTTON_1__BIE, CYREG_PRT0_BIE
.set BUTTON_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set BUTTON_1__BYP, CYREG_PRT0_BYP
.set BUTTON_1__CTL, CYREG_PRT0_CTL
.set BUTTON_1__DM0, CYREG_PRT0_DM0
.set BUTTON_1__DM1, CYREG_PRT0_DM1
.set BUTTON_1__DM2, CYREG_PRT0_DM2
.set BUTTON_1__DR, CYREG_PRT0_DR
.set BUTTON_1__INP_DIS, CYREG_PRT0_INP_DIS
.set BUTTON_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set BUTTON_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set BUTTON_1__LCD_EN, CYREG_PRT0_LCD_EN
.set BUTTON_1__MASK, 0x08
.set BUTTON_1__PORT, 0
.set BUTTON_1__PRT, CYREG_PRT0_PRT
.set BUTTON_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set BUTTON_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set BUTTON_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set BUTTON_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set BUTTON_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set BUTTON_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set BUTTON_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set BUTTON_1__PS, CYREG_PRT0_PS
.set BUTTON_1__SHIFT, 3
.set BUTTON_1__SLW, CYREG_PRT0_SLW

/* BUTTON_2 */
.set BUTTON_2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set BUTTON_2__0__MASK, 0x10
.set BUTTON_2__0__PC, CYREG_PRT0_PC4
.set BUTTON_2__0__PORT, 0
.set BUTTON_2__0__SHIFT, 4
.set BUTTON_2__AG, CYREG_PRT0_AG
.set BUTTON_2__AMUX, CYREG_PRT0_AMUX
.set BUTTON_2__BIE, CYREG_PRT0_BIE
.set BUTTON_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set BUTTON_2__BYP, CYREG_PRT0_BYP
.set BUTTON_2__CTL, CYREG_PRT0_CTL
.set BUTTON_2__DM0, CYREG_PRT0_DM0
.set BUTTON_2__DM1, CYREG_PRT0_DM1
.set BUTTON_2__DM2, CYREG_PRT0_DM2
.set BUTTON_2__DR, CYREG_PRT0_DR
.set BUTTON_2__INP_DIS, CYREG_PRT0_INP_DIS
.set BUTTON_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set BUTTON_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set BUTTON_2__LCD_EN, CYREG_PRT0_LCD_EN
.set BUTTON_2__MASK, 0x10
.set BUTTON_2__PORT, 0
.set BUTTON_2__PRT, CYREG_PRT0_PRT
.set BUTTON_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set BUTTON_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set BUTTON_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set BUTTON_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set BUTTON_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set BUTTON_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set BUTTON_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set BUTTON_2__PS, CYREG_PRT0_PS
.set BUTTON_2__SHIFT, 4
.set BUTTON_2__SLW, CYREG_PRT0_SLW

/* PWM_Blue */
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_Blue_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set PWM_Blue_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Blue_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Blue_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_Blue_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_Blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_Blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set PWM_Blue_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Blue_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Blue_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Blue_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Blue_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_Blue_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set PWM_Blue_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_Blue_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_Blue_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* UART_LOG */
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_LOG_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_LOG_BUART_sRX_RxSts__3__POS, 3
.set UART_LOG_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_LOG_BUART_sRX_RxSts__4__POS, 4
.set UART_LOG_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_LOG_BUART_sRX_RxSts__5__POS, 5
.set UART_LOG_BUART_sRX_RxSts__MASK, 0x38
.set UART_LOG_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_LOG_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set UART_LOG_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set UART_LOG_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set UART_LOG_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set UART_LOG_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_LOG_BUART_sTX_TxSts__0__POS, 0
.set UART_LOG_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_LOG_BUART_sTX_TxSts__1__POS, 1
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_LOG_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_LOG_BUART_sTX_TxSts__2__POS, 2
.set UART_LOG_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_LOG_BUART_sTX_TxSts__3__POS, 3
.set UART_LOG_BUART_sTX_TxSts__MASK, 0x0F
.set UART_LOG_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_LOG_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_LOG_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_LOG_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_LOG_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_LOG_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_LOG_IntClock__INDEX, 0x01
.set UART_LOG_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_LOG_IntClock__PM_ACT_MSK, 0x02
.set UART_LOG_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_LOG_IntClock__PM_STBY_MSK, 0x02
.set UART_LOG_Rx__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set UART_LOG_Rx__0__MASK, 0x40
.set UART_LOG_Rx__0__PC, CYREG_PRT12_PC6
.set UART_LOG_Rx__0__PORT, 12
.set UART_LOG_Rx__0__SHIFT, 6
.set UART_LOG_Rx__AG, CYREG_PRT12_AG
.set UART_LOG_Rx__BIE, CYREG_PRT12_BIE
.set UART_LOG_Rx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_LOG_Rx__BYP, CYREG_PRT12_BYP
.set UART_LOG_Rx__DM0, CYREG_PRT12_DM0
.set UART_LOG_Rx__DM1, CYREG_PRT12_DM1
.set UART_LOG_Rx__DM2, CYREG_PRT12_DM2
.set UART_LOG_Rx__DR, CYREG_PRT12_DR
.set UART_LOG_Rx__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_LOG_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_LOG_Rx__MASK, 0x40
.set UART_LOG_Rx__PORT, 12
.set UART_LOG_Rx__PRT, CYREG_PRT12_PRT
.set UART_LOG_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_LOG_Rx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_LOG_Rx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_LOG_Rx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_LOG_Rx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_LOG_Rx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_LOG_Rx__PS, CYREG_PRT12_PS
.set UART_LOG_Rx__SHIFT, 6
.set UART_LOG_Rx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_LOG_Rx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_LOG_Rx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_LOG_Rx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_LOG_Rx__SLW, CYREG_PRT12_SLW
.set UART_LOG_Tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set UART_LOG_Tx__0__MASK, 0x80
.set UART_LOG_Tx__0__PC, CYREG_PRT12_PC7
.set UART_LOG_Tx__0__PORT, 12
.set UART_LOG_Tx__0__SHIFT, 7
.set UART_LOG_Tx__AG, CYREG_PRT12_AG
.set UART_LOG_Tx__BIE, CYREG_PRT12_BIE
.set UART_LOG_Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_LOG_Tx__BYP, CYREG_PRT12_BYP
.set UART_LOG_Tx__DM0, CYREG_PRT12_DM0
.set UART_LOG_Tx__DM1, CYREG_PRT12_DM1
.set UART_LOG_Tx__DM2, CYREG_PRT12_DM2
.set UART_LOG_Tx__DR, CYREG_PRT12_DR
.set UART_LOG_Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_LOG_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_LOG_Tx__MASK, 0x80
.set UART_LOG_Tx__PORT, 12
.set UART_LOG_Tx__PRT, CYREG_PRT12_PRT
.set UART_LOG_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_LOG_Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_LOG_Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_LOG_Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_LOG_Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_LOG_Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_LOG_Tx__PS, CYREG_PRT12_PS
.set UART_LOG_Tx__SHIFT, 7
.set UART_LOG_Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_LOG_Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_LOG_Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_LOG_Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_LOG_Tx__SLW, CYREG_PRT12_SLW
.set UART_LOG_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_LOG_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_LOG_TXInternalInterrupt__INTC_MASK, 0x01
.set UART_LOG_TXInternalInterrupt__INTC_NUMBER, 0
.set UART_LOG_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_LOG_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_LOG_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_LOG_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED_Green */
.set LED_Green__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LED_Green__0__MASK, 0x80
.set LED_Green__0__PC, CYREG_PRT0_PC7
.set LED_Green__0__PORT, 0
.set LED_Green__0__SHIFT, 7
.set LED_Green__AG, CYREG_PRT0_AG
.set LED_Green__AMUX, CYREG_PRT0_AMUX
.set LED_Green__BIE, CYREG_PRT0_BIE
.set LED_Green__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_Green__BYP, CYREG_PRT0_BYP
.set LED_Green__CTL, CYREG_PRT0_CTL
.set LED_Green__DM0, CYREG_PRT0_DM0
.set LED_Green__DM1, CYREG_PRT0_DM1
.set LED_Green__DM2, CYREG_PRT0_DM2
.set LED_Green__DR, CYREG_PRT0_DR
.set LED_Green__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_Green__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_Green__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_Green__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_Green__MASK, 0x80
.set LED_Green__PORT, 0
.set LED_Green__PRT, CYREG_PRT0_PRT
.set LED_Green__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_Green__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_Green__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_Green__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_Green__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_Green__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_Green__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_Green__PS, CYREG_PRT0_PS
.set LED_Green__SHIFT, 7
.set LED_Green__SLW, CYREG_PRT0_SLW

/* PWM_Green */
.set PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Green_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Green_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Green_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_Green_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Green_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Green_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_Green_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_Green_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Green_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Green_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Green_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Green_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_Green_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_Green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Green_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Green_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set PWM_Green_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1

/* LED_Yellow */
.set LED_Yellow__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LED_Yellow__0__MASK, 0x01
.set LED_Yellow__0__PC, CYREG_PRT2_PC0
.set LED_Yellow__0__PORT, 2
.set LED_Yellow__0__SHIFT, 0
.set LED_Yellow__AG, CYREG_PRT2_AG
.set LED_Yellow__AMUX, CYREG_PRT2_AMUX
.set LED_Yellow__BIE, CYREG_PRT2_BIE
.set LED_Yellow__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_Yellow__BYP, CYREG_PRT2_BYP
.set LED_Yellow__CTL, CYREG_PRT2_CTL
.set LED_Yellow__DM0, CYREG_PRT2_DM0
.set LED_Yellow__DM1, CYREG_PRT2_DM1
.set LED_Yellow__DM2, CYREG_PRT2_DM2
.set LED_Yellow__DR, CYREG_PRT2_DR
.set LED_Yellow__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_Yellow__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_Yellow__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_Yellow__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_Yellow__MASK, 0x01
.set LED_Yellow__PORT, 2
.set LED_Yellow__PRT, CYREG_PRT2_PRT
.set LED_Yellow__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_Yellow__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_Yellow__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_Yellow__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_Yellow__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_Yellow__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_Yellow__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_Yellow__PS, CYREG_PRT2_PS
.set LED_Yellow__SHIFT, 0
.set LED_Yellow__SLW, CYREG_PRT2_SLW

/* S7D_Select */
.set S7D_Select__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set S7D_Select__0__MASK, 0x20
.set S7D_Select__0__PC, CYREG_PRT3_PC5
.set S7D_Select__0__PORT, 3
.set S7D_Select__0__SHIFT, 5
.set S7D_Select__AG, CYREG_PRT3_AG
.set S7D_Select__AMUX, CYREG_PRT3_AMUX
.set S7D_Select__BIE, CYREG_PRT3_BIE
.set S7D_Select__BIT_MASK, CYREG_PRT3_BIT_MASK
.set S7D_Select__BYP, CYREG_PRT3_BYP
.set S7D_Select__CTL, CYREG_PRT3_CTL
.set S7D_Select__DM0, CYREG_PRT3_DM0
.set S7D_Select__DM1, CYREG_PRT3_DM1
.set S7D_Select__DM2, CYREG_PRT3_DM2
.set S7D_Select__DR, CYREG_PRT3_DR
.set S7D_Select__INP_DIS, CYREG_PRT3_INP_DIS
.set S7D_Select__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set S7D_Select__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set S7D_Select__LCD_EN, CYREG_PRT3_LCD_EN
.set S7D_Select__MASK, 0x20
.set S7D_Select__PORT, 3
.set S7D_Select__PRT, CYREG_PRT3_PRT
.set S7D_Select__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set S7D_Select__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set S7D_Select__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set S7D_Select__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set S7D_Select__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set S7D_Select__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set S7D_Select__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set S7D_Select__PS, CYREG_PRT3_PS
.set S7D_Select__SHIFT, 5
.set S7D_Select__SLW, CYREG_PRT3_SLW

/* isr_BUTTON */
.set isr_BUTTON__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_BUTTON__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_BUTTON__INTC_MASK, 0x02
.set isr_BUTTON__INTC_NUMBER, 1
.set isr_BUTTON__INTC_PRIOR_NUM, 7
.set isr_BUTTON__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_BUTTON__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_BUTTON__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* S7D_Display */
.set S7D_Display__0__INTTYPE, CYREG_PICU1_INTTYPE0
.set S7D_Display__0__MASK, 0x01
.set S7D_Display__0__PC, CYREG_PRT1_PC0
.set S7D_Display__0__PORT, 1
.set S7D_Display__0__SHIFT, 0
.set S7D_Display__AG, CYREG_PRT1_AG
.set S7D_Display__AMUX, CYREG_PRT1_AMUX
.set S7D_Display__BIE, CYREG_PRT1_BIE
.set S7D_Display__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S7D_Display__BYP, CYREG_PRT1_BYP
.set S7D_Display__CTL, CYREG_PRT1_CTL
.set S7D_Display__DM0, CYREG_PRT1_DM0
.set S7D_Display__DM1, CYREG_PRT1_DM1
.set S7D_Display__DM2, CYREG_PRT1_DM2
.set S7D_Display__DR, CYREG_PRT1_DR
.set S7D_Display__INP_DIS, CYREG_PRT1_INP_DIS
.set S7D_Display__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S7D_Display__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S7D_Display__LCD_EN, CYREG_PRT1_LCD_EN
.set S7D_Display__MASK, 0x01
.set S7D_Display__PORT, 1
.set S7D_Display__PRT, CYREG_PRT1_PRT
.set S7D_Display__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S7D_Display__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S7D_Display__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S7D_Display__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S7D_Display__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S7D_Display__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S7D_Display__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S7D_Display__PS, CYREG_PRT1_PS
.set S7D_Display__SHIFT, 0
.set S7D_Display__SLW, CYREG_PRT1_SLW

/* S7D_SegmentA */
.set S7D_SegmentA__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set S7D_SegmentA__0__MASK, 0x80
.set S7D_SegmentA__0__PC, CYREG_PRT1_PC7
.set S7D_SegmentA__0__PORT, 1
.set S7D_SegmentA__0__SHIFT, 7
.set S7D_SegmentA__AG, CYREG_PRT1_AG
.set S7D_SegmentA__AMUX, CYREG_PRT1_AMUX
.set S7D_SegmentA__BIE, CYREG_PRT1_BIE
.set S7D_SegmentA__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S7D_SegmentA__BYP, CYREG_PRT1_BYP
.set S7D_SegmentA__CTL, CYREG_PRT1_CTL
.set S7D_SegmentA__DM0, CYREG_PRT1_DM0
.set S7D_SegmentA__DM1, CYREG_PRT1_DM1
.set S7D_SegmentA__DM2, CYREG_PRT1_DM2
.set S7D_SegmentA__DR, CYREG_PRT1_DR
.set S7D_SegmentA__INP_DIS, CYREG_PRT1_INP_DIS
.set S7D_SegmentA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S7D_SegmentA__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S7D_SegmentA__LCD_EN, CYREG_PRT1_LCD_EN
.set S7D_SegmentA__MASK, 0x80
.set S7D_SegmentA__PORT, 1
.set S7D_SegmentA__PRT, CYREG_PRT1_PRT
.set S7D_SegmentA__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S7D_SegmentA__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S7D_SegmentA__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S7D_SegmentA__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S7D_SegmentA__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S7D_SegmentA__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S7D_SegmentA__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S7D_SegmentA__PS, CYREG_PRT1_PS
.set S7D_SegmentA__SHIFT, 7
.set S7D_SegmentA__SLW, CYREG_PRT1_SLW

/* S7D_SegmentB */
.set S7D_SegmentB__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set S7D_SegmentB__0__MASK, 0x40
.set S7D_SegmentB__0__PC, CYREG_PRT1_PC6
.set S7D_SegmentB__0__PORT, 1
.set S7D_SegmentB__0__SHIFT, 6
.set S7D_SegmentB__AG, CYREG_PRT1_AG
.set S7D_SegmentB__AMUX, CYREG_PRT1_AMUX
.set S7D_SegmentB__BIE, CYREG_PRT1_BIE
.set S7D_SegmentB__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S7D_SegmentB__BYP, CYREG_PRT1_BYP
.set S7D_SegmentB__CTL, CYREG_PRT1_CTL
.set S7D_SegmentB__DM0, CYREG_PRT1_DM0
.set S7D_SegmentB__DM1, CYREG_PRT1_DM1
.set S7D_SegmentB__DM2, CYREG_PRT1_DM2
.set S7D_SegmentB__DR, CYREG_PRT1_DR
.set S7D_SegmentB__INP_DIS, CYREG_PRT1_INP_DIS
.set S7D_SegmentB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S7D_SegmentB__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S7D_SegmentB__LCD_EN, CYREG_PRT1_LCD_EN
.set S7D_SegmentB__MASK, 0x40
.set S7D_SegmentB__PORT, 1
.set S7D_SegmentB__PRT, CYREG_PRT1_PRT
.set S7D_SegmentB__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S7D_SegmentB__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S7D_SegmentB__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S7D_SegmentB__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S7D_SegmentB__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S7D_SegmentB__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S7D_SegmentB__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S7D_SegmentB__PS, CYREG_PRT1_PS
.set S7D_SegmentB__SHIFT, 6
.set S7D_SegmentB__SLW, CYREG_PRT1_SLW

/* S7D_SegmentC */
.set S7D_SegmentC__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set S7D_SegmentC__0__MASK, 0x20
.set S7D_SegmentC__0__PC, CYREG_PRT1_PC5
.set S7D_SegmentC__0__PORT, 1
.set S7D_SegmentC__0__SHIFT, 5
.set S7D_SegmentC__AG, CYREG_PRT1_AG
.set S7D_SegmentC__AMUX, CYREG_PRT1_AMUX
.set S7D_SegmentC__BIE, CYREG_PRT1_BIE
.set S7D_SegmentC__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S7D_SegmentC__BYP, CYREG_PRT1_BYP
.set S7D_SegmentC__CTL, CYREG_PRT1_CTL
.set S7D_SegmentC__DM0, CYREG_PRT1_DM0
.set S7D_SegmentC__DM1, CYREG_PRT1_DM1
.set S7D_SegmentC__DM2, CYREG_PRT1_DM2
.set S7D_SegmentC__DR, CYREG_PRT1_DR
.set S7D_SegmentC__INP_DIS, CYREG_PRT1_INP_DIS
.set S7D_SegmentC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S7D_SegmentC__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S7D_SegmentC__LCD_EN, CYREG_PRT1_LCD_EN
.set S7D_SegmentC__MASK, 0x20
.set S7D_SegmentC__PORT, 1
.set S7D_SegmentC__PRT, CYREG_PRT1_PRT
.set S7D_SegmentC__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S7D_SegmentC__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S7D_SegmentC__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S7D_SegmentC__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S7D_SegmentC__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S7D_SegmentC__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S7D_SegmentC__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S7D_SegmentC__PS, CYREG_PRT1_PS
.set S7D_SegmentC__SHIFT, 5
.set S7D_SegmentC__SLW, CYREG_PRT1_SLW

/* S7D_SegmentD */
.set S7D_SegmentD__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set S7D_SegmentD__0__MASK, 0x10
.set S7D_SegmentD__0__PC, CYREG_PRT1_PC4
.set S7D_SegmentD__0__PORT, 1
.set S7D_SegmentD__0__SHIFT, 4
.set S7D_SegmentD__AG, CYREG_PRT1_AG
.set S7D_SegmentD__AMUX, CYREG_PRT1_AMUX
.set S7D_SegmentD__BIE, CYREG_PRT1_BIE
.set S7D_SegmentD__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S7D_SegmentD__BYP, CYREG_PRT1_BYP
.set S7D_SegmentD__CTL, CYREG_PRT1_CTL
.set S7D_SegmentD__DM0, CYREG_PRT1_DM0
.set S7D_SegmentD__DM1, CYREG_PRT1_DM1
.set S7D_SegmentD__DM2, CYREG_PRT1_DM2
.set S7D_SegmentD__DR, CYREG_PRT1_DR
.set S7D_SegmentD__INP_DIS, CYREG_PRT1_INP_DIS
.set S7D_SegmentD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S7D_SegmentD__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S7D_SegmentD__LCD_EN, CYREG_PRT1_LCD_EN
.set S7D_SegmentD__MASK, 0x10
.set S7D_SegmentD__PORT, 1
.set S7D_SegmentD__PRT, CYREG_PRT1_PRT
.set S7D_SegmentD__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S7D_SegmentD__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S7D_SegmentD__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S7D_SegmentD__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S7D_SegmentD__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S7D_SegmentD__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S7D_SegmentD__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S7D_SegmentD__PS, CYREG_PRT1_PS
.set S7D_SegmentD__SHIFT, 4
.set S7D_SegmentD__SLW, CYREG_PRT1_SLW

/* S7D_SegmentE */
.set S7D_SegmentE__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set S7D_SegmentE__0__MASK, 0x08
.set S7D_SegmentE__0__PC, CYREG_PRT1_PC3
.set S7D_SegmentE__0__PORT, 1
.set S7D_SegmentE__0__SHIFT, 3
.set S7D_SegmentE__AG, CYREG_PRT1_AG
.set S7D_SegmentE__AMUX, CYREG_PRT1_AMUX
.set S7D_SegmentE__BIE, CYREG_PRT1_BIE
.set S7D_SegmentE__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S7D_SegmentE__BYP, CYREG_PRT1_BYP
.set S7D_SegmentE__CTL, CYREG_PRT1_CTL
.set S7D_SegmentE__DM0, CYREG_PRT1_DM0
.set S7D_SegmentE__DM1, CYREG_PRT1_DM1
.set S7D_SegmentE__DM2, CYREG_PRT1_DM2
.set S7D_SegmentE__DR, CYREG_PRT1_DR
.set S7D_SegmentE__INP_DIS, CYREG_PRT1_INP_DIS
.set S7D_SegmentE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S7D_SegmentE__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S7D_SegmentE__LCD_EN, CYREG_PRT1_LCD_EN
.set S7D_SegmentE__MASK, 0x08
.set S7D_SegmentE__PORT, 1
.set S7D_SegmentE__PRT, CYREG_PRT1_PRT
.set S7D_SegmentE__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S7D_SegmentE__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S7D_SegmentE__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S7D_SegmentE__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S7D_SegmentE__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S7D_SegmentE__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S7D_SegmentE__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S7D_SegmentE__PS, CYREG_PRT1_PS
.set S7D_SegmentE__SHIFT, 3
.set S7D_SegmentE__SLW, CYREG_PRT1_SLW

/* S7D_SegmentF */
.set S7D_SegmentF__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set S7D_SegmentF__0__MASK, 0x04
.set S7D_SegmentF__0__PC, CYREG_PRT1_PC2
.set S7D_SegmentF__0__PORT, 1
.set S7D_SegmentF__0__SHIFT, 2
.set S7D_SegmentF__AG, CYREG_PRT1_AG
.set S7D_SegmentF__AMUX, CYREG_PRT1_AMUX
.set S7D_SegmentF__BIE, CYREG_PRT1_BIE
.set S7D_SegmentF__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S7D_SegmentF__BYP, CYREG_PRT1_BYP
.set S7D_SegmentF__CTL, CYREG_PRT1_CTL
.set S7D_SegmentF__DM0, CYREG_PRT1_DM0
.set S7D_SegmentF__DM1, CYREG_PRT1_DM1
.set S7D_SegmentF__DM2, CYREG_PRT1_DM2
.set S7D_SegmentF__DR, CYREG_PRT1_DR
.set S7D_SegmentF__INP_DIS, CYREG_PRT1_INP_DIS
.set S7D_SegmentF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S7D_SegmentF__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S7D_SegmentF__LCD_EN, CYREG_PRT1_LCD_EN
.set S7D_SegmentF__MASK, 0x04
.set S7D_SegmentF__PORT, 1
.set S7D_SegmentF__PRT, CYREG_PRT1_PRT
.set S7D_SegmentF__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S7D_SegmentF__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S7D_SegmentF__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S7D_SegmentF__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S7D_SegmentF__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S7D_SegmentF__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S7D_SegmentF__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S7D_SegmentF__PS, CYREG_PRT1_PS
.set S7D_SegmentF__SHIFT, 2
.set S7D_SegmentF__SLW, CYREG_PRT1_SLW

/* S7D_SegmentG */
.set S7D_SegmentG__0__INTTYPE, CYREG_PICU1_INTTYPE1
.set S7D_SegmentG__0__MASK, 0x02
.set S7D_SegmentG__0__PC, CYREG_PRT1_PC1
.set S7D_SegmentG__0__PORT, 1
.set S7D_SegmentG__0__SHIFT, 1
.set S7D_SegmentG__AG, CYREG_PRT1_AG
.set S7D_SegmentG__AMUX, CYREG_PRT1_AMUX
.set S7D_SegmentG__BIE, CYREG_PRT1_BIE
.set S7D_SegmentG__BIT_MASK, CYREG_PRT1_BIT_MASK
.set S7D_SegmentG__BYP, CYREG_PRT1_BYP
.set S7D_SegmentG__CTL, CYREG_PRT1_CTL
.set S7D_SegmentG__DM0, CYREG_PRT1_DM0
.set S7D_SegmentG__DM1, CYREG_PRT1_DM1
.set S7D_SegmentG__DM2, CYREG_PRT1_DM2
.set S7D_SegmentG__DR, CYREG_PRT1_DR
.set S7D_SegmentG__INP_DIS, CYREG_PRT1_INP_DIS
.set S7D_SegmentG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set S7D_SegmentG__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set S7D_SegmentG__LCD_EN, CYREG_PRT1_LCD_EN
.set S7D_SegmentG__MASK, 0x02
.set S7D_SegmentG__PORT, 1
.set S7D_SegmentG__PRT, CYREG_PRT1_PRT
.set S7D_SegmentG__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set S7D_SegmentG__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set S7D_SegmentG__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set S7D_SegmentG__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set S7D_SegmentG__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set S7D_SegmentG__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set S7D_SegmentG__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set S7D_SegmentG__PS, CYREG_PRT1_PS
.set S7D_SegmentG__SHIFT, 1
.set S7D_SegmentG__SLW, CYREG_PRT1_SLW

/* S7D_ControlReg */
.set S7D_ControlReg_Sync_ctrl_reg__0__MASK, 0x01
.set S7D_ControlReg_Sync_ctrl_reg__0__POS, 0
.set S7D_ControlReg_Sync_ctrl_reg__1__MASK, 0x02
.set S7D_ControlReg_Sync_ctrl_reg__1__POS, 1
.set S7D_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set S7D_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set S7D_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set S7D_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set S7D_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set S7D_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set S7D_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set S7D_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set S7D_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set S7D_ControlReg_Sync_ctrl_reg__2__MASK, 0x04
.set S7D_ControlReg_Sync_ctrl_reg__2__POS, 2
.set S7D_ControlReg_Sync_ctrl_reg__3__MASK, 0x08
.set S7D_ControlReg_Sync_ctrl_reg__3__POS, 3
.set S7D_ControlReg_Sync_ctrl_reg__4__MASK, 0x10
.set S7D_ControlReg_Sync_ctrl_reg__4__POS, 4
.set S7D_ControlReg_Sync_ctrl_reg__5__MASK, 0x20
.set S7D_ControlReg_Sync_ctrl_reg__5__POS, 5
.set S7D_ControlReg_Sync_ctrl_reg__6__MASK, 0x40
.set S7D_ControlReg_Sync_ctrl_reg__6__POS, 6
.set S7D_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set S7D_ControlReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set S7D_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set S7D_ControlReg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set S7D_ControlReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set S7D_ControlReg_Sync_ctrl_reg__MASK, 0x7F
.set S7D_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set S7D_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set S7D_ControlReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
