├── verilog
│   ├── blocks
│   │   ├── buffer
│   │   │   ├── peripheral_dbg_soc_dii_buffer.sv
│   │   │   └── peripheral_dbg_soc_osd_fifo.sv
│   │   ├── eventpacket
│   │   │   ├── peripheral_dbg_soc_osd_event_packetization_fixedwidth.sv
│   │   │   └── peripheral_dbg_soc_osd_event_packetization.sv
│   │   ├── regaccess
│   │   │   ├── peripheral_dbg_soc_osd_regaccess_demux.sv
│   │   │   ├── peripheral_dbg_soc_osd_regaccess_layer.sv
│   │   │   └── peripheral_dbg_soc_osd_regaccess.sv
│   │   ├── timestamp
│   │   │   └── peripheral_dbg_soc_osd_timestamp.sv
│   │   └── tracesample
│   │       └── peripheral_dbg_soc_osd_tracesample.sv
│   ├── interconnect
│   │   ├── peripheral_dbg_soc_debug_ring_expand.sv
│   │   ├── peripheral_dbg_soc_debug_ring.sv
│   │   ├── peripheral_dbg_soc_ring_router_demux.sv
│   │   ├── peripheral_dbg_soc_ring_router_gateway_demux.sv
│   │   ├── peripheral_dbg_soc_ring_router_gateway_mux.sv
│   │   ├── peripheral_dbg_soc_ring_router_gateway.sv
│   │   ├── peripheral_dbg_soc_ring_router_mux_rr.sv
│   │   ├── peripheral_dbg_soc_ring_router_mux.sv
│   │   └── peripheral_dbg_soc_ring_router.sv
│   ├── interfaces
│   │   ├── common
│   │   │   ├── peripheral_dbg_soc_dii_channel_flat.sv
│   │   │   └── peripheral_dbg_soc_dii_channel.sv
│   │   ├── msp430
│   │   │   └── peripheral_dbg_soc_mmsp430_trace_exec.sv
│   │   ├── or1k
│   │   │   └── peripheral_dbg_soc_mor1kx_trace_exec.sv
│   │   └── riscv
│   │       └── peripheral_dbg_soc_mriscv_trace_exec.sv
│   ├── modules
│   │   ├── ctm
│   │   │   ├── common
│   │   │   │   └── peripheral_dbg_soc_osd_ctm.sv
│   │   │   ├── msp430
│   │   │   │   └── peripheral_dbg_soc_osd_ctm_mmsp430.sv
│   │   │   ├── or1k
│   │   │   │   └── peripheral_dbg_soc_osd_ctm_mor1kx.sv
│   │   │   └── riscv
│   │   │       └── peripheral_dbg_soc_osd_ctm_mriscv.sv
│   │   ├── dem_uart
│   │   │   ├── peripheral_dbg_soc_osd_dem_uart_16550.sv
│   │   │   ├── peripheral_dbg_soc_osd_dem_uart_ahb3.sv
│   │   │   ├── peripheral_dbg_soc_osd_dem_uart_bb.sv
│   │   │   ├── peripheral_dbg_soc_osd_dem_uart.sv
│   │   │   └── peripheral_dbg_soc_osd_dem_uart_wb.sv
│   │   ├── him
│   │   │   └── peripheral_dbg_soc_osd_him.sv
│   │   ├── mam
│   │   │   ├── ahb3
│   │   │   │   ├── peripheral_dbg_soc_mam_adapter_ahb3.sv
│   │   │   │   ├── peripheral_dbg_soc_osd_mam_ahb3.sv
│   │   │   │   └── peripheral_dbg_soc_osd_mam_if_ahb3.sv
│   │   │   ├── blackbone
│   │   │   │   ├── peripheral_dbg_soc_mam_adapter_bb.sv
│   │   │   │   ├── peripheral_dbg_soc_osd_mam_bb.sv
│   │   │   │   └── peripheral_dbg_soc_osd_mam_if_bb.sv
│   │   │   ├── common
│   │   │   │   └── peripheral_dbg_soc_osd_mam.sv
│   │   │   └── wishbone
│   │   │       ├── peripheral_dbg_soc_mam_adapter_wb.sv
│   │   │       ├── peripheral_dbg_soc_osd_mam_if_wb.sv
│   │   │       └── peripheral_dbg_soc_osd_mam_wb.sv
│   │   ├── scm
│   │   │   └── peripheral_dbg_soc_osd_scm.sv
│   │   └── stm
│   │       ├── common
│   │       │   └── peripheral_dbg_soc_osd_stm.sv
│   │       ├── msp430
│   │       │   └── mmsp430
│   │       │       └── peripheral_dbg_soc_osd_stm_mmsp430.sv
│   │       ├── or1k
│   │       │   └── mor1kx
│   │       │       └── peripheral_dbg_soc_osd_stm_mor1kx.sv
│   │       └── riscv
│   │           └── mriscv
│   │               └── peripheral_dbg_soc_osd_stm_mriscv.sv
│   ├── peripheral_dbg_soc_debug_interface.sv
│   └── pkg
│       ├── peripheral_dbg_pu_pkg.sv
│       └── peripheral_dbg_soc_pkg.sv
└── vhdl
    ├── blocks
    │   ├── buffer
    │   │   ├── peripheral_dbg_soc_dii_buffer.vhd
    │   │   └── peripheral_dbg_soc_osd_fifo.vhd
    │   ├── eventpacket
    │   │   ├── peripheral_dbg_soc_osd_event_packetization_fixedwidth.vhd
    │   │   └── peripheral_dbg_soc_osd_event_packetization.vhd
    │   ├── regaccess
    │   │   ├── peripheral_dbg_soc_osd_regaccess_demux.vhd
    │   │   ├── peripheral_dbg_soc_osd_regaccess_layer.vhd
    │   │   └── peripheral_dbg_soc_osd_regaccess.vhd
    │   └── tracesample
    │       └── peripheral_dbg_soc_osd_tracesample.vhd
    ├── interconnect
    │   ├── peripheral_dbg_soc_debug_ring_expand.vhd
    │   ├── peripheral_dbg_soc_debug_ring.vhd
    │   ├── peripheral_dbg_soc_ring_router_demux.vhd
    │   ├── peripheral_dbg_soc_ring_router_gateway_demux.vhd
    │   ├── peripheral_dbg_soc_ring_router_gateway_mux.vhd
    │   ├── peripheral_dbg_soc_ring_router_gateway.vhd
    │   ├── peripheral_dbg_soc_ring_router_mux_rr.vhd
    │   ├── peripheral_dbg_soc_ring_router_mux.vhd
    │   └── peripheral_dbg_soc_ring_router.vhd
    ├── modules
    │   ├── ctm
    │   │   ├── peripheral_dbg_soc_osd_ctm_template.vhd
    │   │   └── peripheral_dbg_soc_osd_ctm.vhd
    │   ├── him
    │   │   └── peripheral_dbg_soc_osd_him.vhd
    │   ├── scm
    │   │   └── peripheral_dbg_soc_osd_scm.vhd
    │   └── stm
    │       ├── peripheral_dbg_soc_osd_stm_template.vhd
    │       └── peripheral_dbg_soc_osd_stm.vhd
    ├── peripheral_dbg_soc_interface.vhd
    └── pkg
        ├── peripheral_dbg_pu_pkg.vhd
        └── peripheral_dbg_soc_pkg.vhd
