RTL_BFM_START
RTL_BFM_END

CMP_CMD_START
    -CFLAGS -DVCS \
    +incdir+/tools/synopsys/vcs-R-2020.12-SP1/etc/uvm-1.1/src \
    +incdir+${UVM_HOME} \
    /tools/synopsys/vcs-R-2020.12-SP1/etc/uvm-1.1/src/dpi/uvm_dpi.cc \
    +define+UVM_PACKER_MAX_BYTES=1500000 +define+UVM_DISABLE_AUTO_ITEM_RECORDING \
    -timescale=1ns/1ps \
    +define+SVT_FSDB_ENABLE +define+WAVES_FSDB +define+WAVES=\"fsdb\" \
    +plusarg_save -debug_access+all -kdb -debug_region=cell+encrypt -notice \
	-P /tools/synopsys/verdi-R-2020.12-SP1/share/PLI/VCS/LINUX64/novas.tab \
    /tools/synopsys/verdi-R-2020.12-SP1/share/PLI/VCS/LINUX64/pli.a +define+SVT_UVM_TECHNOLOGY \
    +define+SYNOPSYS_SV \
	+incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/src/sverilog/vcs \
    +incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/include/sverilog \
	+incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys \
    +incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env \
    +incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/hdl_interconnect \
    +incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/lib \
    +incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/tests \
	+incdir+${TB_PATH}/6_top/1_tb_top \
	-F ${DUT_LIST} \
    -F ${TB_LIST} \
	-top ${tb_top} \
CMP_CMD_END
	-ntb_opts uvm-1.1 \

    -y ${DESIGNWARE_HOME}/vip/svt/common/R-2020.12/sverilog/include \
	+incdir+${DESIGNWARE_HOME}/vip/svt/amba_svt/R-2020.12 \
	+incdir+${DESIGNWARE_HOME}/vip/svt/amba_svt/R-2020.12/sverilog/include \
	+incdir+${DESIGNWARE_HOME}/vip/svt/amba_svt/R-2020.12/sverilog/src \
	+incdir+${DESIGNWARE_HOME}/vip/svt/common/R-2020.12/sverilog/include \
	+incdir+${DESIGNWARE_HOME}/vip/svt/common/R-2020.12/sverilog/src/vcs \




SIM_CMD_START
SIM_CMD_END

WAVE_CMD_START
  -f /sahre/eda/ip/tsmc/GUC_T12/base_vcs/mem.lst \
  -f /sahre/eda/ip/tsmc/GUC_T12/base_vcs/cell.lst \
  -f /sahre/eda/ip/tsmc/GUC_T12/base_vcs/io_pwr.lst \
  -f /sahre/eda/ip/tsmc/GUC_T12/base_vcs/macro_pwr.lst \
  -f ${PROJ_WORK_PATH}/dut.lst \
  -f ${PROJ_WORK_PATH}/tb.lst \
WAVE_CMD_END

ENV_LIST_START
ENV_LIST_END


TESTCASE_LIST_START
TESTCASE_LIST_END



