{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682250058417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682250058418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 14:40:58 2023 " "Processing started: Sun Apr 23 14:40:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682250058418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250058418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PB_counter -c PB_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off PB_counter -c PB_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250058418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682250058861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682250058861 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"main\";  expecting \"begin\", or a declaration statement PB_counter.vhd(20) " "VHDL syntax error at PB_counter.vhd(20) near text \"main\";  expecting \"begin\", or a declaration statement" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" PB_counter.vhd(23) " "VHDL syntax error at PB_counter.vhd(23) near text \"then\";  expecting \"<=\"" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement PB_counter.vhd(30) " "VHDL syntax error at PB_counter.vhd(30) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"(\", or \"'\", or \".\" PB_counter.vhd(30) " "VHDL syntax error at PB_counter.vhd(30) near text \"then\";  expecting \"(\", or \"'\", or \".\"" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement PB_counter.vhd(33) " "VHDL syntax error at PB_counter.vhd(33) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" PB_counter.vhd(33) " "VHDL syntax error at PB_counter.vhd(33) near text \"then\";  expecting \"<=\"" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" PB_counter.vhd(33) " "VHDL syntax error at PB_counter.vhd(33) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \"generate\" PB_counter.vhd(36) " "VHDL syntax error at PB_counter.vhd(36) near text \"is\";  expecting \"generate\"" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement PB_counter.vhd(38) " "VHDL syntax error at PB_counter.vhd(38) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement PB_counter.vhd(39) " "VHDL syntax error at PB_counter.vhd(39) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement PB_counter.vhd(40) " "VHDL syntax error at PB_counter.vhd(40) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement PB_counter.vhd(41) " "VHDL syntax error at PB_counter.vhd(41) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement PB_counter.vhd(42) " "VHDL syntax error at PB_counter.vhd(42) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement PB_counter.vhd(43) " "VHDL syntax error at PB_counter.vhd(43) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\" PB_counter.vhd(44) " "VHDL syntax error at PB_counter.vhd(44) near text \"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\"" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\" PB_counter.vhd(47) " "VHDL syntax error at PB_counter.vhd(47) near text \"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\"" {  } { { "PB_counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/PB_counter.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pb_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065212 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682250065353 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 23 14:41:05 2023 " "Processing ended: Sun Apr 23 14:41:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682250065353 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682250065353 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682250065353 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250065353 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682250066092 ""}
