\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{{\bf Counter\+Width\+Extender\+::\+Abstract\+Raw\+Counter} }{\pageref{structCounterWidthExtender_1_1AbstractRawCounter}}{}
\item\contentsline{section}{{\bf Asynchron\+Counter\+State} }{\pageref{classAsynchronCounterState}}{}
\item\contentsline{section}{{\bf Basic\+Counter\+State} \\*Basic core counter state }{\pageref{classBasicCounterState}}{}
\item\contentsline{section}{{\bf Beckton\+Uncore\+P\+M\+U\+C\+N\+T\+C\+T\+L\+Register} }{\pageref{structBecktonUncorePMUCNTCTLRegister}}{}
\item\contentsline{section}{{\bf Beckton\+Uncore\+P\+M\+U\+Z\+D\+P\+C\+T\+L\+F\+V\+C\+Register} }{\pageref{structBecktonUncorePMUZDPCTLFVCRegister}}{}
\item\contentsline{section}{{\bf Client\+B\+W} }{\pageref{classClientBW}}{}
\item\contentsline{section}{{\bf Counter\+Width\+Extender\+::\+Client\+Imc\+Reads\+Counter} }{\pageref{structCounterWidthExtender_1_1ClientImcReadsCounter}}{}
\item\contentsline{section}{{\bf Counter\+Width\+Extender\+::\+Client\+Imc\+Writes\+Counter} }{\pageref{structCounterWidthExtender_1_1ClientImcWritesCounter}}{}
\item\contentsline{section}{{\bf Counter\+Width\+Extender\+::\+Client\+Io\+Requests\+Counter} }{\pageref{structCounterWidthExtender_1_1ClientIoRequestsCounter}}{}
\item\contentsline{section}{{\bf Core\+Counter\+State} \\*(Logical) core-\/wide counter state }{\pageref{classCoreCounterState}}{}
\item\contentsline{section}{{\bf Counter\+Width\+Extender} }{\pageref{classCounterWidthExtender}}{}
\item\contentsline{section}{{\bf P\+C\+M\+::\+Custom\+Core\+Event\+Description} \\*Custom Core event description }{\pageref{structPCM_1_1CustomCoreEventDescription}}{}
\item\contentsline{section}{{\bf Event\+Select\+Register} }{\pageref{structEventSelectRegister}}{}
\item\contentsline{section}{{\bf P\+C\+M\+::\+Extended\+Custom\+Core\+Event\+Description} \\*Extended custom core event description }{\pageref{structPCM_1_1ExtendedCustomCoreEventDescription}}{}
\item\contentsline{section}{{\bf Fixed\+Event\+Control\+Register} }{\pageref{structFixedEventControlRegister}}{}
\item\contentsline{section}{{\bf Instance\+Lock} }{\pageref{classInstanceLock}}{}
\item\contentsline{section}{{\bf M\+C\+F\+G\+Header} }{\pageref{structMCFGHeader}}{}
\item\contentsline{section}{{\bf M\+C\+F\+G\+Record} }{\pageref{structMCFGRecord}}{}
\item\contentsline{section}{{\bf Msr\+Handle} }{\pageref{classMsrHandle}}{}
\item\contentsline{section}{{\bf Counter\+Width\+Extender\+::\+Msr\+Handle\+Counter} }{\pageref{structCounterWidthExtender_1_1MsrHandleCounter}}{}
\item\contentsline{section}{{\bf null\+\_\+stream} }{\pageref{structnull__stream}}{}
\item\contentsline{section}{{\bf P\+C\+Ie\+Counter\+State} }{\pageref{classPCIeCounterState}}{}
\item\contentsline{section}{{\bf P\+C\+Ie\+Events\+\_\+t} }{\pageref{structPCIeEvents__t}}{}
\item\contentsline{section}{{\bf Pci\+Handle} }{\pageref{classPciHandle}}{}
\item\contentsline{section}{{\bf Pci\+Handle\+M} }{\pageref{classPciHandleM}}{}
\item\contentsline{section}{{\bf Pci\+Handle\+M\+M} }{\pageref{classPciHandleMM}}{}
\item\contentsline{section}{{\bf P\+C\+M} \\*C\+P\+U Performance Monitor }{\pageref{classPCM}}{}
\item\contentsline{section}{{\bf P\+C\+M\+\_\+\+C\+P\+U\+I\+D\+\_\+\+I\+N\+F\+O} }{\pageref{unionPCM__CPUID__INFO}}{}
\item\contentsline{section}{{\bf Safe\+Msr\+Handle} }{\pageref{classSafeMsrHandle}}{}
\item\contentsline{section}{{\bf sample\+\_\+t} }{\pageref{structsample__t}}{}
\item\contentsline{section}{{\bf Server\+P\+C\+I\+C\+F\+G\+Uncore} \\*Object to access uncore counters in a socket/processor with microarchitecture codename Sandy\+Bridge-\/\+E\+P (Jaketown) or Ivytown-\/\+E\+P or Ivytown-\/\+E\+X }{\pageref{classServerPCICFGUncore}}{}
\item\contentsline{section}{{\bf Server\+Uncore\+Power\+State} \\*Server uncore power counter state }{\pageref{classServerUncorePowerState}}{}
\item\contentsline{section}{{\bf Socket\+Counter\+State} \\*Socket-\/wide counter state }{\pageref{classSocketCounterState}}{}
\item\contentsline{section}{{\bf System\+Counter\+State} \\*System-\/wide counter state }{\pageref{classSystemCounterState}}{}
\item\contentsline{section}{{\bf T} }{\pageref{structT}}{}
\item\contentsline{section}{{\bf Temporal\+Thread\+Affinity} }{\pageref{classTemporalThreadAffinity}}{}
\item\contentsline{section}{{\bf Topology\+Entry} }{\pageref{structTopologyEntry}}{}
\item\contentsline{section}{{\bf T\+S\+X\+Event} }{\pageref{structTSXEvent}}{}
\item\contentsline{section}{{\bf Uncore\+Counter\+State} \\*Basic uncore counter state }{\pageref{classUncoreCounterState}}{}
\item\contentsline{section}{{\bf Uncore\+Event\+Select\+Register} }{\pageref{structUncoreEventSelectRegister}}{}
\end{DoxyCompactList}
