
LoRa_stm_v6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096ac  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  080097c0  080097c0  0000a7c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ccc  08009ccc  0000b1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009ccc  08009ccc  0000accc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cd4  08009cd4  0000b1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cd4  08009cd4  0000acd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009cd8  08009cd8  0000acd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08009cdc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  200001f0  08009ec8  0000b1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  08009ec8  0000b6fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007b02  00000000  00000000  0000b215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eea  00000000  00000000  00012d17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000978  00000000  00000000  00014c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000071e  00000000  00000000  00015580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018578  00000000  00000000  00015c9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000afc0  00000000  00000000  0002e216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000860d0  00000000  00000000  000391d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf2a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cd0  00000000  00000000  000bf2ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000c2fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	080097a4 	.word	0x080097a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	080097a4 	.word	0x080097a4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8001090:	b4b0      	push	{r4, r5, r7}
 8001092:	b08f      	sub	sp, #60	@ 0x3c
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8001098:	f240 13b1 	movw	r3, #433	@ 0x1b1
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 800109e:	2307      	movs	r3, #7
 80010a0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 80010a4:	2307      	movs	r3, #7
 80010a6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 80010aa:	2301      	movs	r3, #1
 80010ac:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 80010b0:	23ff      	movs	r3, #255	@ 0xff
 80010b2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 80010bc:	2308      	movs	r3, #8
 80010be:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	461d      	mov	r5, r3
 80010c4:	f107 040c 	add.w	r4, r7, #12
 80010c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010d0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	373c      	adds	r7, #60	@ 0x3c
 80010dc:	46bd      	mov	sp, r7
 80010de:	bcb0      	pop	{r4, r5, r7}
 80010e0:	4770      	bx	lr

080010e2 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 80010ec:	2101      	movs	r1, #1
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 fa1c 	bl	800152c <LoRa_read>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73bb      	strb	r3, [r7, #14]
	data = read;
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d107      	bne.n	8001112 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8001102:	7bbb      	ldrb	r3, [r7, #14]
 8001104:	f023 0307 	bic.w	r3, r3, #7
 8001108:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	61da      	str	r2, [r3, #28]
 8001110:	e049      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == STNBY_MODE){
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d10c      	bne.n	8001132 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8001118:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800111c:	f023 0307 	bic.w	r3, r3, #7
 8001120:	b25b      	sxtb	r3, r3
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	b25b      	sxtb	r3, r3
 8001128:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	61da      	str	r2, [r3, #28]
 8001130:	e039      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == TRANSMIT_MODE){
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	2b03      	cmp	r3, #3
 8001136:	d10c      	bne.n	8001152 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8001138:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800113c:	f023 0307 	bic.w	r3, r3, #7
 8001140:	b25b      	sxtb	r3, r3
 8001142:	f043 0303 	orr.w	r3, r3, #3
 8001146:	b25b      	sxtb	r3, r3
 8001148:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2203      	movs	r2, #3
 800114e:	61da      	str	r2, [r3, #28]
 8001150:	e029      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == RXCONTIN_MODE){
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	2b05      	cmp	r3, #5
 8001156:	d10c      	bne.n	8001172 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8001158:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800115c:	f023 0307 	bic.w	r3, r3, #7
 8001160:	b25b      	sxtb	r3, r3
 8001162:	f043 0305 	orr.w	r3, r3, #5
 8001166:	b25b      	sxtb	r3, r3
 8001168:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2205      	movs	r2, #5
 800116e:	61da      	str	r2, [r3, #28]
 8001170:	e019      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == RXSINGLE_MODE){
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	2b06      	cmp	r3, #6
 8001176:	d10c      	bne.n	8001192 <LoRa_gotoMode+0xb0>
		data = (read & 0xF8) | 0x06;
 8001178:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800117c:	f023 0307 	bic.w	r3, r3, #7
 8001180:	b25b      	sxtb	r3, r3
 8001182:	f043 0306 	orr.w	r3, r3, #6
 8001186:	b25b      	sxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2206      	movs	r2, #6
 800118e:	61da      	str	r2, [r3, #28]
 8001190:	e009      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == CAD_MODE){  // Add this case
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	2b07      	cmp	r3, #7
 8001196:	d106      	bne.n	80011a6 <LoRa_gotoMode+0xc4>
		data = (read & 0xF8) | 0x07;
 8001198:	7bbb      	ldrb	r3, [r7, #14]
 800119a:	f043 0307 	orr.w	r3, r3, #7
 800119e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = CAD_MODE;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2207      	movs	r2, #7
 80011a4:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	461a      	mov	r2, r3
 80011aa:	2101      	movs	r1, #1
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 f9d7 	bl	8001560 <LoRa_write>
	//HAL_Delay(10);
}
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b084      	sub	sp, #16
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	4613      	mov	r3, r2
 80011c8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6818      	ldr	r0, [r3, #0]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	889b      	ldrh	r3, [r3, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	4619      	mov	r1, r3
 80011d6:	f002 f978 	bl	80034ca <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6998      	ldr	r0, [r3, #24]
 80011de:	88fa      	ldrh	r2, [r7, #6]
 80011e0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011e4:	68b9      	ldr	r1, [r7, #8]
 80011e6:	f002 fe03 	bl	8003df0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011ea:	bf00      	nop
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f003 fa03 	bl	80045fc <HAL_SPI_GetState>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d1f7      	bne.n	80011ec <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	6998      	ldr	r0, [r3, #24]
 8001200:	8b3a      	ldrh	r2, [r7, #24]
 8001202:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001206:	6839      	ldr	r1, [r7, #0]
 8001208:	f002 ff36 	bl	8004078 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800120c:	bf00      	nop
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	4618      	mov	r0, r3
 8001214:	f003 f9f2 	bl	80045fc <HAL_SPI_GetState>
 8001218:	4603      	mov	r3, r0
 800121a:	2b01      	cmp	r3, #1
 800121c:	d1f7      	bne.n	800120e <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6818      	ldr	r0, [r3, #0]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	889b      	ldrh	r3, [r3, #4]
 8001226:	2201      	movs	r2, #1
 8001228:	4619      	mov	r1, r3
 800122a:	f002 f94e 	bl	80034ca <HAL_GPIO_WritePin>
}
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8001236:	b580      	push	{r7, lr}
 8001238:	b084      	sub	sp, #16
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	4613      	mov	r3, r2
 8001244:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6818      	ldr	r0, [r3, #0]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	889b      	ldrh	r3, [r3, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	4619      	mov	r1, r3
 8001252:	f002 f93a 	bl	80034ca <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	6998      	ldr	r0, [r3, #24]
 800125a:	88fa      	ldrh	r2, [r7, #6]
 800125c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	f002 fdc5 	bl	8003df0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001266:	bf00      	nop
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4618      	mov	r0, r3
 800126e:	f003 f9c5 	bl	80045fc <HAL_SPI_GetState>
 8001272:	4603      	mov	r3, r0
 8001274:	2b01      	cmp	r3, #1
 8001276:	d1f7      	bne.n	8001268 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6998      	ldr	r0, [r3, #24]
 800127c:	8b3a      	ldrh	r2, [r7, #24]
 800127e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001282:	6839      	ldr	r1, [r7, #0]
 8001284:	f002 fdb4 	bl	8003df0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001288:	bf00      	nop
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	4618      	mov	r0, r3
 8001290:	f003 f9b4 	bl	80045fc <HAL_SPI_GetState>
 8001294:	4603      	mov	r3, r0
 8001296:	2b01      	cmp	r3, #1
 8001298:	d1f7      	bne.n	800128a <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	6818      	ldr	r0, [r3, #0]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	889b      	ldrh	r3, [r3, #4]
 80012a2:	2201      	movs	r2, #1
 80012a4:	4619      	mov	r1, r3
 80012a6:	f002 f910 	bl	80034ca <HAL_GPIO_WritePin>
}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b084      	sub	sp, #16
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	460b      	mov	r3, r1
 80012bc:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 80012be:	2126      	movs	r1, #38	@ 0x26
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f000 f933 	bl	800152c <LoRa_read>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 80012ca:	78fb      	ldrb	r3, [r7, #3]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 80012d0:	7bbb      	ldrb	r3, [r7, #14]
 80012d2:	f043 0308 	orr.w	r3, r3, #8
 80012d6:	73fb      	strb	r3, [r7, #15]
 80012d8:	e003      	b.n	80012e2 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 80012da:	7bbb      	ldrb	r3, [r7, #14]
 80012dc:	f023 0308 	bic.w	r3, r3, #8
 80012e0:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	461a      	mov	r2, r3
 80012e6:	2126      	movs	r1, #38	@ 0x26
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f000 f939 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80012ee:	200a      	movs	r0, #10
 80012f0:	f001 fc48 	bl	8002b84 <HAL_Delay>
}
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b096      	sub	sp, #88	@ 0x58
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8001304:	4a17      	ldr	r2, [pc, #92]	@ (8001364 <LoRa_setAutoLDO+0x68>)
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	4611      	mov	r1, r2
 800130c:	2250      	movs	r2, #80	@ 0x50
 800130e:	4618      	mov	r0, r3
 8001310:	f004 fb0b 	bl	800592a <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800131a:	461a      	mov	r2, r3
 800131c:	2301      	movs	r3, #1
 800131e:	4093      	lsls	r3, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f86f 	bl	8000404 <__aeabi_i2d>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	3358      	adds	r3, #88	@ 0x58
 8001330:	443b      	add	r3, r7
 8001332:	3b50      	subs	r3, #80	@ 0x50
 8001334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001338:	f7ff f9f8 	bl	800072c <__aeabi_ddiv>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	f7ff fb78 	bl	8000a38 <__aeabi_d2iz>
 8001348:	4603      	mov	r3, r0
 800134a:	2b10      	cmp	r3, #16
 800134c:	bfcc      	ite	gt
 800134e:	2301      	movgt	r3, #1
 8001350:	2300      	movle	r3, #0
 8001352:	b2db      	uxtb	r3, r3
 8001354:	4619      	mov	r1, r3
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f7ff ffab 	bl	80012b2 <LoRa_setLowDaraRateOptimization>
}
 800135c:	bf00      	nop
 800135e:	3758      	adds	r7, #88	@ 0x58
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	080097c0 	.word	0x080097c0

08001368 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	04db      	lsls	r3, r3, #19
 8001376:	115b      	asrs	r3, r3, #5
 8001378:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	0c1b      	lsrs	r3, r3, #16
 800137e:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8001380:	7afb      	ldrb	r3, [r7, #11]
 8001382:	461a      	mov	r2, r3
 8001384:	2106      	movs	r1, #6
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f000 f8ea 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 800138c:	2005      	movs	r0, #5
 800138e:	f001 fbf9 	bl	8002b84 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001398:	7afb      	ldrb	r3, [r7, #11]
 800139a:	461a      	mov	r2, r3
 800139c:	2107      	movs	r1, #7
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f000 f8de 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 80013a4:	2005      	movs	r0, #5
 80013a6:	f001 fbed 	bl	8002b84 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 80013ae:	7afb      	ldrb	r3, [r7, #11]
 80013b0:	461a      	mov	r2, r3
 80013b2:	2108      	movs	r1, #8
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f000 f8d3 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 80013ba:	2005      	movs	r0, #5
 80013bc:	f001 fbe2 	bl	8002b84 <HAL_Delay>
}
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b0c      	cmp	r3, #12
 80013d6:	dd01      	ble.n	80013dc <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 80013d8:	230c      	movs	r3, #12
 80013da:	603b      	str	r3, [r7, #0]
	if(SF<7)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	2b06      	cmp	r3, #6
 80013e0:	dc01      	bgt.n	80013e6 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 80013e2:	2307      	movs	r3, #7
 80013e4:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80013e6:	211e      	movs	r1, #30
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f000 f89f 	bl	800152c <LoRa_read>
 80013ee:	4603      	mov	r3, r0
 80013f0:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80013f2:	200a      	movs	r0, #10
 80013f4:	f001 fbc6 	bl	8002b84 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	011b      	lsls	r3, r3, #4
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	f003 030f 	and.w	r3, r3, #15
 8001406:	b2db      	uxtb	r3, r3
 8001408:	4413      	add	r3, r2
 800140a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 800140c:	7bbb      	ldrb	r3, [r7, #14]
 800140e:	461a      	mov	r2, r3
 8001410:	211e      	movs	r1, #30
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f000 f8a4 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 8001418:	200a      	movs	r0, #10
 800141a:	f001 fbb3 	bl	8002b84 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ff6c 	bl	80012fc <LoRa_setAutoLDO>
}
 8001424:	bf00      	nop
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	460b      	mov	r3, r1
 8001436:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001438:	78fb      	ldrb	r3, [r7, #3]
 800143a:	461a      	mov	r2, r3
 800143c:	2109      	movs	r1, #9
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f000 f88e 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 8001444:	200a      	movs	r0, #10
 8001446:	f001 fb9d 	bl	8002b84 <HAL_Delay>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	460b      	mov	r3, r1
 800145e:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001464:	78fb      	ldrb	r3, [r7, #3]
 8001466:	2b2c      	cmp	r3, #44	@ 0x2c
 8001468:	d801      	bhi.n	800146e <LoRa_setOCP+0x1a>
		current = 45;
 800146a:	232d      	movs	r3, #45	@ 0x2d
 800146c:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800146e:	78fb      	ldrb	r3, [r7, #3]
 8001470:	2bf0      	cmp	r3, #240	@ 0xf0
 8001472:	d901      	bls.n	8001478 <LoRa_setOCP+0x24>
		current = 240;
 8001474:	23f0      	movs	r3, #240	@ 0xf0
 8001476:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	2b78      	cmp	r3, #120	@ 0x78
 800147c:	d809      	bhi.n	8001492 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800147e:	78fb      	ldrb	r3, [r7, #3]
 8001480:	3b2d      	subs	r3, #45	@ 0x2d
 8001482:	4a12      	ldr	r2, [pc, #72]	@ (80014cc <LoRa_setOCP+0x78>)
 8001484:	fb82 1203 	smull	r1, r2, r2, r3
 8001488:	1052      	asrs	r2, r2, #1
 800148a:	17db      	asrs	r3, r3, #31
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	e00b      	b.n	80014aa <LoRa_setOCP+0x56>
	else if(current <= 240)
 8001492:	78fb      	ldrb	r3, [r7, #3]
 8001494:	2bf0      	cmp	r3, #240	@ 0xf0
 8001496:	d808      	bhi.n	80014aa <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	331e      	adds	r3, #30
 800149c:	4a0b      	ldr	r2, [pc, #44]	@ (80014cc <LoRa_setOCP+0x78>)
 800149e:	fb82 1203 	smull	r1, r2, r2, r3
 80014a2:	1092      	asrs	r2, r2, #2
 80014a4:	17db      	asrs	r3, r3, #31
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	3320      	adds	r3, #32
 80014ae:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	461a      	mov	r2, r3
 80014b4:	210b      	movs	r1, #11
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f000 f852 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80014bc:	200a      	movs	r0, #10
 80014be:	f001 fb61 	bl	8002b84 <HAL_Delay>
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	66666667 	.word	0x66666667

080014d0 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 80014d8:	211e      	movs	r1, #30
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 f826 	bl	800152c <LoRa_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	f043 0307 	orr.w	r3, r3, #7
 80014ea:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80014ec:	7bbb      	ldrb	r3, [r7, #14]
 80014ee:	461a      	mov	r2, r3
 80014f0:	211e      	movs	r1, #30
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f834 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80014f8:	200a      	movs	r0, #10
 80014fa:	f001 fb43 	bl	8002b84 <HAL_Delay>
}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <LoRa_setSyncWord>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSyncWord(LoRa* _LoRa, uint8_t syncword){
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	460b      	mov	r3, r1
 8001510:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegSyncWord, syncword);
 8001512:	78fb      	ldrb	r3, [r7, #3]
 8001514:	461a      	mov	r2, r3
 8001516:	2139      	movs	r1, #57	@ 0x39
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f000 f821 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 800151e:	200a      	movs	r0, #10
 8001520:	f001 fb30 	bl	8002b84 <HAL_Delay>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af02      	add	r7, sp, #8
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8001538:	78fb      	ldrb	r3, [r7, #3]
 800153a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800153e:	b2db      	uxtb	r3, r3
 8001540:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001542:	f107 030f 	add.w	r3, r7, #15
 8001546:	f107 010e 	add.w	r1, r7, #14
 800154a:	2201      	movs	r2, #1
 800154c:	9200      	str	r2, [sp, #0]
 800154e:	2201      	movs	r2, #1
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff fe32 	bl	80011ba <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af02      	add	r7, sp, #8
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	70fb      	strb	r3, [r7, #3]
 800156c:	4613      	mov	r3, r2
 800156e:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001570:	78fb      	ldrb	r3, [r7, #3]
 8001572:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001576:	b2db      	uxtb	r3, r3
 8001578:	73bb      	strb	r3, [r7, #14]
	data = value;
 800157a:	78bb      	ldrb	r3, [r7, #2]
 800157c:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800157e:	f107 030f 	add.w	r3, r7, #15
 8001582:	f107 010e 	add.w	r1, r7, #14
 8001586:	2201      	movs	r2, #1
 8001588:	9200      	str	r2, [sp, #0]
 800158a:	2201      	movs	r2, #1
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff fe52 	bl	8001236 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001592:	bf00      	nop
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	60f8      	str	r0, [r7, #12]
 80015a2:	607a      	str	r2, [r7, #4]
 80015a4:	461a      	mov	r2, r3
 80015a6:	460b      	mov	r3, r1
 80015a8:	72fb      	strb	r3, [r7, #11]
 80015aa:	4613      	mov	r3, r2
 80015ac:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 80015ae:	7afb      	ldrb	r3, [r7, #11]
 80015b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	889b      	ldrh	r3, [r3, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	4619      	mov	r1, r3
 80015c4:	f001 ff81 	bl	80034ca <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6998      	ldr	r0, [r3, #24]
 80015cc:	f107 0117 	add.w	r1, r7, #23
 80015d0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015d4:	2201      	movs	r2, #1
 80015d6:	f002 fc0b 	bl	8003df0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015da:	bf00      	nop
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f003 f80b 	bl	80045fc <HAL_SPI_GetState>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d1f7      	bne.n	80015dc <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6998      	ldr	r0, [r3, #24]
 80015f0:	7abb      	ldrb	r3, [r7, #10]
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	f002 fbf9 	bl	8003df0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015fe:	bf00      	nop
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4618      	mov	r0, r3
 8001606:	f002 fff9 	bl	80045fc <HAL_SPI_GetState>
 800160a:	4603      	mov	r3, r0
 800160c:	2b01      	cmp	r3, #1
 800160e:	d1f7      	bne.n	8001600 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	889b      	ldrh	r3, [r3, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	4619      	mov	r1, r3
 800161c:	f001 ff55 	bl	80034ca <HAL_GPIO_WritePin>
}
 8001620:	bf00      	nop
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

	return 1;
 8001630:	2301      	movs	r3, #1
}
 8001632:	4618      	mov	r0, r3
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	4611      	mov	r1, r2
 8001648:	461a      	mov	r2, r3
 800164a:	460b      	mov	r3, r1
 800164c:	71fb      	strb	r3, [r7, #7]
 800164e:	4613      	mov	r3, r2
 8001650:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001658:	2101      	movs	r1, #1
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f7ff fd41 	bl	80010e2 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8001660:	210e      	movs	r1, #14
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f7ff ff62 	bl	800152c <LoRa_read>
 8001668:	4603      	mov	r3, r0
 800166a:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800166c:	7cfb      	ldrb	r3, [r7, #19]
 800166e:	461a      	mov	r2, r3
 8001670:	210d      	movs	r1, #13
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	f7ff ff74 	bl	8001560 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	461a      	mov	r2, r3
 800167c:	2122      	movs	r1, #34	@ 0x22
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f7ff ff6e 	bl	8001560 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	2100      	movs	r1, #0
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f7ff ff85 	bl	800159a <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001690:	2103      	movs	r1, #3
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f7ff fd25 	bl	80010e2 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001698:	2112      	movs	r1, #18
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f7ff ff46 	bl	800152c <LoRa_read>
 80016a0:	4603      	mov	r3, r0
 80016a2:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 80016a4:	7cfb      	ldrb	r3, [r7, #19]
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d00a      	beq.n	80016c4 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 80016ae:	22ff      	movs	r2, #255	@ 0xff
 80016b0:	2112      	movs	r1, #18
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f7ff ff54 	bl	8001560 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 80016b8:	6979      	ldr	r1, [r7, #20]
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f7ff fd11 	bl	80010e2 <LoRa_gotoMode>
			return 1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e00f      	b.n	80016e4 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 80016c4:	88bb      	ldrh	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	80bb      	strh	r3, [r7, #4]
 80016ca:	88bb      	ldrh	r3, [r7, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d105      	bne.n	80016dc <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 80016d0:	6979      	ldr	r1, [r7, #20]
 80016d2:	68f8      	ldr	r0, [r7, #12]
 80016d4:	f7ff fd05 	bl	80010e2 <LoRa_gotoMode>
				return 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	e003      	b.n	80016e4 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 80016dc:	2001      	movs	r0, #1
 80016de:	f001 fa51 	bl	8002b84 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 80016e2:	e7d9      	b.n	8001698 <LoRa_transmit+0x5c>
	}
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80016f4:	2105      	movs	r1, #5
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fcf3 	bl	80010e2 <LoRa_gotoMode>
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <LoRa_receive>:
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length)
{
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b087      	sub	sp, #28
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	4613      	mov	r3, r2
 8001710:	71fb      	strb	r3, [r7, #7]
    uint8_t irq = LoRa_read(_LoRa, RegIrqFlags);
 8001712:	2112      	movs	r1, #18
 8001714:	68f8      	ldr	r0, [r7, #12]
 8001716:	f7ff ff09 	bl	800152c <LoRa_read>
 800171a:	4603      	mov	r3, r0
 800171c:	757b      	strb	r3, [r7, #21]
    uint8_t bytes = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	75fb      	strb	r3, [r7, #23]

    if (irq & 0x40)   // RxDone
 8001722:	7d7b      	ldrb	r3, [r7, #21]
 8001724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001728:	2b00      	cmp	r3, #0
 800172a:	d02f      	beq.n	800178c <LoRa_receive+0x88>
    {
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800172c:	22ff      	movs	r2, #255	@ 0xff
 800172e:	2112      	movs	r1, #18
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f7ff ff15 	bl	8001560 <LoRa_write>

        bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001736:	2113      	movs	r1, #19
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f7ff fef7 	bl	800152c <LoRa_read>
 800173e:	4603      	mov	r3, r0
 8001740:	75fb      	strb	r3, [r7, #23]
        uint8_t addr = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001742:	2110      	movs	r1, #16
 8001744:	68f8      	ldr	r0, [r7, #12]
 8001746:	f7ff fef1 	bl	800152c <LoRa_read>
 800174a:	4603      	mov	r3, r0
 800174c:	753b      	strb	r3, [r7, #20]
        LoRa_write(_LoRa, RegFiFoAddPtr, addr);
 800174e:	7d3b      	ldrb	r3, [r7, #20]
 8001750:	461a      	mov	r2, r3
 8001752:	210d      	movs	r1, #13
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	f7ff ff03 	bl	8001560 <LoRa_write>

        if (bytes > length) bytes = length;
 800175a:	7dfa      	ldrb	r2, [r7, #23]
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	429a      	cmp	r2, r3
 8001760:	d901      	bls.n	8001766 <LoRa_receive+0x62>
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	75fb      	strb	r3, [r7, #23]

        for (uint8_t i = 0; i < bytes; i++)
 8001766:	2300      	movs	r3, #0
 8001768:	75bb      	strb	r3, [r7, #22]
 800176a:	e00b      	b.n	8001784 <LoRa_receive+0x80>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 800176c:	7dbb      	ldrb	r3, [r7, #22]
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	18d4      	adds	r4, r2, r3
 8001772:	2100      	movs	r1, #0
 8001774:	68f8      	ldr	r0, [r7, #12]
 8001776:	f7ff fed9 	bl	800152c <LoRa_read>
 800177a:	4603      	mov	r3, r0
 800177c:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < bytes; i++)
 800177e:	7dbb      	ldrb	r3, [r7, #22]
 8001780:	3301      	adds	r3, #1
 8001782:	75bb      	strb	r3, [r7, #22]
 8001784:	7dba      	ldrb	r2, [r7, #22]
 8001786:	7dfb      	ldrb	r3, [r7, #23]
 8001788:	429a      	cmp	r2, r3
 800178a:	d3ef      	bcc.n	800176c <LoRa_receive+0x68>
    }

    return bytes;
 800178c:	7dfb      	ldrb	r3, [r7, #23]
}
 800178e:	4618      	mov	r0, r3
 8001790:	371c      	adds	r7, #28
 8001792:	46bd      	mov	sp, r7
 8001794:	bd90      	pop	{r4, r7, pc}

08001796 <LoRa_setCADMode>:
		arguments   :
			LoRa* LoRa    --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setCADMode(LoRa* _LoRa){
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, CAD_MODE);
 800179e:	2107      	movs	r1, #7
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff fc9e 	bl	80010e2 <LoRa_gotoMode>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <LoRa_startCAD>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startCAD(LoRa* _LoRa){
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
	LoRa_setCADMode(_LoRa);
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff ffed 	bl	8001796 <LoRa_setCADMode>
}
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <LoRa_isCADDetected>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if activity detected, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDetected(LoRa* _LoRa){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 80017cc:	2112      	movs	r1, #18
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff feac 	bl	800152c <LoRa_read>
 80017d4:	4603      	mov	r3, r0
 80017d6:	73fb      	strb	r3, [r7, #15]

	// Check CadDetected flag (bit 0)
	if(cadFlags & 0x01){
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00a      	beq.n	80017f8 <LoRa_isCADDetected+0x34>
		// Clear CadDetected flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFE);
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	f023 0301 	bic.w	r3, r3, #1
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	461a      	mov	r2, r3
 80017ec:	2112      	movs	r1, #18
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7ff feb6 	bl	8001560 <LoRa_write>
		return 1;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e000      	b.n	80017fa <LoRa_isCADDetected+0x36>
	// Check CadDone flag (bit 2) - optional, depends on your needs
	// if(cadFlags & 0x04){
	//     LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
	// }

	return 0;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <LoRa_isCADDone>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if CAD done, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDone(LoRa* _LoRa){
 8001802:	b580      	push	{r7, lr}
 8001804:	b084      	sub	sp, #16
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 800180a:	2112      	movs	r1, #18
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f7ff fe8d 	bl	800152c <LoRa_read>
 8001812:	4603      	mov	r3, r0
 8001814:	73fb      	strb	r3, [r7, #15]

	// Check CadDone flag (bit 2)
	if(cadFlags & 0x04){
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	2b00      	cmp	r3, #0
 800181e:	d00a      	beq.n	8001836 <LoRa_isCADDone+0x34>
		// Clear CadDone flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
 8001820:	7bfb      	ldrb	r3, [r7, #15]
 8001822:	f023 0304 	bic.w	r3, r3, #4
 8001826:	b2db      	uxtb	r3, r3
 8001828:	461a      	mov	r2, r3
 800182a:	2112      	movs	r1, #18
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff fe97 	bl	8001560 <LoRa_write>
		return 1;
 8001832:	2301      	movs	r3, #1
 8001834:	e000      	b.n	8001838 <LoRa_isCADDone+0x36>
	}

	return 0;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <LoRa_performCAD>:
			LoRa*    LoRa     --> LoRa object handler
			uint16_t timeout  --> Timeout in milliseconds

		returns     : 1 if activity detected, 0 if no activity, 255 if timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_performCAD(LoRa* _LoRa, uint16_t timeout){
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	807b      	strh	r3, [r7, #2]
	// Start CAD
	LoRa_startCAD(_LoRa);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff ffae 	bl	80017ae <LoRa_startCAD>

	// Wait for CAD to complete
	while(timeout--){
 8001852:	e00d      	b.n	8001870 <LoRa_performCAD+0x30>
		if(LoRa_isCADDone(_LoRa)){
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ffd4 	bl	8001802 <LoRa_isCADDone>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d004      	beq.n	800186a <LoRa_performCAD+0x2a>
			// Check if activity was detected
			return LoRa_isCADDetected(_LoRa);
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff ffaf 	bl	80017c4 <LoRa_isCADDetected>
 8001866:	4603      	mov	r3, r0
 8001868:	e008      	b.n	800187c <LoRa_performCAD+0x3c>
		}
		HAL_Delay(1);
 800186a:	2001      	movs	r0, #1
 800186c:	f001 f98a 	bl	8002b84 <HAL_Delay>
	while(timeout--){
 8001870:	887b      	ldrh	r3, [r7, #2]
 8001872:	1e5a      	subs	r2, r3, #1
 8001874:	807a      	strh	r2, [r7, #2]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1ec      	bne.n	8001854 <LoRa_performCAD+0x14>
	}

	// Timeout
	return 255;
 800187a:	23ff      	movs	r3, #255	@ 0xff
}
 800187c:	4618      	mov	r0, r3
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <LoRa_enableCRC>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t enable    --> 1 to enable, 0 to disable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_enableCRC(LoRa* _LoRa, uint8_t enable){
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	70fb      	strb	r3, [r7, #3]
	uint8_t read = LoRa_read(_LoRa, RegModemConfig2);
 8001890:	211e      	movs	r1, #30
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff fe4a 	bl	800152c <LoRa_read>
 8001898:	4603      	mov	r3, r0
 800189a:	73fb      	strb	r3, [r7, #15]

	if(enable){
 800189c:	78fb      	ldrb	r3, [r7, #3]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d004      	beq.n	80018ac <LoRa_enableCRC+0x28>
		read |= 0x04;  // Set bit 2 (RxPayloadCrcOn)
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	f043 0304 	orr.w	r3, r3, #4
 80018a8:	73fb      	strb	r3, [r7, #15]
 80018aa:	e003      	b.n	80018b4 <LoRa_enableCRC+0x30>
	} else {
		read &= ~0x04; // Clear bit 2
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	f023 0304 	bic.w	r3, r3, #4
 80018b2:	73fb      	strb	r3, [r7, #15]
	}

	LoRa_write(_LoRa, RegModemConfig2, read);
 80018b4:	7bfb      	ldrb	r3, [r7, #15]
 80018b6:	461a      	mov	r2, r3
 80018b8:	211e      	movs	r1, #30
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f7ff fe50 	bl	8001560 <LoRa_write>
}
 80018c0:	bf00      	nop
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f7ff fea9 	bl	8001628 <LoRa_isvalid>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 8096 	beq.w	8001a0a <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80018de:	2100      	movs	r1, #0
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff fbfe 	bl	80010e2 <LoRa_gotoMode>
			HAL_Delay(10);
 80018e6:	200a      	movs	r0, #10
 80018e8:	f001 f94c 	bl	8002b84 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80018ec:	2101      	movs	r1, #1
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7ff fe1c 	bl	800152c <LoRa_read>
 80018f4:	4603      	mov	r3, r0
 80018f6:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80018f8:	200a      	movs	r0, #10
 80018fa:	f001 f943 	bl	8002b84 <HAL_Delay>
			data = read | 0x80;
 80018fe:	7bfb      	ldrb	r3, [r7, #15]
 8001900:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001904:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8001906:	7bbb      	ldrb	r3, [r7, #14]
 8001908:	461a      	mov	r2, r3
 800190a:	2101      	movs	r1, #1
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f7ff fe27 	bl	8001560 <LoRa_write>
			HAL_Delay(100);
 8001912:	2064      	movs	r0, #100	@ 0x64
 8001914:	f001 f936 	bl	8002b84 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6a1b      	ldr	r3, [r3, #32]
 800191c:	4619      	mov	r1, r3
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f7ff fd22 	bl	8001368 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800192a:	4619      	mov	r1, r3
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff fd7d 	bl	800142c <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001938:	4619      	mov	r1, r3
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff fd8a 	bl	8001454 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8001940:	2223      	movs	r2, #35	@ 0x23
 8001942:	210c      	movs	r1, #12
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f7ff fe0b 	bl	8001560 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f7ff fdc0 	bl	80014d0 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001956:	4619      	mov	r1, r3
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff fd35 	bl	80013c8 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 800195e:	22ff      	movs	r2, #255	@ 0xff
 8001960:	211f      	movs	r1, #31
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff fdfc 	bl	8001560 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	b2da      	uxtb	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	b2db      	uxtb	r3, r3
 8001980:	4413      	add	r3, r2
 8001982:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001984:	7bbb      	ldrb	r3, [r7, #14]
 8001986:	461a      	mov	r2, r3
 8001988:	211d      	movs	r1, #29
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff fde8 	bl	8001560 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7ff fcb3 	bl	80012fc <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800199a:	0a1b      	lsrs	r3, r3, #8
 800199c:	b29b      	uxth	r3, r3
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	461a      	mov	r2, r3
 80019a2:	2120      	movs	r1, #32
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff fddb 	bl	8001560 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	461a      	mov	r2, r3
 80019b2:	2121      	movs	r1, #33	@ 0x21
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff fdd3 	bl	8001560 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 80019ba:	2140      	movs	r1, #64	@ 0x40
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff fdb5 	bl	800152c <LoRa_read>
 80019c2:	4603      	mov	r3, r0
 80019c4:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 80019c6:	7bfb      	ldrb	r3, [r7, #15]
 80019c8:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80019cc:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80019ce:	7bbb      	ldrb	r3, [r7, #14]
 80019d0:	461a      	mov	r2, r3
 80019d2:	2140      	movs	r1, #64	@ 0x40
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff fdc3 	bl	8001560 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80019da:	2101      	movs	r1, #1
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7ff fb80 	bl	80010e2 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2201      	movs	r2, #1
 80019e6:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80019e8:	200a      	movs	r0, #10
 80019ea:	f001 f8cb 	bl	8002b84 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80019ee:	2142      	movs	r1, #66	@ 0x42
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff fd9b 	bl	800152c <LoRa_read>
 80019f6:	4603      	mov	r3, r0
 80019f8:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	2b12      	cmp	r3, #18
 80019fe:	d101      	bne.n	8001a04 <LoRa_init+0x13c>
				return LORA_OK;
 8001a00:	23c8      	movs	r3, #200	@ 0xc8
 8001a02:	e004      	b.n	8001a0e <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8001a04:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001a08:	e001      	b.n	8001a0e <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 8001a0a:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1e:	f107 0310 	add.w	r3, r7, #16
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	4a2e      	ldr	r2, [pc, #184]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a32:	f043 0310 	orr.w	r3, r3, #16
 8001a36:	6193      	str	r3, [r2, #24]
 8001a38:	4b2c      	ldr	r3, [pc, #176]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	f003 0310 	and.w	r3, r3, #16
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a44:	4b29      	ldr	r3, [pc, #164]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	4a28      	ldr	r2, [pc, #160]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a4a:	f043 0320 	orr.w	r3, r3, #32
 8001a4e:	6193      	str	r3, [r2, #24]
 8001a50:	4b26      	ldr	r3, [pc, #152]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	f003 0320 	and.w	r3, r3, #32
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5c:	4b23      	ldr	r3, [pc, #140]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	4a22      	ldr	r2, [pc, #136]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a62:	f043 0304 	orr.w	r3, r3, #4
 8001a66:	6193      	str	r3, [r2, #24]
 8001a68:	4b20      	ldr	r3, [pc, #128]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a74:	4b1d      	ldr	r3, [pc, #116]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	4a1c      	ldr	r2, [pc, #112]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a7a:	f043 0308 	orr.w	r3, r3, #8
 8001a7e:	6193      	str	r3, [r2, #24]
 8001a80:	4b1a      	ldr	r3, [pc, #104]	@ (8001aec <MX_GPIO_Init+0xd4>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f003 0308 	and.w	r3, r3, #8
 8001a88:	603b      	str	r3, [r7, #0]
 8001a8a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RESET_Pin, GPIO_PIN_SET);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	2103      	movs	r1, #3
 8001a90:	4817      	ldr	r0, [pc, #92]	@ (8001af0 <MX_GPIO_Init+0xd8>)
 8001a92:	f001 fd1a 	bl	80034ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Erase_Pin */
  GPIO_InitStruct.Pin = Erase_Pin;
 8001a96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Erase_GPIO_Port, &GPIO_InitStruct);
 8001aa4:	f107 0310 	add.w	r3, r7, #16
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4812      	ldr	r0, [pc, #72]	@ (8001af4 <MX_GPIO_Init+0xdc>)
 8001aac:	f001 fb72 	bl	8003194 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ab4:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <MX_GPIO_Init+0xe0>)
 8001ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001abc:	f107 0310 	add.w	r3, r7, #16
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	480e      	ldr	r0, [pc, #56]	@ (8001afc <MX_GPIO_Init+0xe4>)
 8001ac4:	f001 fb66 	bl	8003194 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RESET_Pin;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001acc:	2301      	movs	r3, #1
 8001ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad8:	f107 0310 	add.w	r3, r7, #16
 8001adc:	4619      	mov	r1, r3
 8001ade:	4804      	ldr	r0, [pc, #16]	@ (8001af0 <MX_GPIO_Init+0xd8>)
 8001ae0:	f001 fb58 	bl	8003194 <HAL_GPIO_Init>

}
 8001ae4:	bf00      	nop
 8001ae6:	3720      	adds	r7, #32
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40010c00 	.word	0x40010c00
 8001af4:	40011000 	.word	0x40011000
 8001af8:	10110000 	.word	0x10110000
 8001afc:	40010800 	.word	0x40010800

08001b00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b00:	b5b0      	push	{r4, r5, r7, lr}
 8001b02:	b08e      	sub	sp, #56	@ 0x38
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8001b06:	f000 ffdb 	bl	8002ac0 <HAL_Init>

  lcg_seed = HAL_GetTick();
 8001b0a:	f001 f831 	bl	8002b70 <HAL_GetTick>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4a41      	ldr	r2, [pc, #260]	@ (8001c18 <main+0x118>)
 8001b12:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN Init */
  MX_GPIO_Init();
 8001b14:	f7ff ff80 	bl	8001a18 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001b18:	f000 fe06 	bl	8002728 <MX_SPI1_Init>
  /* USER CODE END Init */

  SystemClock_Config();
 8001b1c:	f000 f88c 	bl	8001c38 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  MX_GPIO_Init();
 8001b20:	f7ff ff7a 	bl	8001a18 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001b24:	f000 fe00 	bl	8002728 <MX_SPI1_Init>

  /* USER CODE BEGIN 2 */

	/* ---------- SX127x RESET ---------- */
	HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_RESET);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	2102      	movs	r1, #2
 8001b2c:	483b      	ldr	r0, [pc, #236]	@ (8001c1c <main+0x11c>)
 8001b2e:	f001 fccc 	bl	80034ca <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001b32:	200a      	movs	r0, #10
 8001b34:	f001 f826 	bl	8002b84 <HAL_Delay>
	HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	2102      	movs	r1, #2
 8001b3c:	4837      	ldr	r0, [pc, #220]	@ (8001c1c <main+0x11c>)
 8001b3e:	f001 fcc4 	bl	80034ca <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001b42:	200a      	movs	r0, #10
 8001b44:	f001 f81e 	bl	8002b84 <HAL_Delay>

	/* ---------- NSS HIGH (IDLE) ---------- */
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	4833      	ldr	r0, [pc, #204]	@ (8001c1c <main+0x11c>)
 8001b4e:	f001 fcbc 	bl	80034ca <HAL_GPIO_WritePin>

	/* ---------- INIT LoRa STRUCT ---------- */
	myLoRa = newLoRa();
 8001b52:	4c33      	ldr	r4, [pc, #204]	@ (8001c20 <main+0x120>)
 8001b54:	463b      	mov	r3, r7
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fa9a 	bl	8001090 <newLoRa>
 8001b5c:	4625      	mov	r5, r4
 8001b5e:	463c      	mov	r4, r7
 8001b60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b68:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001b6c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	myLoRa.CS_port    = NSS_GPIO_Port;
 8001b70:	4b2b      	ldr	r3, [pc, #172]	@ (8001c20 <main+0x120>)
 8001b72:	4a2a      	ldr	r2, [pc, #168]	@ (8001c1c <main+0x11c>)
 8001b74:	601a      	str	r2, [r3, #0]
	myLoRa.CS_pin     = NSS_Pin;
 8001b76:	4b2a      	ldr	r3, [pc, #168]	@ (8001c20 <main+0x120>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	809a      	strh	r2, [r3, #4]
	myLoRa.reset_port = RESET_GPIO_Port;
 8001b7c:	4b28      	ldr	r3, [pc, #160]	@ (8001c20 <main+0x120>)
 8001b7e:	4a27      	ldr	r2, [pc, #156]	@ (8001c1c <main+0x11c>)
 8001b80:	609a      	str	r2, [r3, #8]
	myLoRa.reset_pin  = RESET_Pin;
 8001b82:	4b27      	ldr	r3, [pc, #156]	@ (8001c20 <main+0x120>)
 8001b84:	2202      	movs	r2, #2
 8001b86:	819a      	strh	r2, [r3, #12]
	myLoRa.DIO0_port  = DIO0_GPIO_Port;
 8001b88:	4b25      	ldr	r3, [pc, #148]	@ (8001c20 <main+0x120>)
 8001b8a:	4a26      	ldr	r2, [pc, #152]	@ (8001c24 <main+0x124>)
 8001b8c:	611a      	str	r2, [r3, #16]
	myLoRa.DIO0_pin   = DIO0_Pin;
 8001b8e:	4b24      	ldr	r3, [pc, #144]	@ (8001c20 <main+0x120>)
 8001b90:	2202      	movs	r2, #2
 8001b92:	829a      	strh	r2, [r3, #20]
	myLoRa.hSPIx      = &hspi1;
 8001b94:	4b22      	ldr	r3, [pc, #136]	@ (8001c20 <main+0x120>)
 8001b96:	4a24      	ldr	r2, [pc, #144]	@ (8001c28 <main+0x128>)
 8001b98:	619a      	str	r2, [r3, #24]

	LoRa_status = LoRa_init(&myLoRa);
 8001b9a:	4821      	ldr	r0, [pc, #132]	@ (8001c20 <main+0x120>)
 8001b9c:	f7ff fe94 	bl	80018c8 <LoRa_init>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4b21      	ldr	r3, [pc, #132]	@ (8001c2c <main+0x12c>)
 8001ba6:	801a      	strh	r2, [r3, #0]
	LoRa_setSyncWord(&myLoRa, 0x34);
 8001ba8:	2134      	movs	r1, #52	@ 0x34
 8001baa:	481d      	ldr	r0, [pc, #116]	@ (8001c20 <main+0x120>)
 8001bac:	f7ff fcab 	bl	8001506 <LoRa_setSyncWord>

	if (LoRa_status != LORA_OK)
 8001bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8001c2c <main+0x12c>)
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	2bc8      	cmp	r3, #200	@ 0xc8
 8001bb6:	d002      	beq.n	8001bbe <main+0xbe>
	{
	  while (1)
	  {
		  check_clear_button();
 8001bb8:	f000 fcd6 	bl	8002568 <check_clear_button>
 8001bbc:	e7fc      	b.n	8001bb8 <main+0xb8>
	  }
	}

	/* ---------- SAFE FIFO SETUP ---------- */
	LoRa_write(&myLoRa, RegFiFoRxBaseAddr, 0x00);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	210f      	movs	r1, #15
 8001bc2:	4817      	ldr	r0, [pc, #92]	@ (8001c20 <main+0x120>)
 8001bc4:	f7ff fccc 	bl	8001560 <LoRa_write>
	LoRa_write(&myLoRa, RegFiFoTxBaseAddr, 0x80);
 8001bc8:	2280      	movs	r2, #128	@ 0x80
 8001bca:	210e      	movs	r1, #14
 8001bcc:	4814      	ldr	r0, [pc, #80]	@ (8001c20 <main+0x120>)
 8001bce:	f7ff fcc7 	bl	8001560 <LoRa_write>

	/* ---------- START RX (single start) ---------- */
	LoRa_enableCRC(&myLoRa, 1);
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	4812      	ldr	r0, [pc, #72]	@ (8001c20 <main+0x120>)
 8001bd6:	f7ff fe55 	bl	8001884 <LoRa_enableCRC>
	LoRa_startReceiving(&myLoRa);
 8001bda:	4811      	ldr	r0, [pc, #68]	@ (8001c20 <main+0x120>)
 8001bdc:	f7ff fd86 	bl	80016ec <LoRa_startReceiving>

	STM32_GetUID(uid);
 8001be0:	4813      	ldr	r0, [pc, #76]	@ (8001c30 <main+0x130>)
 8001be2:	f000 f86f 	bl	8001cc4 <STM32_GetUID>

	uint8_t saved_node_id = flash_read_node_id();
 8001be6:	f000 fc11 	bl	800240c <flash_read_node_id>
 8001bea:	4603      	mov	r3, r0
 8001bec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (saved_node_id != 0xFF) {  // 0xFF means invalid/uninitialized
 8001bf0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001bf4:	2bff      	cmp	r3, #255	@ 0xff
 8001bf6:	d003      	beq.n	8001c00 <main+0x100>
	    nodeId = saved_node_id;
 8001bf8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c34 <main+0x134>)
 8001bfe:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  while (1)
  {
	  check_clear_button();
 8001c00:	f000 fcb2 	bl	8002568 <check_clear_button>

	  if(nodeId>0)
 8001c04:	4b0b      	ldr	r3, [pc, #44]	@ (8001c34 <main+0x134>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	dd02      	ble.n	8001c12 <main+0x112>
	  {
		  LoRa_StartPollingnode();
 8001c0c:	f000 fa7c 	bl	8002108 <LoRa_StartPollingnode>
 8001c10:	e7f6      	b.n	8001c00 <main+0x100>
	  }
	  else
	  {
		  req_Registration();
 8001c12:	f000 f875 	bl	8001d00 <req_Registration>
	  check_clear_button();
 8001c16:	e7f3      	b.n	8001c00 <main+0x100>
 8001c18:	20000250 	.word	0x20000250
 8001c1c:	40010c00 	.word	0x40010c00
 8001c20:	2000020c 	.word	0x2000020c
 8001c24:	40010800 	.word	0x40010800
 8001c28:	2000052c 	.word	0x2000052c
 8001c2c:	20000238 	.word	0x20000238
 8001c30:	2000023c 	.word	0x2000023c
 8001c34:	20000248 	.word	0x20000248

08001c38 <SystemClock_Config>:
	  }
  }
}

void SystemClock_Config(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b090      	sub	sp, #64	@ 0x40
 8001c3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c3e:	f107 0318 	add.w	r3, r7, #24
 8001c42:	2228      	movs	r2, #40	@ 0x28
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f003 fde1 	bl	800580e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c4c:	1d3b      	adds	r3, r7, #4
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
 8001c58:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c62:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c64:	2300      	movs	r3, #0
 8001c66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c74:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c76:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c7c:	f107 0318 	add.w	r3, r7, #24
 8001c80:	4618      	mov	r0, r3
 8001c82:	f001 fc53 	bl	800352c <HAL_RCC_OscConfig>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001c8c:	f000 fd46 	bl	800271c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c90:	230f      	movs	r3, #15
 8001c92:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c94:	2302      	movs	r3, #2
 8001c96:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ca0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ca6:	1d3b      	adds	r3, r7, #4
 8001ca8:	2102      	movs	r1, #2
 8001caa:	4618      	mov	r0, r3
 8001cac:	f001 fec0 	bl	8003a30 <HAL_RCC_ClockConfig>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001cb6:	f000 fd31 	bl	800271c <Error_Handler>
  }
}
 8001cba:	bf00      	nop
 8001cbc:	3740      	adds	r7, #64	@ 0x40
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <STM32_GetUID>:

/* USER CODE BEGIN 4 */
void STM32_GetUID(uint32_t uid_out[3])
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
    uid_out[0] = *(uint32_t*)0x1FFFF7E8;
 8001ccc:	4b09      	ldr	r3, [pc, #36]	@ (8001cf4 <STM32_GetUID+0x30>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	601a      	str	r2, [r3, #0]
    uid_out[1] = *(uint32_t*)0x1FFFF7EC;
 8001cd4:	4a08      	ldr	r2, [pc, #32]	@ (8001cf8 <STM32_GetUID+0x34>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	3304      	adds	r3, #4
 8001cda:	6812      	ldr	r2, [r2, #0]
 8001cdc:	601a      	str	r2, [r3, #0]
    uid_out[2] = *(uint32_t*)0x1FFFF7F0;
 8001cde:	4a07      	ldr	r2, [pc, #28]	@ (8001cfc <STM32_GetUID+0x38>)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3308      	adds	r3, #8
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	601a      	str	r2, [r3, #0]
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	1ffff7e8 	.word	0x1ffff7e8
 8001cf8:	1ffff7ec 	.word	0x1ffff7ec
 8001cfc:	1ffff7f0 	.word	0x1ffff7f0

08001d00 <req_Registration>:

/* ---------------- Registration with MeshHeader -------------- */
void req_Registration(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af02      	add	r7, sp, #8
    // Create UID string payload
    snprintf(payloadBuf, sizeof(payloadBuf),
 8001d06:	4b1d      	ldr	r3, [pc, #116]	@ (8001d7c <req_Registration+0x7c>)
 8001d08:	6819      	ldr	r1, [r3, #0]
 8001d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d7c <req_Registration+0x7c>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	4a1b      	ldr	r2, [pc, #108]	@ (8001d7c <req_Registration+0x7c>)
 8001d10:	6892      	ldr	r2, [r2, #8]
 8001d12:	9201      	str	r2, [sp, #4]
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	460b      	mov	r3, r1
 8001d18:	4a19      	ldr	r2, [pc, #100]	@ (8001d80 <req_Registration+0x80>)
 8001d1a:	2180      	movs	r1, #128	@ 0x80
 8001d1c:	4819      	ldr	r0, [pc, #100]	@ (8001d84 <req_Registration+0x84>)
 8001d1e:	f003 fcad 	bl	800567c <sniprintf>
             "%08lX-%08lX-%08lX",
             uid[0], uid[1], uid[2]);

    // Go to standby before CAD/TX
    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 8001d22:	2101      	movs	r1, #1
 8001d24:	4818      	ldr	r0, [pc, #96]	@ (8001d88 <req_Registration+0x88>)
 8001d26:	f7ff f9dc 	bl	80010e2 <LoRa_gotoMode>
    HAL_Delay(2);
 8001d2a:	2002      	movs	r0, #2
 8001d2c:	f000 ff2a 	bl	8002b84 <HAL_Delay>

    // Optional CAD check
    uint8_t cadResult = LoRa_performCAD(&myLoRa, 100);
 8001d30:	2164      	movs	r1, #100	@ 0x64
 8001d32:	4815      	ldr	r0, [pc, #84]	@ (8001d88 <req_Registration+0x88>)
 8001d34:	f7ff fd84 	bl	8001840 <LoRa_performCAD>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	71fb      	strb	r3, [r7, #7]
    if(cadResult == 0)
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d116      	bne.n	8001d70 <req_Registration+0x70>
    {
        // Send registration request with MeshHeader
        LoRa_Transmit(PKT_REQ_ADDRESS, 0xFF, 0, payloadBuf, lcg_rand() & 0xFFFF);
 8001d42:	f000 fca9 	bl	8002698 <lcg_rand>
 8001d46:	4603      	mov	r3, r0
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	9300      	str	r3, [sp, #0]
 8001d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d84 <req_Registration+0x84>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	21ff      	movs	r1, #255	@ 0xff
 8001d52:	2001      	movs	r0, #1
 8001d54:	f000 f8f4 	bl	8001f40 <LoRa_Transmit>

        // Return to RX mode
        LoRa_startReceiving(&myLoRa);
 8001d58:	480b      	ldr	r0, [pc, #44]	@ (8001d88 <req_Registration+0x88>)
 8001d5a:	f7ff fcc7 	bl	80016ec <LoRa_startReceiving>

        // Wait for ACK with MeshHeader
        uint8_t ack = wait_for_ack(5000);
 8001d5e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001d62:	f000 f813 	bl	8001d8c <wait_for_ack>
 8001d66:	4603      	mov	r3, r0
 8001d68:	71bb      	strb	r3, [r7, #6]

        if (ack != 0xFF) {
 8001d6a:	79bb      	ldrb	r3, [r7, #6]
 8001d6c:	2bff      	cmp	r3, #255	@ 0xff
 8001d6e:	e002      	b.n	8001d76 <req_Registration+0x76>
            return;
        }
    }
    else
    {
        LoRa_startReceiving(&myLoRa);
 8001d70:	4805      	ldr	r0, [pc, #20]	@ (8001d88 <req_Registration+0x88>)
 8001d72:	f7ff fcbb 	bl	80016ec <LoRa_startReceiving>
    }
}
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	2000023c 	.word	0x2000023c
 8001d80:	08009810 	.word	0x08009810
 8001d84:	20000454 	.word	0x20000454
 8001d88:	2000020c 	.word	0x2000020c

08001d8c <wait_for_ack>:

/* ---------------- Wait for ACK with MeshHeader ---------------- */
uint8_t wait_for_ack(uint16_t timeout_ms)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08e      	sub	sp, #56	@ 0x38
 8001d90:	af02      	add	r7, sp, #8
 8001d92:	4603      	mov	r3, r0
 8001d94:	80fb      	strh	r3, [r7, #6]
    uint32_t start = HAL_GetTick();
 8001d96:	f000 feeb 	bl	8002b70 <HAL_GetTick>
 8001d9a:	62b8      	str	r0, [r7, #40]	@ 0x28

    while ((HAL_GetTick() - start) < timeout_ms)
 8001d9c:	e0b1      	b.n	8001f02 <wait_for_ack+0x176>
    {
        uint8_t len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf) - 1);
 8001d9e:	22ff      	movs	r2, #255	@ 0xff
 8001da0:	495f      	ldr	r1, [pc, #380]	@ (8001f20 <wait_for_ack+0x194>)
 8001da2:	4860      	ldr	r0, [pc, #384]	@ (8001f24 <wait_for_ack+0x198>)
 8001da4:	f7ff fcae 	bl	8001704 <LoRa_receive>
 8001da8:	4603      	mov	r3, r0
 8001daa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8001dae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f000 809a 	beq.w	8001eec <wait_for_ack+0x160>
        {
            // Check if we have enough bytes for a header
            if (len < sizeof(MeshHeader)) {
 8001db8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dbc:	2b08      	cmp	r3, #8
 8001dbe:	f240 8099 	bls.w	8001ef4 <wait_for_ack+0x168>
                continue;
            }

            MeshHeader *hdr = (MeshHeader *)rxBuf;
 8001dc2:	4b57      	ldr	r3, [pc, #348]	@ (8001f20 <wait_for_ack+0x194>)
 8001dc4:	623b      	str	r3, [r7, #32]

            // Check version
            if (hdr->version != MESH_VERSION) {
 8001dc6:	6a3b      	ldr	r3, [r7, #32]
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	f040 8094 	bne.w	8001ef8 <wait_for_ack+0x16c>
                continue;
            }

            // Check packet type
            if (hdr->type != PKT_ACK_ADDRESS) {
 8001dd0:	6a3b      	ldr	r3, [r7, #32]
 8001dd2:	785b      	ldrb	r3, [r3, #1]
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	f040 8091 	bne.w	8001efc <wait_for_ack+0x170>
                continue;  // Not an ACK_ADDRESS packet
            }

            // Check duplicate
            if (isDuplicate(hdr->src, hdr->msg_id)) {
 8001dda:	6a3b      	ldr	r3, [r7, #32]
 8001ddc:	789a      	ldrb	r2, [r3, #2]
 8001dde:	6a3b      	ldr	r3, [r7, #32]
 8001de0:	88db      	ldrh	r3, [r3, #6]
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	4619      	mov	r1, r3
 8001de6:	4610      	mov	r0, r2
 8001de8:	f000 fc00 	bl	80025ec <isDuplicate>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f040 8086 	bne.w	8001f00 <wait_for_ack+0x174>
                continue;
            }

            // Remember this packet
            rememberPacket(hdr->src, hdr->msg_id);
 8001df4:	6a3b      	ldr	r3, [r7, #32]
 8001df6:	789a      	ldrb	r2, [r3, #2]
 8001df8:	6a3b      	ldr	r3, [r7, #32]
 8001dfa:	88db      	ldrh	r3, [r3, #6]
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4610      	mov	r0, r2
 8001e02:	f000 fc1d 	bl	8002640 <rememberPacket>

            // Extract payload (starts after header)
            uint8_t payloadStart = sizeof(MeshHeader);
 8001e06:	2309      	movs	r3, #9
 8001e08:	77fb      	strb	r3, [r7, #31]
            uint8_t payloadLen = hdr->payload_len;
 8001e0a:	6a3b      	ldr	r3, [r7, #32]
 8001e0c:	7a1b      	ldrb	r3, [r3, #8]
 8001e0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            if (payloadLen > (len - payloadStart)) {
 8001e12:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001e16:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8001e1a:	7ffb      	ldrb	r3, [r7, #31]
 8001e1c:	1acb      	subs	r3, r1, r3
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	dd05      	ble.n	8001e2e <wait_for_ack+0xa2>
                payloadLen = len - payloadStart;
 8001e22:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001e26:	7ffb      	ldrb	r3, [r7, #31]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            }

            if (payloadLen > 0) {
 8001e2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d00e      	beq.n	8001e54 <wait_for_ack+0xc8>
                memcpy(payloadBuf, &rxBuf[payloadStart], payloadLen);
 8001e36:	7ffb      	ldrb	r3, [r7, #31]
 8001e38:	4a39      	ldr	r2, [pc, #228]	@ (8001f20 <wait_for_ack+0x194>)
 8001e3a:	4413      	add	r3, r2
 8001e3c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001e40:	4619      	mov	r1, r3
 8001e42:	4839      	ldr	r0, [pc, #228]	@ (8001f28 <wait_for_ack+0x19c>)
 8001e44:	f003 fd71 	bl	800592a <memcpy>
                payloadBuf[payloadLen] = '\0';
 8001e48:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e4c:	4a36      	ldr	r2, [pc, #216]	@ (8001f28 <wait_for_ack+0x19c>)
 8001e4e:	2100      	movs	r1, #0
 8001e50:	54d1      	strb	r1, [r2, r3]
 8001e52:	e002      	b.n	8001e5a <wait_for_ack+0xce>
            } else {
                payloadBuf[0] = '\0';
 8001e54:	4b34      	ldr	r3, [pc, #208]	@ (8001f28 <wait_for_ack+0x19c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
            }

            // Parse payload: format is "UID|nodeId"
            uint32_t r_uid0 = 0, r_uid1 = 0, r_uid2 = 0;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	613b      	str	r3, [r7, #16]
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
            unsigned int assignedId = 0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60bb      	str	r3, [r7, #8]

            int parsed = sscanf(payloadBuf,
 8001e6a:	f107 0110 	add.w	r1, r7, #16
 8001e6e:	f107 0214 	add.w	r2, r7, #20
 8001e72:	f107 0308 	add.w	r3, r7, #8
 8001e76:	9301      	str	r3, [sp, #4]
 8001e78:	f107 030c 	add.w	r3, r7, #12
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	460b      	mov	r3, r1
 8001e80:	492a      	ldr	r1, [pc, #168]	@ (8001f2c <wait_for_ack+0x1a0>)
 8001e82:	4829      	ldr	r0, [pc, #164]	@ (8001f28 <wait_for_ack+0x19c>)
 8001e84:	f003 fc52 	bl	800572c <siscanf>
 8001e88:	61b8      	str	r0, [r7, #24]
                                "%08lX-%08lX-%08lX|%u",
                                &r_uid0, &r_uid1, &r_uid2,
                                &assignedId);

            if (parsed == 4)
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	2b04      	cmp	r3, #4
 8001e8e:	d12d      	bne.n	8001eec <wait_for_ack+0x160>
            {
                if (r_uid0 == uid[0] && r_uid1 == uid[1] && r_uid2 == uid[2])
 8001e90:	4b27      	ldr	r3, [pc, #156]	@ (8001f30 <wait_for_ack+0x1a4>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d128      	bne.n	8001eec <wait_for_ack+0x160>
 8001e9a:	4b25      	ldr	r3, [pc, #148]	@ (8001f30 <wait_for_ack+0x1a4>)
 8001e9c:	685a      	ldr	r2, [r3, #4]
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d123      	bne.n	8001eec <wait_for_ack+0x160>
 8001ea4:	4b22      	ldr	r3, [pc, #136]	@ (8001f30 <wait_for_ack+0x1a4>)
 8001ea6:	689a      	ldr	r2, [r3, #8]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d11e      	bne.n	8001eec <wait_for_ack+0x160>
                {
                    nodeId = (int)assignedId;
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4b20      	ldr	r3, [pc, #128]	@ (8001f34 <wait_for_ack+0x1a8>)
 8001eb4:	601a      	str	r2, [r3, #0]

                    // Send ACK back to confirm
                    LoRa_Transmit(PKT_ACK, Master, nodeId, "", hdr->msg_id);
 8001eb6:	4b20      	ldr	r3, [pc, #128]	@ (8001f38 <wait_for_ack+0x1ac>)
 8001eb8:	7819      	ldrb	r1, [r3, #0]
 8001eba:	4b1e      	ldr	r3, [pc, #120]	@ (8001f34 <wait_for_ack+0x1a8>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	b2da      	uxtb	r2, r3
 8001ec0:	6a3b      	ldr	r3, [r7, #32]
 8001ec2:	88db      	ldrh	r3, [r3, #6]
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	4b1c      	ldr	r3, [pc, #112]	@ (8001f3c <wait_for_ack+0x1b0>)
 8001eca:	2005      	movs	r0, #5
 8001ecc:	f000 f838 	bl	8001f40 <LoRa_Transmit>

                    if (nodeId > 0) {
 8001ed0:	4b18      	ldr	r3, [pc, #96]	@ (8001f34 <wait_for_ack+0x1a8>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	dd05      	ble.n	8001ee4 <wait_for_ack+0x158>
                        flash_save_node_id(nodeId);
 8001ed8:	4b16      	ldr	r3, [pc, #88]	@ (8001f34 <wait_for_ack+0x1a8>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f000 fac0 	bl	8002464 <flash_save_node_id>
                    }

                    return (uint8_t)nodeId;
 8001ee4:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <wait_for_ack+0x1a8>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	e014      	b.n	8001f16 <wait_for_ack+0x18a>
                }
            }
        }
        HAL_Delay(2);
 8001eec:	2002      	movs	r0, #2
 8001eee:	f000 fe49 	bl	8002b84 <HAL_Delay>
 8001ef2:	e006      	b.n	8001f02 <wait_for_ack+0x176>
                continue;
 8001ef4:	bf00      	nop
 8001ef6:	e004      	b.n	8001f02 <wait_for_ack+0x176>
                continue;
 8001ef8:	bf00      	nop
 8001efa:	e002      	b.n	8001f02 <wait_for_ack+0x176>
                continue;  // Not an ACK_ADDRESS packet
 8001efc:	bf00      	nop
 8001efe:	e000      	b.n	8001f02 <wait_for_ack+0x176>
                continue;
 8001f00:	bf00      	nop
    while ((HAL_GetTick() - start) < timeout_ms)
 8001f02:	f000 fe35 	bl	8002b70 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f0a:	1ad2      	subs	r2, r2, r3
 8001f0c:	88fb      	ldrh	r3, [r7, #6]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	f4ff af45 	bcc.w	8001d9e <wait_for_ack+0x12>
    }

    return 0xFF;
 8001f14:	23ff      	movs	r3, #255	@ 0xff
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3730      	adds	r7, #48	@ 0x30
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000254 	.word	0x20000254
 8001f24:	2000020c 	.word	0x2000020c
 8001f28:	20000454 	.word	0x20000454
 8001f2c:	08009824 	.word	0x08009824
 8001f30:	2000023c 	.word	0x2000023c
 8001f34:	20000248 	.word	0x20000248
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	0800983c 	.word	0x0800983c

08001f40 <LoRa_Transmit>:

/* -------------- Transmit with MeshHeader ------------- */
uint8_t LoRa_Transmit(uint8_t type, uint8_t dst, uint8_t src, const char *payload, uint16_t msg_id)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	603b      	str	r3, [r7, #0]
 8001f48:	4603      	mov	r3, r0
 8001f4a:	71fb      	strb	r3, [r7, #7]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	71bb      	strb	r3, [r7, #6]
 8001f50:	4613      	mov	r3, r2
 8001f52:	717b      	strb	r3, [r7, #5]
    MeshHeader hdr;
    uint8_t payload_len = payload ? strlen(payload) : 0;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d005      	beq.n	8001f66 <LoRa_Transmit+0x26>
 8001f5a:	6838      	ldr	r0, [r7, #0]
 8001f5c:	f7fe f8f8 	bl	8000150 <strlen>
 8001f60:	4603      	mov	r3, r0
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	e000      	b.n	8001f68 <LoRa_Transmit+0x28>
 8001f66:	2300      	movs	r3, #0
 8001f68:	75bb      	strb	r3, [r7, #22]
    uint16_t total_len = sizeof(MeshHeader) + payload_len;
 8001f6a:	7dbb      	ldrb	r3, [r7, #22]
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	3309      	adds	r3, #9
 8001f70:	82bb      	strh	r3, [r7, #20]

    hdr.version = MESH_VERSION;
 8001f72:	2301      	movs	r3, #1
 8001f74:	723b      	strb	r3, [r7, #8]
    hdr.type = type;
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	727b      	strb	r3, [r7, #9]
    hdr.src = src;
 8001f7a:	797b      	ldrb	r3, [r7, #5]
 8001f7c:	72bb      	strb	r3, [r7, #10]
    hdr.dest = dst;
 8001f7e:	79bb      	ldrb	r3, [r7, #6]
 8001f80:	72fb      	strb	r3, [r7, #11]
    hdr.ttl = 5;
 8001f82:	2305      	movs	r3, #5
 8001f84:	733b      	strb	r3, [r7, #12]
    hdr.flags = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	737b      	strb	r3, [r7, #13]
    hdr.msg_id = msg_id;
 8001f8a:	8c3b      	ldrh	r3, [r7, #32]
 8001f8c:	81fb      	strh	r3, [r7, #14]
    hdr.payload_len = payload_len;
 8001f8e:	7dbb      	ldrb	r3, [r7, #22]
 8001f90:	743b      	strb	r3, [r7, #16]

    // Ensure radio in standby before TX
    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 8001f92:	2101      	movs	r1, #1
 8001f94:	482b      	ldr	r0, [pc, #172]	@ (8002044 <LoRa_Transmit+0x104>)
 8001f96:	f7ff f8a4 	bl	80010e2 <LoRa_gotoMode>
    HAL_Delay(2);
 8001f9a:	2002      	movs	r0, #2
 8001f9c:	f000 fdf2 	bl	8002b84 <HAL_Delay>

    // Build complete packet in txBuf
    memcpy(txBuf, &hdr, sizeof(MeshHeader));
 8001fa0:	4b29      	ldr	r3, [pc, #164]	@ (8002048 <LoRa_Transmit+0x108>)
 8001fa2:	f107 0208 	add.w	r2, r7, #8
 8001fa6:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fa8:	c303      	stmia	r3!, {r0, r1}
 8001faa:	701a      	strb	r2, [r3, #0]
    if (payload_len > 0) {
 8001fac:	7dbb      	ldrb	r3, [r7, #22]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d005      	beq.n	8001fbe <LoRa_Transmit+0x7e>
        memcpy(txBuf + sizeof(MeshHeader), payload, payload_len);
 8001fb2:	4826      	ldr	r0, [pc, #152]	@ (800204c <LoRa_Transmit+0x10c>)
 8001fb4:	7dbb      	ldrb	r3, [r7, #22]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	6839      	ldr	r1, [r7, #0]
 8001fba:	f003 fcb6 	bl	800592a <memcpy>
    }

    // Simple retry mechanism
    uint8_t attempt;
    for (attempt = 0; attempt < 2; attempt++) {
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	75fb      	strb	r3, [r7, #23]
 8001fc2:	e022      	b.n	800200a <LoRa_Transmit+0xca>
        uint16_t tx = LoRa_transmit(&myLoRa, txBuf, total_len, 2000);
 8001fc4:	8abb      	ldrh	r3, [r7, #20]
 8001fc6:	b2da      	uxtb	r2, r3
 8001fc8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001fcc:	491e      	ldr	r1, [pc, #120]	@ (8002048 <LoRa_Transmit+0x108>)
 8001fce:	481d      	ldr	r0, [pc, #116]	@ (8002044 <LoRa_Transmit+0x104>)
 8001fd0:	f7ff fb34 	bl	800163c <LoRa_transmit>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	827b      	strh	r3, [r7, #18]

        if (tx == 1) {
 8001fd8:	8a7b      	ldrh	r3, [r7, #18]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d10a      	bne.n	8001ff4 <LoRa_Transmit+0xb4>
            // Success
            transmission_in_progress = 0;
 8001fde:	4b1c      	ldr	r3, [pc, #112]	@ (8002050 <LoRa_Transmit+0x110>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	701a      	strb	r2, [r3, #0]
            tx_retry_count = 0;
 8001fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8002054 <LoRa_Transmit+0x114>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	701a      	strb	r2, [r3, #0]
            LoRa_startReceiving(&myLoRa);
 8001fea:	4816      	ldr	r0, [pc, #88]	@ (8002044 <LoRa_Transmit+0x104>)
 8001fec:	f7ff fb7e 	bl	80016ec <LoRa_startReceiving>
            return 1;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e023      	b.n	800203c <LoRa_Transmit+0xfc>
        }

        // Transmission failed
        if (attempt == 0) {
 8001ff4:	7dfb      	ldrb	r3, [r7, #23]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d104      	bne.n	8002004 <LoRa_Transmit+0xc4>
            // First attempt failed, reset LoRa and try once more
            reset_lora_on_error();
 8001ffa:	f000 f82d 	bl	8002058 <reset_lora_on_error>
            HAL_Delay(50);
 8001ffe:	2032      	movs	r0, #50	@ 0x32
 8002000:	f000 fdc0 	bl	8002b84 <HAL_Delay>
    for (attempt = 0; attempt < 2; attempt++) {
 8002004:	7dfb      	ldrb	r3, [r7, #23]
 8002006:	3301      	adds	r3, #1
 8002008:	75fb      	strb	r3, [r7, #23]
 800200a:	7dfb      	ldrb	r3, [r7, #23]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d9d9      	bls.n	8001fc4 <LoRa_Transmit+0x84>
        }
    }

    // Both attempts failed
    transmission_in_progress = 0;
 8002010:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <LoRa_Transmit+0x110>)
 8002012:	2200      	movs	r2, #0
 8002014:	701a      	strb	r2, [r3, #0]
    tx_retry_count++;
 8002016:	4b0f      	ldr	r3, [pc, #60]	@ (8002054 <LoRa_Transmit+0x114>)
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	3301      	adds	r3, #1
 800201c:	b2da      	uxtb	r2, r3
 800201e:	4b0d      	ldr	r3, [pc, #52]	@ (8002054 <LoRa_Transmit+0x114>)
 8002020:	701a      	strb	r2, [r3, #0]

    // If we have multiple failures in a row, do a full reset
    if (tx_retry_count >= 3) {
 8002022:	4b0c      	ldr	r3, [pc, #48]	@ (8002054 <LoRa_Transmit+0x114>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	2b02      	cmp	r3, #2
 8002028:	d904      	bls.n	8002034 <LoRa_Transmit+0xf4>
        tx_retry_count = 0;
 800202a:	4b0a      	ldr	r3, [pc, #40]	@ (8002054 <LoRa_Transmit+0x114>)
 800202c:	2200      	movs	r2, #0
 800202e:	701a      	strb	r2, [r3, #0]
        reset_lora_on_error();
 8002030:	f000 f812 	bl	8002058 <reset_lora_on_error>
    }

    LoRa_startReceiving(&myLoRa);
 8002034:	4803      	ldr	r0, [pc, #12]	@ (8002044 <LoRa_Transmit+0x104>)
 8002036:	f7ff fb59 	bl	80016ec <LoRa_startReceiving>
    return 0;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	2000020c 	.word	0x2000020c
 8002048:	20000354 	.word	0x20000354
 800204c:	2000035d 	.word	0x2000035d
 8002050:	20000515 	.word	0x20000515
 8002054:	2000051c 	.word	0x2000051c

08002058 <reset_lora_on_error>:

/* ---------- Reset LoRa on error ---------- */
void reset_lora_on_error(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
    // Reset LoRa module
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_RESET);
 800205c:	2200      	movs	r2, #0
 800205e:	2102      	movs	r1, #2
 8002060:	4813      	ldr	r0, [pc, #76]	@ (80020b0 <reset_lora_on_error+0x58>)
 8002062:	f001 fa32 	bl	80034ca <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002066:	200a      	movs	r0, #10
 8002068:	f000 fd8c 	bl	8002b84 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 800206c:	2201      	movs	r2, #1
 800206e:	2102      	movs	r1, #2
 8002070:	480f      	ldr	r0, [pc, #60]	@ (80020b0 <reset_lora_on_error+0x58>)
 8002072:	f001 fa2a 	bl	80034ca <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002076:	200a      	movs	r0, #10
 8002078:	f000 fd84 	bl	8002b84 <HAL_Delay>

    // Reinitialize
    LoRa_init(&myLoRa);
 800207c:	480d      	ldr	r0, [pc, #52]	@ (80020b4 <reset_lora_on_error+0x5c>)
 800207e:	f7ff fc23 	bl	80018c8 <LoRa_init>
    LoRa_setSyncWord(&myLoRa, 0x34);
 8002082:	2134      	movs	r1, #52	@ 0x34
 8002084:	480b      	ldr	r0, [pc, #44]	@ (80020b4 <reset_lora_on_error+0x5c>)
 8002086:	f7ff fa3e 	bl	8001506 <LoRa_setSyncWord>
    LoRa_write(&myLoRa, RegFiFoRxBaseAddr, 0x00);
 800208a:	2200      	movs	r2, #0
 800208c:	210f      	movs	r1, #15
 800208e:	4809      	ldr	r0, [pc, #36]	@ (80020b4 <reset_lora_on_error+0x5c>)
 8002090:	f7ff fa66 	bl	8001560 <LoRa_write>
    LoRa_write(&myLoRa, RegFiFoTxBaseAddr, 0x80);
 8002094:	2280      	movs	r2, #128	@ 0x80
 8002096:	210e      	movs	r1, #14
 8002098:	4806      	ldr	r0, [pc, #24]	@ (80020b4 <reset_lora_on_error+0x5c>)
 800209a:	f7ff fa61 	bl	8001560 <LoRa_write>
    LoRa_enableCRC(&myLoRa, 1);
 800209e:	2101      	movs	r1, #1
 80020a0:	4804      	ldr	r0, [pc, #16]	@ (80020b4 <reset_lora_on_error+0x5c>)
 80020a2:	f7ff fbef 	bl	8001884 <LoRa_enableCRC>
    LoRa_startReceiving(&myLoRa);
 80020a6:	4803      	ldr	r0, [pc, #12]	@ (80020b4 <reset_lora_on_error+0x5c>)
 80020a8:	f7ff fb20 	bl	80016ec <LoRa_startReceiving>
}
 80020ac:	bf00      	nop
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40010c00 	.word	0x40010c00
 80020b4:	2000020c 	.word	0x2000020c

080020b8 <ensure_rx_mode>:

/* ---------- Ensure we're in RX mode ---------- */
void ensure_rx_mode(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
    static uint32_t last_rx_check = 0;

    // Check every 100ms if we should be in RX mode
    if (HAL_GetTick() - last_rx_check > 100) {
 80020bc:	f000 fd58 	bl	8002b70 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	4b0d      	ldr	r3, [pc, #52]	@ (80020f8 <ensure_rx_mode+0x40>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b64      	cmp	r3, #100	@ 0x64
 80020ca:	d913      	bls.n	80020f4 <ensure_rx_mode+0x3c>
        last_rx_check = HAL_GetTick();
 80020cc:	f000 fd50 	bl	8002b70 <HAL_GetTick>
 80020d0:	4603      	mov	r3, r0
 80020d2:	4a09      	ldr	r2, [pc, #36]	@ (80020f8 <ensure_rx_mode+0x40>)
 80020d4:	6013      	str	r3, [r2, #0]

        // If no transmission is in progress for 200ms, ensure RX mode
        if (!transmission_in_progress && (HAL_GetTick() - last_tx_time > 200)) {
 80020d6:	4b09      	ldr	r3, [pc, #36]	@ (80020fc <ensure_rx_mode+0x44>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10a      	bne.n	80020f4 <ensure_rx_mode+0x3c>
 80020de:	f000 fd47 	bl	8002b70 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	4b06      	ldr	r3, [pc, #24]	@ (8002100 <ensure_rx_mode+0x48>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2bc8      	cmp	r3, #200	@ 0xc8
 80020ec:	d902      	bls.n	80020f4 <ensure_rx_mode+0x3c>
            LoRa_startReceiving(&myLoRa);
 80020ee:	4805      	ldr	r0, [pc, #20]	@ (8002104 <ensure_rx_mode+0x4c>)
 80020f0:	f7ff fafc 	bl	80016ec <LoRa_startReceiving>
        }
    }
}
 80020f4:	bf00      	nop
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000520 	.word	0x20000520
 80020fc:	20000515 	.word	0x20000515
 8002100:	20000518 	.word	0x20000518
 8002104:	2000020c 	.word	0x2000020c

08002108 <LoRa_StartPollingnode>:

/* ---------- Main polling function with MeshHeader ---------- */
void LoRa_StartPollingnode(void)
{
 8002108:	b590      	push	{r4, r7, lr}
 800210a:	b087      	sub	sp, #28
 800210c:	af02      	add	r7, sp, #8
    uint8_t len;

    if (nodeId == 0)
 800210e:	4b4d      	ldr	r3, [pc, #308]	@ (8002244 <LoRa_StartPollingnode+0x13c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	2b00      	cmp	r3, #0
 8002114:	f000 8089 	beq.w	800222a <LoRa_StartPollingnode+0x122>
        return;

    // Ensure we're in RX mode
    ensure_rx_mode();
 8002118:	f7ff ffce 	bl	80020b8 <ensure_rx_mode>

    len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf) - 1);
 800211c:	22ff      	movs	r2, #255	@ 0xff
 800211e:	494a      	ldr	r1, [pc, #296]	@ (8002248 <LoRa_StartPollingnode+0x140>)
 8002120:	484a      	ldr	r0, [pc, #296]	@ (800224c <LoRa_StartPollingnode+0x144>)
 8002122:	f7ff faef 	bl	8001704 <LoRa_receive>
 8002126:	4603      	mov	r3, r0
 8002128:	73bb      	strb	r3, [r7, #14]

    if (len > 0)
 800212a:	7bbb      	ldrb	r3, [r7, #14]
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 8085 	beq.w	800223c <LoRa_StartPollingnode+0x134>
    {
        // Check if we have enough bytes for a header
        if (len < sizeof(MeshHeader)) {
 8002132:	7bbb      	ldrb	r3, [r7, #14]
 8002134:	2b08      	cmp	r3, #8
 8002136:	d97a      	bls.n	800222e <LoRa_StartPollingnode+0x126>
            return;
        }

        MeshHeader *hdr = (MeshHeader *)rxBuf;
 8002138:	4b43      	ldr	r3, [pc, #268]	@ (8002248 <LoRa_StartPollingnode+0x140>)
 800213a:	60bb      	str	r3, [r7, #8]

        // Check version
        if (hdr->version != MESH_VERSION) {
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d176      	bne.n	8002232 <LoRa_StartPollingnode+0x12a>
            return;
        }

        // Check if packet is for us (or broadcast 0xFF)
        if (hdr->dest != nodeId && hdr->dest != 0xFF) {
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	78db      	ldrb	r3, [r3, #3]
 8002148:	461a      	mov	r2, r3
 800214a:	4b3e      	ldr	r3, [pc, #248]	@ (8002244 <LoRa_StartPollingnode+0x13c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	429a      	cmp	r2, r3
 8002150:	d003      	beq.n	800215a <LoRa_StartPollingnode+0x52>
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	78db      	ldrb	r3, [r3, #3]
 8002156:	2bff      	cmp	r3, #255	@ 0xff
 8002158:	d16d      	bne.n	8002236 <LoRa_StartPollingnode+0x12e>
            return;
        }

        // Check duplicate
        if (isDuplicate(hdr->src, hdr->msg_id)) {
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	789a      	ldrb	r2, [r3, #2]
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	88db      	ldrh	r3, [r3, #6]
 8002162:	b29b      	uxth	r3, r3
 8002164:	4619      	mov	r1, r3
 8002166:	4610      	mov	r0, r2
 8002168:	f000 fa40 	bl	80025ec <isDuplicate>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d163      	bne.n	800223a <LoRa_StartPollingnode+0x132>
            return;
        }

        // Remember this packet
        rememberPacket(hdr->src, hdr->msg_id);
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	789a      	ldrb	r2, [r3, #2]
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	88db      	ldrh	r3, [r3, #6]
 800217a:	b29b      	uxth	r3, r3
 800217c:	4619      	mov	r1, r3
 800217e:	4610      	mov	r0, r2
 8002180:	f000 fa5e 	bl	8002640 <rememberPacket>

        // Extract payload
        uint8_t payloadStart = sizeof(MeshHeader);
 8002184:	2309      	movs	r3, #9
 8002186:	71fb      	strb	r3, [r7, #7]
        uint8_t payloadLen = hdr->payload_len;
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	7a1b      	ldrb	r3, [r3, #8]
 800218c:	73fb      	strb	r3, [r7, #15]

        if (payloadLen > (len - payloadStart)) {
 800218e:	7bfa      	ldrb	r2, [r7, #15]
 8002190:	7bb9      	ldrb	r1, [r7, #14]
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	1acb      	subs	r3, r1, r3
 8002196:	429a      	cmp	r2, r3
 8002198:	dd03      	ble.n	80021a2 <LoRa_StartPollingnode+0x9a>
            payloadLen = len - payloadStart;
 800219a:	7bba      	ldrb	r2, [r7, #14]
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	73fb      	strb	r3, [r7, #15]
        }

        if (payloadLen > 0) {
 80021a2:	7bfb      	ldrb	r3, [r7, #15]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00c      	beq.n	80021c2 <LoRa_StartPollingnode+0xba>
            memcpy(payloadBuf, &rxBuf[payloadStart], payloadLen);
 80021a8:	79fb      	ldrb	r3, [r7, #7]
 80021aa:	4a27      	ldr	r2, [pc, #156]	@ (8002248 <LoRa_StartPollingnode+0x140>)
 80021ac:	4413      	add	r3, r2
 80021ae:	7bfa      	ldrb	r2, [r7, #15]
 80021b0:	4619      	mov	r1, r3
 80021b2:	4827      	ldr	r0, [pc, #156]	@ (8002250 <LoRa_StartPollingnode+0x148>)
 80021b4:	f003 fbb9 	bl	800592a <memcpy>
            payloadBuf[payloadLen] = '\0';
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
 80021ba:	4a25      	ldr	r2, [pc, #148]	@ (8002250 <LoRa_StartPollingnode+0x148>)
 80021bc:	2100      	movs	r1, #0
 80021be:	54d1      	strb	r1, [r2, r3]
 80021c0:	e002      	b.n	80021c8 <LoRa_StartPollingnode+0xc0>
        } else {
            payloadBuf[0] = '\0';
 80021c2:	4b23      	ldr	r3, [pc, #140]	@ (8002250 <LoRa_StartPollingnode+0x148>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
        }

        // Handle different packet types
        switch (hdr->type) {
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	785b      	ldrb	r3, [r3, #1]
 80021cc:	2b03      	cmp	r3, #3
 80021ce:	d002      	beq.n	80021d6 <LoRa_StartPollingnode+0xce>
 80021d0:	2b05      	cmp	r3, #5
 80021d2:	d026      	beq.n	8002222 <LoRa_StartPollingnode+0x11a>
                transmission_in_progress = 0;
                break;

            default:
                // Unknown packet type
                break;
 80021d4:	e032      	b.n	800223c <LoRa_StartPollingnode+0x134>
                transmission_in_progress = 1;
 80021d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002254 <LoRa_StartPollingnode+0x14c>)
 80021d8:	2201      	movs	r2, #1
 80021da:	701a      	strb	r2, [r3, #0]
                last_tx_time = HAL_GetTick();
 80021dc:	f000 fcc8 	bl	8002b70 <HAL_GetTick>
 80021e0:	4603      	mov	r3, r0
 80021e2:	4a1d      	ldr	r2, [pc, #116]	@ (8002258 <LoRa_StartPollingnode+0x150>)
 80021e4:	6013      	str	r3, [r2, #0]
                LoRa_Transmit(PKT_ACK, hdr->src, nodeId, "", hdr->msg_id);
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	7899      	ldrb	r1, [r3, #2]
 80021ea:	4b16      	ldr	r3, [pc, #88]	@ (8002244 <LoRa_StartPollingnode+0x13c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	88db      	ldrh	r3, [r3, #6]
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	9300      	str	r3, [sp, #0]
 80021f8:	4b18      	ldr	r3, [pc, #96]	@ (800225c <LoRa_StartPollingnode+0x154>)
 80021fa:	2005      	movs	r0, #5
 80021fc:	f7ff fea0 	bl	8001f40 <LoRa_Transmit>
                HAL_Delay(30);
 8002200:	201e      	movs	r0, #30
 8002202:	f000 fcbf 	bl	8002b84 <HAL_Delay>
                handle_req_data(hdr->src, lcg_rand() & 0xFFFF);
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	789c      	ldrb	r4, [r3, #2]
 800220a:	f000 fa45 	bl	8002698 <lcg_rand>
 800220e:	4603      	mov	r3, r0
 8002210:	b29b      	uxth	r3, r3
 8002212:	4619      	mov	r1, r3
 8002214:	4620      	mov	r0, r4
 8002216:	f000 f823 	bl	8002260 <handle_req_data>
                transmission_in_progress = 0;
 800221a:	4b0e      	ldr	r3, [pc, #56]	@ (8002254 <LoRa_StartPollingnode+0x14c>)
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]
                break;
 8002220:	e00c      	b.n	800223c <LoRa_StartPollingnode+0x134>
                transmission_in_progress = 0;
 8002222:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <LoRa_StartPollingnode+0x14c>)
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
                break;
 8002228:	e008      	b.n	800223c <LoRa_StartPollingnode+0x134>
        return;
 800222a:	bf00      	nop
 800222c:	e006      	b.n	800223c <LoRa_StartPollingnode+0x134>
            return;
 800222e:	bf00      	nop
 8002230:	e004      	b.n	800223c <LoRa_StartPollingnode+0x134>
            return;
 8002232:	bf00      	nop
 8002234:	e002      	b.n	800223c <LoRa_StartPollingnode+0x134>
            return;
 8002236:	bf00      	nop
 8002238:	e000      	b.n	800223c <LoRa_StartPollingnode+0x134>
            return;
 800223a:	bf00      	nop
        }
    }
}
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	bd90      	pop	{r4, r7, pc}
 8002242:	bf00      	nop
 8002244:	20000248 	.word	0x20000248
 8002248:	20000254 	.word	0x20000254
 800224c:	2000020c 	.word	0x2000020c
 8002250:	20000454 	.word	0x20000454
 8002254:	20000515 	.word	0x20000515
 8002258:	20000518 	.word	0x20000518
 800225c:	0800983c 	.word	0x0800983c

08002260 <handle_req_data>:

/* ---------- Handle REQ_DATA with MeshHeader ---------- */
void handle_req_data(uint8_t src_id, uint16_t msg_id)
{
 8002260:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002264:	b090      	sub	sp, #64	@ 0x40
 8002266:	af0c      	add	r7, sp, #48	@ 0x30
 8002268:	4603      	mov	r3, r0
 800226a:	460a      	mov	r2, r1
 800226c:	73fb      	strb	r3, [r7, #15]
 800226e:	4613      	mov	r3, r2
 8002270:	81bb      	strh	r3, [r7, #12]
    // Mark transmission in progress
    transmission_in_progress = 1;
 8002272:	4b40      	ldr	r3, [pc, #256]	@ (8002374 <handle_req_data+0x114>)
 8002274:	2201      	movs	r2, #1
 8002276:	701a      	strb	r2, [r3, #0]
    last_tx_time = HAL_GetTick();
 8002278:	f000 fc7a 	bl	8002b70 <HAL_GetTick>
 800227c:	4603      	mov	r3, r0
 800227e:	4a3e      	ldr	r2, [pc, #248]	@ (8002378 <handle_req_data+0x118>)
 8002280:	6013      	str	r3, [r2, #0]

    // Generate random sensor values
    dp       = rand_range(1200.0f, 1300.0f);
 8002282:	493e      	ldr	r1, [pc, #248]	@ (800237c <handle_req_data+0x11c>)
 8002284:	483e      	ldr	r0, [pc, #248]	@ (8002380 <handle_req_data+0x120>)
 8002286:	f000 fa21 	bl	80026cc <rand_range>
 800228a:	4603      	mov	r3, r0
 800228c:	4a3d      	ldr	r2, [pc, #244]	@ (8002384 <handle_req_data+0x124>)
 800228e:	6013      	str	r3, [r2, #0]
    t_in     = rand_range(10.0f, 20.0f);
 8002290:	493d      	ldr	r1, [pc, #244]	@ (8002388 <handle_req_data+0x128>)
 8002292:	483e      	ldr	r0, [pc, #248]	@ (800238c <handle_req_data+0x12c>)
 8002294:	f000 fa1a 	bl	80026cc <rand_range>
 8002298:	4603      	mov	r3, r0
 800229a:	4a3d      	ldr	r2, [pc, #244]	@ (8002390 <handle_req_data+0x130>)
 800229c:	6013      	str	r3, [r2, #0]
    t_out    = rand_range(170.0f, 190.0f);
 800229e:	493d      	ldr	r1, [pc, #244]	@ (8002394 <handle_req_data+0x134>)
 80022a0:	483d      	ldr	r0, [pc, #244]	@ (8002398 <handle_req_data+0x138>)
 80022a2:	f000 fa13 	bl	80026cc <rand_range>
 80022a6:	4603      	mov	r3, r0
 80022a8:	4a3c      	ldr	r2, [pc, #240]	@ (800239c <handle_req_data+0x13c>)
 80022aa:	6013      	str	r3, [r2, #0]
    p_header = rand_range(55.0f, 65.0f);
 80022ac:	493c      	ldr	r1, [pc, #240]	@ (80023a0 <handle_req_data+0x140>)
 80022ae:	483d      	ldr	r0, [pc, #244]	@ (80023a4 <handle_req_data+0x144>)
 80022b0:	f000 fa0c 	bl	80026cc <rand_range>
 80022b4:	4603      	mov	r3, r0
 80022b6:	4a3c      	ldr	r2, [pc, #240]	@ (80023a8 <handle_req_data+0x148>)
 80022b8:	6013      	str	r3, [r2, #0]
    pm       = rand_range(10.0f, 15.0f);
 80022ba:	493c      	ldr	r1, [pc, #240]	@ (80023ac <handle_req_data+0x14c>)
 80022bc:	4833      	ldr	r0, [pc, #204]	@ (800238c <handle_req_data+0x12c>)
 80022be:	f000 fa05 	bl	80026cc <rand_range>
 80022c2:	4603      	mov	r3, r0
 80022c4:	4a3a      	ldr	r2, [pc, #232]	@ (80023b0 <handle_req_data+0x150>)
 80022c6:	6013      	str	r3, [r2, #0]
    cleaning = (lcg_rand() % 2) ? 1 : 0;
 80022c8:	f000 f9e6 	bl	8002698 <lcg_rand>
 80022cc:	4603      	mov	r3, r0
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	bf14      	ite	ne
 80022d6:	2301      	movne	r3, #1
 80022d8:	2300      	moveq	r3, #0
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	461a      	mov	r2, r3
 80022de:	4b35      	ldr	r3, [pc, #212]	@ (80023b4 <handle_req_data+0x154>)
 80022e0:	701a      	strb	r2, [r3, #0]

    // Format sensor data
    snprintf(payloadBuf, sizeof(payloadBuf),
 80022e2:	4b28      	ldr	r3, [pc, #160]	@ (8002384 <handle_req_data+0x124>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe f89e 	bl	8000428 <__aeabi_f2d>
 80022ec:	4604      	mov	r4, r0
 80022ee:	460d      	mov	r5, r1
 80022f0:	4b27      	ldr	r3, [pc, #156]	@ (8002390 <handle_req_data+0x130>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe f897 	bl	8000428 <__aeabi_f2d>
 80022fa:	4680      	mov	r8, r0
 80022fc:	4689      	mov	r9, r1
 80022fe:	4b27      	ldr	r3, [pc, #156]	@ (800239c <handle_req_data+0x13c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4618      	mov	r0, r3
 8002304:	f7fe f890 	bl	8000428 <__aeabi_f2d>
 8002308:	4682      	mov	sl, r0
 800230a:	468b      	mov	fp, r1
 800230c:	4b26      	ldr	r3, [pc, #152]	@ (80023a8 <handle_req_data+0x148>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe f889 	bl	8000428 <__aeabi_f2d>
 8002316:	e9c7 0100 	strd	r0, r1, [r7]
 800231a:	4b25      	ldr	r3, [pc, #148]	@ (80023b0 <handle_req_data+0x150>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe f882 	bl	8000428 <__aeabi_f2d>
 8002324:	4602      	mov	r2, r0
 8002326:	460b      	mov	r3, r1
 8002328:	4922      	ldr	r1, [pc, #136]	@ (80023b4 <handle_req_data+0x154>)
 800232a:	7809      	ldrb	r1, [r1, #0]
 800232c:	910a      	str	r1, [sp, #40]	@ 0x28
 800232e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002332:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002336:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800233a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800233e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002342:	e9cd 4500 	strd	r4, r5, [sp]
 8002346:	4a1c      	ldr	r2, [pc, #112]	@ (80023b8 <handle_req_data+0x158>)
 8002348:	2180      	movs	r1, #128	@ 0x80
 800234a:	481c      	ldr	r0, [pc, #112]	@ (80023bc <handle_req_data+0x15c>)
 800234c:	f003 f996 	bl	800567c <sniprintf>
             "%.1f,%.1f,%.1f,%.1f,%.1f,%d",
             dp, t_in, t_out, p_header, pm, cleaning);

    // Send sensor data with RANDOM msg_id (as per actual protocol)
    LoRa_Transmit(PKT_SENSOR_DATA, src_id, nodeId, payloadBuf, msg_id);
 8002350:	4b1b      	ldr	r3, [pc, #108]	@ (80023c0 <handle_req_data+0x160>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	b2da      	uxtb	r2, r3
 8002356:	7bf9      	ldrb	r1, [r7, #15]
 8002358:	89bb      	ldrh	r3, [r7, #12]
 800235a:	9300      	str	r3, [sp, #0]
 800235c:	4b17      	ldr	r3, [pc, #92]	@ (80023bc <handle_req_data+0x15c>)
 800235e:	2004      	movs	r0, #4
 8002360:	f7ff fdee 	bl	8001f40 <LoRa_Transmit>

    // Clear transmission flag
    transmission_in_progress = 0;
 8002364:	4b03      	ldr	r3, [pc, #12]	@ (8002374 <handle_req_data+0x114>)
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
}
 800236a:	bf00      	nop
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002374:	20000515 	.word	0x20000515
 8002378:	20000518 	.word	0x20000518
 800237c:	44a28000 	.word	0x44a28000
 8002380:	44960000 	.word	0x44960000
 8002384:	20000004 	.word	0x20000004
 8002388:	41a00000 	.word	0x41a00000
 800238c:	41200000 	.word	0x41200000
 8002390:	20000008 	.word	0x20000008
 8002394:	433e0000 	.word	0x433e0000
 8002398:	432a0000 	.word	0x432a0000
 800239c:	2000000c 	.word	0x2000000c
 80023a0:	42820000 	.word	0x42820000
 80023a4:	425c0000 	.word	0x425c0000
 80023a8:	20000010 	.word	0x20000010
 80023ac:	41700000 	.word	0x41700000
 80023b0:	20000014 	.word	0x20000014
 80023b4:	2000024c 	.word	0x2000024c
 80023b8:	08009840 	.word	0x08009840
 80023bc:	20000454 	.word	0x20000454
 80023c0:	20000248 	.word	0x20000248

080023c4 <flash_erase_node_page>:

/* ==================== FLASH STORAGE FOR NODE ID ==================== */

void flash_erase_node_page(void) {
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 80023ca:	f000 fd53 	bl	8002e74 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase = {0};
 80023ce:	f107 0308 	add.w	r3, r7, #8
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]
 80023d8:	609a      	str	r2, [r3, #8]
 80023da:	60da      	str	r2, [r3, #12]
    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 80023dc:	2300      	movs	r3, #0
 80023de:	60bb      	str	r3, [r7, #8]
    erase.PageAddress = FLASH_STORAGE_START;
 80023e0:	4b09      	ldr	r3, [pc, #36]	@ (8002408 <flash_erase_node_page+0x44>)
 80023e2:	613b      	str	r3, [r7, #16]
    erase.NbPages = 1;  // 1KB page for F103
 80023e4:	2301      	movs	r3, #1
 80023e6:	617b      	str	r3, [r7, #20]

    uint32_t page_error = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	607b      	str	r3, [r7, #4]
    HAL_FLASHEx_Erase(&erase, &page_error);
 80023ec:	1d3a      	adds	r2, r7, #4
 80023ee:	f107 0308 	add.w	r3, r7, #8
 80023f2:	4611      	mov	r1, r2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f000 fe25 	bl	8003044 <HAL_FLASHEx_Erase>

    HAL_FLASH_Lock();
 80023fa:	f000 fd61 	bl	8002ec0 <HAL_FLASH_Lock>
}
 80023fe:	bf00      	nop
 8002400:	3718      	adds	r7, #24
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	0800fc00 	.word	0x0800fc00

0800240c <flash_read_node_id>:

uint8_t flash_read_node_id(void) {
 800240c:	b590      	push	{r4, r7, lr}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
    stored_data_t* data = (stored_data_t*)FLASH_STORAGE_START;
 8002412:	4b12      	ldr	r3, [pc, #72]	@ (800245c <flash_read_node_id+0x50>)
 8002414:	607b      	str	r3, [r7, #4]

    if (data->magic == FLASH_MAGIC_NUMBER &&
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a11      	ldr	r2, [pc, #68]	@ (8002460 <flash_read_node_id+0x54>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d118      	bne.n	8002452 <flash_read_node_id+0x46>
        data->checksum == calculate_checksum(data->counter, data->device_id)) {
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68dc      	ldr	r4, [r3, #12]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	4619      	mov	r1, r3
 800242e:	4610      	mov	r0, r2
 8002430:	f000 f866 	bl	8002500 <calculate_checksum>
 8002434:	4603      	mov	r3, r0
    if (data->magic == FLASH_MAGIC_NUMBER &&
 8002436:	429c      	cmp	r4, r3
 8002438:	d10b      	bne.n	8002452 <flash_read_node_id+0x46>

        if (data->counter <= 99 && data->counter != 0) {
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b63      	cmp	r3, #99	@ 0x63
 8002440:	d807      	bhi.n	8002452 <flash_read_node_id+0x46>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <flash_read_node_id+0x46>
            return (uint8_t)data->counter;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	b2db      	uxtb	r3, r3
 8002450:	e000      	b.n	8002454 <flash_read_node_id+0x48>
        }
    }

    return 0xFF;  // Invalid or no data
 8002452:	23ff      	movs	r3, #255	@ 0xff
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	bd90      	pop	{r4, r7, pc}
 800245c:	0800fc00 	.word	0x0800fc00
 8002460:	55aa1234 	.word	0x55aa1234

08002464 <flash_save_node_id>:

void flash_save_node_id(uint8_t node_id) {
 8002464:	b5b0      	push	{r4, r5, r7, lr}
 8002466:	b08a      	sub	sp, #40	@ 0x28
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	71fb      	strb	r3, [r7, #7]
    stored_data_t data;

    uint32_t device_id = (uid[0] ^ uid[1] ^ uid[2]) & 0x00FFFFFF;
 800246e:	4b22      	ldr	r3, [pc, #136]	@ (80024f8 <flash_save_node_id+0x94>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	4b21      	ldr	r3, [pc, #132]	@ (80024f8 <flash_save_node_id+0x94>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	405a      	eors	r2, r3
 8002478:	4b1f      	ldr	r3, [pc, #124]	@ (80024f8 <flash_save_node_id+0x94>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	4053      	eors	r3, r2
 800247e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002482:	623b      	str	r3, [r7, #32]

    data.magic = FLASH_MAGIC_NUMBER;
 8002484:	4b1d      	ldr	r3, [pc, #116]	@ (80024fc <flash_save_node_id+0x98>)
 8002486:	60bb      	str	r3, [r7, #8]
    data.counter = node_id;           // Store node ID in counter field
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	60fb      	str	r3, [r7, #12]
    data.device_id = device_id;       // Store device ID
 800248c:	6a3b      	ldr	r3, [r7, #32]
 800248e:	613b      	str	r3, [r7, #16]
    data.checksum = calculate_checksum(data.counter, data.device_id);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	4611      	mov	r1, r2
 8002496:	4618      	mov	r0, r3
 8002498:	f000 f832 	bl	8002500 <calculate_checksum>
 800249c:	4603      	mov	r3, r0
 800249e:	617b      	str	r3, [r7, #20]

    flash_erase_node_page();
 80024a0:	f7ff ff90 	bl	80023c4 <flash_erase_node_page>

    HAL_FLASH_Unlock();
 80024a4:	f000 fce6 	bl	8002e74 <HAL_FLASH_Unlock>

    uint8_t* data_ptr = (uint8_t*)&data;
 80024a8:	f107 0308 	add.w	r3, r7, #8
 80024ac:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < sizeof(data); i += 4) {
 80024ae:	2300      	movs	r3, #0
 80024b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80024b2:	e013      	b.n	80024dc <flash_save_node_id+0x78>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80024b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b6:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 80024ba:	f501 417c 	add.w	r1, r1, #64512	@ 0xfc00
                         FLASH_STORAGE_START + i,
                         *(uint32_t*)(data_ptr + i));
 80024be:	69fa      	ldr	r2, [r7, #28]
 80024c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c2:	4413      	add	r3, r2
 80024c4:	681b      	ldr	r3, [r3, #0]
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80024c6:	2200      	movs	r2, #0
 80024c8:	461c      	mov	r4, r3
 80024ca:	4615      	mov	r5, r2
 80024cc:	4622      	mov	r2, r4
 80024ce:	462b      	mov	r3, r5
 80024d0:	2002      	movs	r0, #2
 80024d2:	f000 fc5f 	bl	8002d94 <HAL_FLASH_Program>
    for (uint32_t i = 0; i < sizeof(data); i += 4) {
 80024d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d8:	3304      	adds	r3, #4
 80024da:	627b      	str	r3, [r7, #36]	@ 0x24
 80024dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024de:	2b0f      	cmp	r3, #15
 80024e0:	d9e8      	bls.n	80024b4 <flash_save_node_id+0x50>
    }

    HAL_FLASH_Lock();
 80024e2:	f000 fced 	bl	8002ec0 <HAL_FLASH_Lock>

    uint8_t verify_id = flash_read_node_id();
 80024e6:	f7ff ff91 	bl	800240c <flash_read_node_id>
 80024ea:	4603      	mov	r3, r0
 80024ec:	76fb      	strb	r3, [r7, #27]
    if (verify_id != node_id) {
        // Flash write failed
    }
}
 80024ee:	bf00      	nop
 80024f0:	3728      	adds	r7, #40	@ 0x28
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bdb0      	pop	{r4, r5, r7, pc}
 80024f6:	bf00      	nop
 80024f8:	2000023c 	.word	0x2000023c
 80024fc:	55aa1234 	.word	0x55aa1234

08002500 <calculate_checksum>:

uint32_t calculate_checksum(uint32_t counter, uint32_t device_id) {
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
    return counter ^ device_id ^ 0xDEADBEEF;
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	405a      	eors	r2, r3
 8002510:	4b03      	ldr	r3, [pc, #12]	@ (8002520 <calculate_checksum+0x20>)
 8002512:	4053      	eors	r3, r2
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	bc80      	pop	{r7}
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	deadbeef 	.word	0xdeadbeef

08002524 <flash_clear_storage>:

void flash_clear_storage(void) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
    flash_erase_node_page();
 800252a:	f7ff ff4b 	bl	80023c4 <flash_erase_node_page>
    nodeId = 0;
 800252e:	4b0c      	ldr	r3, [pc, #48]	@ (8002560 <flash_clear_storage+0x3c>)
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]

    for(int i = 0; i < 5; i++) {
 8002534:	2300      	movs	r3, #0
 8002536:	607b      	str	r3, [r7, #4]
 8002538:	e009      	b.n	800254e <flash_clear_storage+0x2a>
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);  // adjust LED pin if needed
 800253a:	2104      	movs	r1, #4
 800253c:	4809      	ldr	r0, [pc, #36]	@ (8002564 <flash_clear_storage+0x40>)
 800253e:	f000 ffdc 	bl	80034fa <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 8002542:	20c8      	movs	r0, #200	@ 0xc8
 8002544:	f000 fb1e 	bl	8002b84 <HAL_Delay>
    for(int i = 0; i < 5; i++) {
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3301      	adds	r3, #1
 800254c:	607b      	str	r3, [r7, #4]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2b04      	cmp	r3, #4
 8002552:	ddf2      	ble.n	800253a <flash_clear_storage+0x16>
    }
}
 8002554:	bf00      	nop
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	20000248 	.word	0x20000248
 8002564:	40011400 	.word	0x40011400

08002568 <check_clear_button>:

void check_clear_button(void) {
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
    static uint32_t press_start_time = 0;
    static uint8_t is_clearing = 0;

    if (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 800256c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002570:	481b      	ldr	r0, [pc, #108]	@ (80025e0 <check_clear_button+0x78>)
 8002572:	f000 ff93 	bl	800349c <HAL_GPIO_ReadPin>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d12c      	bne.n	80025d6 <check_clear_button+0x6e>
        if (press_start_time == 0) {
 800257c:	4b19      	ldr	r3, [pc, #100]	@ (80025e4 <check_clear_button+0x7c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d105      	bne.n	8002590 <check_clear_button+0x28>
            press_start_time = HAL_GetTick();
 8002584:	f000 faf4 	bl	8002b70 <HAL_GetTick>
 8002588:	4603      	mov	r3, r0
 800258a:	4a16      	ldr	r2, [pc, #88]	@ (80025e4 <check_clear_button+0x7c>)
 800258c:	6013      	str	r3, [r2, #0]
        }
    }
    else {
        press_start_time = 0;
    }
}
 800258e:	e025      	b.n	80025dc <check_clear_button+0x74>
        else if (!is_clearing && (HAL_GetTick() - press_start_time) > 3000) {
 8002590:	4b15      	ldr	r3, [pc, #84]	@ (80025e8 <check_clear_button+0x80>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d121      	bne.n	80025dc <check_clear_button+0x74>
 8002598:	f000 faea 	bl	8002b70 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	4b11      	ldr	r3, [pc, #68]	@ (80025e4 <check_clear_button+0x7c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d917      	bls.n	80025dc <check_clear_button+0x74>
            is_clearing = 1;
 80025ac:	4b0e      	ldr	r3, [pc, #56]	@ (80025e8 <check_clear_button+0x80>)
 80025ae:	2201      	movs	r2, #1
 80025b0:	701a      	strb	r2, [r3, #0]
            flash_clear_storage();
 80025b2:	f7ff ffb7 	bl	8002524 <flash_clear_storage>
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 80025b6:	e002      	b.n	80025be <check_clear_button+0x56>
                HAL_Delay(10);
 80025b8:	200a      	movs	r0, #10
 80025ba:	f000 fae3 	bl	8002b84 <HAL_Delay>
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 80025be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025c2:	4807      	ldr	r0, [pc, #28]	@ (80025e0 <check_clear_button+0x78>)
 80025c4:	f000 ff6a 	bl	800349c <HAL_GPIO_ReadPin>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0f4      	beq.n	80025b8 <check_clear_button+0x50>
            is_clearing = 0;
 80025ce:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <check_clear_button+0x80>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	701a      	strb	r2, [r3, #0]
}
 80025d4:	e002      	b.n	80025dc <check_clear_button+0x74>
        press_start_time = 0;
 80025d6:	4b03      	ldr	r3, [pc, #12]	@ (80025e4 <check_clear_button+0x7c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
}
 80025dc:	bf00      	nop
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40011000 	.word	0x40011000
 80025e4:	20000524 	.word	0x20000524
 80025e8:	20000528 	.word	0x20000528

080025ec <isDuplicate>:

/* ---------- Duplicate Suppression ---------- */
uint8_t isDuplicate(uint8_t src, uint16_t msg_id)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	460a      	mov	r2, r1
 80025f6:	71fb      	strb	r3, [r7, #7]
 80025f8:	4613      	mov	r3, r2
 80025fa:	80bb      	strh	r3, [r7, #4]
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 80025fc:	2300      	movs	r3, #0
 80025fe:	73fb      	strb	r3, [r7, #15]
 8002600:	e013      	b.n	800262a <isDuplicate+0x3e>
  {
    if (seenPackets[i].src == src &&
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	4a0d      	ldr	r2, [pc, #52]	@ (800263c <isDuplicate+0x50>)
 8002606:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 800260a:	79fa      	ldrb	r2, [r7, #7]
 800260c:	429a      	cmp	r2, r3
 800260e:	d109      	bne.n	8002624 <isDuplicate+0x38>
        seenPackets[i].msg_id == msg_id)
 8002610:	7bfb      	ldrb	r3, [r7, #15]
 8002612:	4a0a      	ldr	r2, [pc, #40]	@ (800263c <isDuplicate+0x50>)
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4413      	add	r3, r2
 8002618:	885b      	ldrh	r3, [r3, #2]
    if (seenPackets[i].src == src &&
 800261a:	88ba      	ldrh	r2, [r7, #4]
 800261c:	429a      	cmp	r2, r3
 800261e:	d101      	bne.n	8002624 <isDuplicate+0x38>
    {
      return 1;
 8002620:	2301      	movs	r3, #1
 8002622:	e006      	b.n	8002632 <isDuplicate+0x46>
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 8002624:	7bfb      	ldrb	r3, [r7, #15]
 8002626:	3301      	adds	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	2b0f      	cmp	r3, #15
 800262e:	d9e8      	bls.n	8002602 <isDuplicate+0x16>
    }
  }
  return 0;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3714      	adds	r7, #20
 8002636:	46bd      	mov	sp, r7
 8002638:	bc80      	pop	{r7}
 800263a:	4770      	bx	lr
 800263c:	200004d4 	.word	0x200004d4

08002640 <rememberPacket>:

void rememberPacket(uint8_t src, uint16_t msg_id)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	460a      	mov	r2, r1
 800264a:	71fb      	strb	r3, [r7, #7]
 800264c:	4613      	mov	r3, r2
 800264e:	80bb      	strh	r3, [r7, #4]
  seenPackets[seenIndex].src = src;
 8002650:	4b0f      	ldr	r3, [pc, #60]	@ (8002690 <rememberPacket+0x50>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	4619      	mov	r1, r3
 8002656:	4a0f      	ldr	r2, [pc, #60]	@ (8002694 <rememberPacket+0x54>)
 8002658:	79fb      	ldrb	r3, [r7, #7]
 800265a:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
  seenPackets[seenIndex].msg_id = msg_id;
 800265e:	4b0c      	ldr	r3, [pc, #48]	@ (8002690 <rememberPacket+0x50>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	4a0c      	ldr	r2, [pc, #48]	@ (8002694 <rememberPacket+0x54>)
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	4413      	add	r3, r2
 8002668:	88ba      	ldrh	r2, [r7, #4]
 800266a:	805a      	strh	r2, [r3, #2]

  seenIndex++;
 800266c:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <rememberPacket+0x50>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	3301      	adds	r3, #1
 8002672:	b2da      	uxtb	r2, r3
 8002674:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <rememberPacket+0x50>)
 8002676:	701a      	strb	r2, [r3, #0]
  if (seenIndex >= DUP_CACHE_SIZE)
 8002678:	4b05      	ldr	r3, [pc, #20]	@ (8002690 <rememberPacket+0x50>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b0f      	cmp	r3, #15
 800267e:	d902      	bls.n	8002686 <rememberPacket+0x46>
    seenIndex = 0;
 8002680:	4b03      	ldr	r3, [pc, #12]	@ (8002690 <rememberPacket+0x50>)
 8002682:	2200      	movs	r2, #0
 8002684:	701a      	strb	r2, [r3, #0]
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	20000514 	.word	0x20000514
 8002694:	200004d4 	.word	0x200004d4

08002698 <lcg_rand>:

static uint32_t lcg_rand(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
    lcg_seed = (1103515245 * lcg_seed + 12345);
 800269c:	4b09      	ldr	r3, [pc, #36]	@ (80026c4 <lcg_rand+0x2c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a09      	ldr	r2, [pc, #36]	@ (80026c8 <lcg_rand+0x30>)
 80026a2:	fb02 f303 	mul.w	r3, r2, r3
 80026a6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80026aa:	3339      	adds	r3, #57	@ 0x39
 80026ac:	4a05      	ldr	r2, [pc, #20]	@ (80026c4 <lcg_rand+0x2c>)
 80026ae:	6013      	str	r3, [r2, #0]
    return (lcg_seed >> 16) & 0x7FFF;
 80026b0:	4b04      	ldr	r3, [pc, #16]	@ (80026c4 <lcg_rand+0x2c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	0c1b      	lsrs	r3, r3, #16
 80026b6:	f3c3 030e 	ubfx	r3, r3, #0, #15
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	20000250 	.word	0x20000250
 80026c8:	41c64e6d 	.word	0x41c64e6d

080026cc <rand_range>:

static float rand_range(float min, float max)
{
 80026cc:	b590      	push	{r4, r7, lr}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
    return min + ((float)lcg_rand() / 32767.0f) * (max - min);
 80026d6:	f7ff ffdf 	bl	8002698 <lcg_rand>
 80026da:	4603      	mov	r3, r0
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fe faf9 	bl	8000cd4 <__aeabi_ui2f>
 80026e2:	4603      	mov	r3, r0
 80026e4:	490c      	ldr	r1, [pc, #48]	@ (8002718 <rand_range+0x4c>)
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fe fc00 	bl	8000eec <__aeabi_fdiv>
 80026ec:	4603      	mov	r3, r0
 80026ee:	461c      	mov	r4, r3
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	6838      	ldr	r0, [r7, #0]
 80026f4:	f7fe fa3c 	bl	8000b70 <__aeabi_fsub>
 80026f8:	4603      	mov	r3, r0
 80026fa:	4619      	mov	r1, r3
 80026fc:	4620      	mov	r0, r4
 80026fe:	f7fe fb41 	bl	8000d84 <__aeabi_fmul>
 8002702:	4603      	mov	r3, r0
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	4618      	mov	r0, r3
 8002708:	f7fe fa34 	bl	8000b74 <__addsf3>
 800270c:	4603      	mov	r3, r0
}
 800270e:	4618      	mov	r0, r3
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	bd90      	pop	{r4, r7, pc}
 8002716:	bf00      	nop
 8002718:	46fffe00 	.word	0x46fffe00

0800271c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002720:	b672      	cpsid	i
}
 8002722:	bf00      	nop
  __disable_irq();
  while (1)
 8002724:	bf00      	nop
 8002726:	e7fd      	b.n	8002724 <Error_Handler+0x8>

08002728 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800272c:	4b17      	ldr	r3, [pc, #92]	@ (800278c <MX_SPI1_Init+0x64>)
 800272e:	4a18      	ldr	r2, [pc, #96]	@ (8002790 <MX_SPI1_Init+0x68>)
 8002730:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002732:	4b16      	ldr	r3, [pc, #88]	@ (800278c <MX_SPI1_Init+0x64>)
 8002734:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002738:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800273a:	4b14      	ldr	r3, [pc, #80]	@ (800278c <MX_SPI1_Init+0x64>)
 800273c:	2200      	movs	r2, #0
 800273e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002740:	4b12      	ldr	r3, [pc, #72]	@ (800278c <MX_SPI1_Init+0x64>)
 8002742:	2200      	movs	r2, #0
 8002744:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002746:	4b11      	ldr	r3, [pc, #68]	@ (800278c <MX_SPI1_Init+0x64>)
 8002748:	2200      	movs	r2, #0
 800274a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800274c:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <MX_SPI1_Init+0x64>)
 800274e:	2200      	movs	r2, #0
 8002750:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002752:	4b0e      	ldr	r3, [pc, #56]	@ (800278c <MX_SPI1_Init+0x64>)
 8002754:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002758:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800275a:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <MX_SPI1_Init+0x64>)
 800275c:	2210      	movs	r2, #16
 800275e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002760:	4b0a      	ldr	r3, [pc, #40]	@ (800278c <MX_SPI1_Init+0x64>)
 8002762:	2200      	movs	r2, #0
 8002764:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002766:	4b09      	ldr	r3, [pc, #36]	@ (800278c <MX_SPI1_Init+0x64>)
 8002768:	2200      	movs	r2, #0
 800276a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800276c:	4b07      	ldr	r3, [pc, #28]	@ (800278c <MX_SPI1_Init+0x64>)
 800276e:	2200      	movs	r2, #0
 8002770:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002772:	4b06      	ldr	r3, [pc, #24]	@ (800278c <MX_SPI1_Init+0x64>)
 8002774:	220a      	movs	r2, #10
 8002776:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002778:	4804      	ldr	r0, [pc, #16]	@ (800278c <MX_SPI1_Init+0x64>)
 800277a:	f001 fab5 	bl	8003ce8 <HAL_SPI_Init>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002784:	f7ff ffca 	bl	800271c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002788:	bf00      	nop
 800278a:	bd80      	pop	{r7, pc}
 800278c:	2000052c 	.word	0x2000052c
 8002790:	40013000 	.word	0x40013000

08002794 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b088      	sub	sp, #32
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800279c:	f107 0310 	add.w	r3, r7, #16
 80027a0:	2200      	movs	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	605a      	str	r2, [r3, #4]
 80027a6:	609a      	str	r2, [r3, #8]
 80027a8:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a1b      	ldr	r2, [pc, #108]	@ (800281c <HAL_SPI_MspInit+0x88>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d12f      	bne.n	8002814 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <HAL_SPI_MspInit+0x8c>)
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	4a19      	ldr	r2, [pc, #100]	@ (8002820 <HAL_SPI_MspInit+0x8c>)
 80027ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027be:	6193      	str	r3, [r2, #24]
 80027c0:	4b17      	ldr	r3, [pc, #92]	@ (8002820 <HAL_SPI_MspInit+0x8c>)
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027c8:	60fb      	str	r3, [r7, #12]
 80027ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027cc:	4b14      	ldr	r3, [pc, #80]	@ (8002820 <HAL_SPI_MspInit+0x8c>)
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	4a13      	ldr	r2, [pc, #76]	@ (8002820 <HAL_SPI_MspInit+0x8c>)
 80027d2:	f043 0304 	orr.w	r3, r3, #4
 80027d6:	6193      	str	r3, [r2, #24]
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <HAL_SPI_MspInit+0x8c>)
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80027e4:	23a0      	movs	r3, #160	@ 0xa0
 80027e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e8:	2302      	movs	r3, #2
 80027ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027ec:	2303      	movs	r3, #3
 80027ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f0:	f107 0310 	add.w	r3, r7, #16
 80027f4:	4619      	mov	r1, r3
 80027f6:	480b      	ldr	r0, [pc, #44]	@ (8002824 <HAL_SPI_MspInit+0x90>)
 80027f8:	f000 fccc 	bl	8003194 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80027fc:	2340      	movs	r3, #64	@ 0x40
 80027fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002800:	2300      	movs	r3, #0
 8002802:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002804:	2300      	movs	r3, #0
 8002806:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002808:	f107 0310 	add.w	r3, r7, #16
 800280c:	4619      	mov	r1, r3
 800280e:	4805      	ldr	r0, [pc, #20]	@ (8002824 <HAL_SPI_MspInit+0x90>)
 8002810:	f000 fcc0 	bl	8003194 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002814:	bf00      	nop
 8002816:	3720      	adds	r7, #32
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40013000 	.word	0x40013000
 8002820:	40021000 	.word	0x40021000
 8002824:	40010800 	.word	0x40010800

08002828 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800282e:	4b15      	ldr	r3, [pc, #84]	@ (8002884 <HAL_MspInit+0x5c>)
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	4a14      	ldr	r2, [pc, #80]	@ (8002884 <HAL_MspInit+0x5c>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6193      	str	r3, [r2, #24]
 800283a:	4b12      	ldr	r3, [pc, #72]	@ (8002884 <HAL_MspInit+0x5c>)
 800283c:	699b      	ldr	r3, [r3, #24]
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	60bb      	str	r3, [r7, #8]
 8002844:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002846:	4b0f      	ldr	r3, [pc, #60]	@ (8002884 <HAL_MspInit+0x5c>)
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	4a0e      	ldr	r2, [pc, #56]	@ (8002884 <HAL_MspInit+0x5c>)
 800284c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002850:	61d3      	str	r3, [r2, #28]
 8002852:	4b0c      	ldr	r3, [pc, #48]	@ (8002884 <HAL_MspInit+0x5c>)
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800285a:	607b      	str	r3, [r7, #4]
 800285c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800285e:	4b0a      	ldr	r3, [pc, #40]	@ (8002888 <HAL_MspInit+0x60>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	4a04      	ldr	r2, [pc, #16]	@ (8002888 <HAL_MspInit+0x60>)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800287a:	bf00      	nop
 800287c:	3714      	adds	r7, #20
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr
 8002884:	40021000 	.word	0x40021000
 8002888:	40010000 	.word	0x40010000

0800288c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <NMI_Handler+0x4>

08002894 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002898:	bf00      	nop
 800289a:	e7fd      	b.n	8002898 <HardFault_Handler+0x4>

0800289c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028a0:	bf00      	nop
 80028a2:	e7fd      	b.n	80028a0 <MemManage_Handler+0x4>

080028a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028a8:	bf00      	nop
 80028aa:	e7fd      	b.n	80028a8 <BusFault_Handler+0x4>

080028ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028b0:	bf00      	nop
 80028b2:	e7fd      	b.n	80028b0 <UsageFault_Handler+0x4>

080028b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028b8:	bf00      	nop
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr

080028cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr

080028d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028dc:	f000 f936 	bl	8002b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028e0:	bf00      	nop
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  return 1;
 80028e8:	2301      	movs	r3, #1
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc80      	pop	{r7}
 80028f0:	4770      	bx	lr

080028f2 <_kill>:

int _kill(int pid, int sig)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
 80028fa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028fc:	f002 ffda 	bl	80058b4 <__errno>
 8002900:	4603      	mov	r3, r0
 8002902:	2216      	movs	r2, #22
 8002904:	601a      	str	r2, [r3, #0]
  return -1;
 8002906:	f04f 33ff 	mov.w	r3, #4294967295
}
 800290a:	4618      	mov	r0, r3
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <_exit>:

void _exit (int status)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b082      	sub	sp, #8
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800291a:	f04f 31ff 	mov.w	r1, #4294967295
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f7ff ffe7 	bl	80028f2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002924:	bf00      	nop
 8002926:	e7fd      	b.n	8002924 <_exit+0x12>

08002928 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002934:	2300      	movs	r3, #0
 8002936:	617b      	str	r3, [r7, #20]
 8002938:	e00a      	b.n	8002950 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800293a:	f3af 8000 	nop.w
 800293e:	4601      	mov	r1, r0
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	1c5a      	adds	r2, r3, #1
 8002944:	60ba      	str	r2, [r7, #8]
 8002946:	b2ca      	uxtb	r2, r1
 8002948:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	3301      	adds	r3, #1
 800294e:	617b      	str	r3, [r7, #20]
 8002950:	697a      	ldr	r2, [r7, #20]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	429a      	cmp	r2, r3
 8002956:	dbf0      	blt.n	800293a <_read+0x12>
  }

  return len;
 8002958:	687b      	ldr	r3, [r7, #4]
}
 800295a:	4618      	mov	r0, r3
 800295c:	3718      	adds	r7, #24
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b086      	sub	sp, #24
 8002966:	af00      	add	r7, sp, #0
 8002968:	60f8      	str	r0, [r7, #12]
 800296a:	60b9      	str	r1, [r7, #8]
 800296c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	e009      	b.n	8002988 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	1c5a      	adds	r2, r3, #1
 8002978:	60ba      	str	r2, [r7, #8]
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	4618      	mov	r0, r3
 800297e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	3301      	adds	r3, #1
 8002986:	617b      	str	r3, [r7, #20]
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	429a      	cmp	r2, r3
 800298e:	dbf1      	blt.n	8002974 <_write+0x12>
  }
  return len;
 8002990:	687b      	ldr	r3, [r7, #4]
}
 8002992:	4618      	mov	r0, r3
 8002994:	3718      	adds	r7, #24
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <_close>:

int _close(int file)
{
 800299a:	b480      	push	{r7}
 800299c:	b083      	sub	sp, #12
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr

080029b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029c0:	605a      	str	r2, [r3, #4]
  return 0;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bc80      	pop	{r7}
 80029cc:	4770      	bx	lr

080029ce <_isatty>:

int _isatty(int file)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b083      	sub	sp, #12
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029d6:	2301      	movs	r3, #1
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	bc80      	pop	{r7}
 80029e0:	4770      	bx	lr

080029e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029e2:	b480      	push	{r7}
 80029e4:	b085      	sub	sp, #20
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	60f8      	str	r0, [r7, #12]
 80029ea:	60b9      	str	r1, [r7, #8]
 80029ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3714      	adds	r7, #20
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr
	...

080029fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a04:	4a14      	ldr	r2, [pc, #80]	@ (8002a58 <_sbrk+0x5c>)
 8002a06:	4b15      	ldr	r3, [pc, #84]	@ (8002a5c <_sbrk+0x60>)
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a10:	4b13      	ldr	r3, [pc, #76]	@ (8002a60 <_sbrk+0x64>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d102      	bne.n	8002a1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a18:	4b11      	ldr	r3, [pc, #68]	@ (8002a60 <_sbrk+0x64>)
 8002a1a:	4a12      	ldr	r2, [pc, #72]	@ (8002a64 <_sbrk+0x68>)
 8002a1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a1e:	4b10      	ldr	r3, [pc, #64]	@ (8002a60 <_sbrk+0x64>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4413      	add	r3, r2
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d207      	bcs.n	8002a3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a2c:	f002 ff42 	bl	80058b4 <__errno>
 8002a30:	4603      	mov	r3, r0
 8002a32:	220c      	movs	r2, #12
 8002a34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a36:	f04f 33ff 	mov.w	r3, #4294967295
 8002a3a:	e009      	b.n	8002a50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a3c:	4b08      	ldr	r3, [pc, #32]	@ (8002a60 <_sbrk+0x64>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a42:	4b07      	ldr	r3, [pc, #28]	@ (8002a60 <_sbrk+0x64>)
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4413      	add	r3, r2
 8002a4a:	4a05      	ldr	r2, [pc, #20]	@ (8002a60 <_sbrk+0x64>)
 8002a4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3718      	adds	r7, #24
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	20005000 	.word	0x20005000
 8002a5c:	00000400 	.word	0x00000400
 8002a60:	20000584 	.word	0x20000584
 8002a64:	20000700 	.word	0x20000700

08002a68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr

08002a74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a74:	f7ff fff8 	bl	8002a68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a78:	480b      	ldr	r0, [pc, #44]	@ (8002aa8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002a7a:	490c      	ldr	r1, [pc, #48]	@ (8002aac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002a7c:	4a0c      	ldr	r2, [pc, #48]	@ (8002ab0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002a7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a80:	e002      	b.n	8002a88 <LoopCopyDataInit>

08002a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a86:	3304      	adds	r3, #4

08002a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a8c:	d3f9      	bcc.n	8002a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a8e:	4a09      	ldr	r2, [pc, #36]	@ (8002ab4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002a90:	4c09      	ldr	r4, [pc, #36]	@ (8002ab8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a94:	e001      	b.n	8002a9a <LoopFillZerobss>

08002a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a98:	3204      	adds	r2, #4

08002a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a9c:	d3fb      	bcc.n	8002a96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a9e:	f002 ff0f 	bl	80058c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002aa2:	f7ff f82d 	bl	8001b00 <main>
  bx lr
 8002aa6:	4770      	bx	lr
  ldr r0, =_sdata
 8002aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002aac:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002ab0:	08009cdc 	.word	0x08009cdc
  ldr r2, =_sbss
 8002ab4:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002ab8:	200006fc 	.word	0x200006fc

08002abc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002abc:	e7fe      	b.n	8002abc <ADC1_2_IRQHandler>
	...

08002ac0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ac4:	4b08      	ldr	r3, [pc, #32]	@ (8002ae8 <HAL_Init+0x28>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a07      	ldr	r2, [pc, #28]	@ (8002ae8 <HAL_Init+0x28>)
 8002aca:	f043 0310 	orr.w	r3, r3, #16
 8002ace:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ad0:	2003      	movs	r0, #3
 8002ad2:	f000 f92b 	bl	8002d2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ad6:	200f      	movs	r0, #15
 8002ad8:	f000 f808 	bl	8002aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002adc:	f7ff fea4 	bl	8002828 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	40022000 	.word	0x40022000

08002aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002af4:	4b12      	ldr	r3, [pc, #72]	@ (8002b40 <HAL_InitTick+0x54>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4b12      	ldr	r3, [pc, #72]	@ (8002b44 <HAL_InitTick+0x58>)
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	4619      	mov	r1, r3
 8002afe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b02:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f000 f935 	bl	8002d7a <HAL_SYSTICK_Config>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e00e      	b.n	8002b38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b0f      	cmp	r3, #15
 8002b1e:	d80a      	bhi.n	8002b36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b20:	2200      	movs	r2, #0
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	f04f 30ff 	mov.w	r0, #4294967295
 8002b28:	f000 f90b 	bl	8002d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b2c:	4a06      	ldr	r2, [pc, #24]	@ (8002b48 <HAL_InitTick+0x5c>)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e000      	b.n	8002b38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20000018 	.word	0x20000018
 8002b44:	20000020 	.word	0x20000020
 8002b48:	2000001c 	.word	0x2000001c

08002b4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b50:	4b05      	ldr	r3, [pc, #20]	@ (8002b68 <HAL_IncTick+0x1c>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	4b05      	ldr	r3, [pc, #20]	@ (8002b6c <HAL_IncTick+0x20>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	4a03      	ldr	r2, [pc, #12]	@ (8002b6c <HAL_IncTick+0x20>)
 8002b5e:	6013      	str	r3, [r2, #0]
}
 8002b60:	bf00      	nop
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr
 8002b68:	20000020 	.word	0x20000020
 8002b6c:	20000588 	.word	0x20000588

08002b70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  return uwTick;
 8002b74:	4b02      	ldr	r3, [pc, #8]	@ (8002b80 <HAL_GetTick+0x10>)
 8002b76:	681b      	ldr	r3, [r3, #0]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bc80      	pop	{r7}
 8002b7e:	4770      	bx	lr
 8002b80:	20000588 	.word	0x20000588

08002b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b8c:	f7ff fff0 	bl	8002b70 <HAL_GetTick>
 8002b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9c:	d005      	beq.n	8002baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc8 <HAL_Delay+0x44>)
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002baa:	bf00      	nop
 8002bac:	f7ff ffe0 	bl	8002b70 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d8f7      	bhi.n	8002bac <HAL_Delay+0x28>
  {
  }
}
 8002bbc:	bf00      	nop
 8002bbe:	bf00      	nop
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	20000020 	.word	0x20000020

08002bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f003 0307 	and.w	r3, r3, #7
 8002bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c10 <__NVIC_SetPriorityGrouping+0x44>)
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002be2:	68ba      	ldr	r2, [r7, #8]
 8002be4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002be8:	4013      	ands	r3, r2
 8002bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bf4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002bf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bfe:	4a04      	ldr	r2, [pc, #16]	@ (8002c10 <__NVIC_SetPriorityGrouping+0x44>)
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	60d3      	str	r3, [r2, #12]
}
 8002c04:	bf00      	nop
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000ed00 	.word	0xe000ed00

08002c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c18:	4b04      	ldr	r3, [pc, #16]	@ (8002c2c <__NVIC_GetPriorityGrouping+0x18>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	0a1b      	lsrs	r3, r3, #8
 8002c1e:	f003 0307 	and.w	r3, r3, #7
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	e000ed00 	.word	0xe000ed00

08002c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	6039      	str	r1, [r7, #0]
 8002c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	db0a      	blt.n	8002c5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	b2da      	uxtb	r2, r3
 8002c48:	490c      	ldr	r1, [pc, #48]	@ (8002c7c <__NVIC_SetPriority+0x4c>)
 8002c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4e:	0112      	lsls	r2, r2, #4
 8002c50:	b2d2      	uxtb	r2, r2
 8002c52:	440b      	add	r3, r1
 8002c54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c58:	e00a      	b.n	8002c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	4908      	ldr	r1, [pc, #32]	@ (8002c80 <__NVIC_SetPriority+0x50>)
 8002c60:	79fb      	ldrb	r3, [r7, #7]
 8002c62:	f003 030f 	and.w	r3, r3, #15
 8002c66:	3b04      	subs	r3, #4
 8002c68:	0112      	lsls	r2, r2, #4
 8002c6a:	b2d2      	uxtb	r2, r2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	761a      	strb	r2, [r3, #24]
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000e100 	.word	0xe000e100
 8002c80:	e000ed00 	.word	0xe000ed00

08002c84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b089      	sub	sp, #36	@ 0x24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	f1c3 0307 	rsb	r3, r3, #7
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	bf28      	it	cs
 8002ca2:	2304      	movcs	r3, #4
 8002ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	3304      	adds	r3, #4
 8002caa:	2b06      	cmp	r3, #6
 8002cac:	d902      	bls.n	8002cb4 <NVIC_EncodePriority+0x30>
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	3b03      	subs	r3, #3
 8002cb2:	e000      	b.n	8002cb6 <NVIC_EncodePriority+0x32>
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	43da      	mvns	r2, r3
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	401a      	ands	r2, r3
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd6:	43d9      	mvns	r1, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cdc:	4313      	orrs	r3, r2
         );
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3724      	adds	r7, #36	@ 0x24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr

08002ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cf8:	d301      	bcc.n	8002cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e00f      	b.n	8002d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8002d28 <SysTick_Config+0x40>)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3b01      	subs	r3, #1
 8002d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d06:	210f      	movs	r1, #15
 8002d08:	f04f 30ff 	mov.w	r0, #4294967295
 8002d0c:	f7ff ff90 	bl	8002c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d10:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <SysTick_Config+0x40>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d16:	4b04      	ldr	r3, [pc, #16]	@ (8002d28 <SysTick_Config+0x40>)
 8002d18:	2207      	movs	r2, #7
 8002d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	e000e010 	.word	0xe000e010

08002d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff ff49 	bl	8002bcc <__NVIC_SetPriorityGrouping>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b086      	sub	sp, #24
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	4603      	mov	r3, r0
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	607a      	str	r2, [r7, #4]
 8002d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d54:	f7ff ff5e 	bl	8002c14 <__NVIC_GetPriorityGrouping>
 8002d58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	68b9      	ldr	r1, [r7, #8]
 8002d5e:	6978      	ldr	r0, [r7, #20]
 8002d60:	f7ff ff90 	bl	8002c84 <NVIC_EncodePriority>
 8002d64:	4602      	mov	r2, r0
 8002d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d6a:	4611      	mov	r1, r2
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff ff5f 	bl	8002c30 <__NVIC_SetPriority>
}
 8002d72:	bf00      	nop
 8002d74:	3718      	adds	r7, #24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b082      	sub	sp, #8
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7ff ffb0 	bl	8002ce8 <SysTick_Config>
 8002d88:	4603      	mov	r3, r0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
	...

08002d94 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d96:	b087      	sub	sp, #28
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002daa:	2300      	movs	r3, #0
 8002dac:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002dae:	4b2f      	ldr	r3, [pc, #188]	@ (8002e6c <HAL_FLASH_Program+0xd8>)
 8002db0:	7e1b      	ldrb	r3, [r3, #24]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d101      	bne.n	8002dba <HAL_FLASH_Program+0x26>
 8002db6:	2302      	movs	r3, #2
 8002db8:	e054      	b.n	8002e64 <HAL_FLASH_Program+0xd0>
 8002dba:	4b2c      	ldr	r3, [pc, #176]	@ (8002e6c <HAL_FLASH_Program+0xd8>)
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002dc0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002dc4:	f000 f8a8 	bl	8002f18 <FLASH_WaitForLastOperation>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002dcc:	7dfb      	ldrb	r3, [r7, #23]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d144      	bne.n	8002e5c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d102      	bne.n	8002dde <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	757b      	strb	r3, [r7, #21]
 8002ddc:	e007      	b.n	8002dee <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d102      	bne.n	8002dea <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002de4:	2302      	movs	r3, #2
 8002de6:	757b      	strb	r3, [r7, #21]
 8002de8:	e001      	b.n	8002dee <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002dea:	2304      	movs	r3, #4
 8002dec:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002dee:	2300      	movs	r3, #0
 8002df0:	75bb      	strb	r3, [r7, #22]
 8002df2:	e02d      	b.n	8002e50 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002df4:	7dbb      	ldrb	r3, [r7, #22]
 8002df6:	005a      	lsls	r2, r3, #1
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	eb02 0c03 	add.w	ip, r2, r3
 8002dfe:	7dbb      	ldrb	r3, [r7, #22]
 8002e00:	0119      	lsls	r1, r3, #4
 8002e02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e06:	f1c1 0620 	rsb	r6, r1, #32
 8002e0a:	f1a1 0020 	sub.w	r0, r1, #32
 8002e0e:	fa22 f401 	lsr.w	r4, r2, r1
 8002e12:	fa03 f606 	lsl.w	r6, r3, r6
 8002e16:	4334      	orrs	r4, r6
 8002e18:	fa23 f000 	lsr.w	r0, r3, r0
 8002e1c:	4304      	orrs	r4, r0
 8002e1e:	fa23 f501 	lsr.w	r5, r3, r1
 8002e22:	b2a3      	uxth	r3, r4
 8002e24:	4619      	mov	r1, r3
 8002e26:	4660      	mov	r0, ip
 8002e28:	f000 f85a 	bl	8002ee0 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002e2c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e30:	f000 f872 	bl	8002f18 <FLASH_WaitForLastOperation>
 8002e34:	4603      	mov	r3, r0
 8002e36:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002e38:	4b0d      	ldr	r3, [pc, #52]	@ (8002e70 <HAL_FLASH_Program+0xdc>)
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8002e70 <HAL_FLASH_Program+0xdc>)
 8002e3e:	f023 0301 	bic.w	r3, r3, #1
 8002e42:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002e44:	7dfb      	ldrb	r3, [r7, #23]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d107      	bne.n	8002e5a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002e4a:	7dbb      	ldrb	r3, [r7, #22]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	75bb      	strb	r3, [r7, #22]
 8002e50:	7dba      	ldrb	r2, [r7, #22]
 8002e52:	7d7b      	ldrb	r3, [r7, #21]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d3cd      	bcc.n	8002df4 <HAL_FLASH_Program+0x60>
 8002e58:	e000      	b.n	8002e5c <HAL_FLASH_Program+0xc8>
      {
        break;
 8002e5a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002e5c:	4b03      	ldr	r3, [pc, #12]	@ (8002e6c <HAL_FLASH_Program+0xd8>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	761a      	strb	r2, [r3, #24]

  return status;
 8002e62:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	371c      	adds	r7, #28
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e6c:	20000590 	.word	0x20000590
 8002e70:	40022000 	.word	0x40022000

08002e74 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb4 <HAL_FLASH_Unlock+0x40>)
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00d      	beq.n	8002ea6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb4 <HAL_FLASH_Unlock+0x40>)
 8002e8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb8 <HAL_FLASH_Unlock+0x44>)
 8002e8e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002e90:	4b08      	ldr	r3, [pc, #32]	@ (8002eb4 <HAL_FLASH_Unlock+0x40>)
 8002e92:	4a0a      	ldr	r2, [pc, #40]	@ (8002ebc <HAL_FLASH_Unlock+0x48>)
 8002e94:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e96:	4b07      	ldr	r3, [pc, #28]	@ (8002eb4 <HAL_FLASH_Unlock+0x40>)
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002ea6:	79fb      	ldrb	r3, [r7, #7]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	40022000 	.word	0x40022000
 8002eb8:	45670123 	.word	0x45670123
 8002ebc:	cdef89ab 	.word	0xcdef89ab

08002ec0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002ec4:	4b05      	ldr	r3, [pc, #20]	@ (8002edc <HAL_FLASH_Lock+0x1c>)
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	4a04      	ldr	r2, [pc, #16]	@ (8002edc <HAL_FLASH_Lock+0x1c>)
 8002eca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ece:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bc80      	pop	{r7}
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	40022000 	.word	0x40022000

08002ee0 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	460b      	mov	r3, r1
 8002eea:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002eec:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <FLASH_Program_HalfWord+0x30>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <FLASH_Program_HalfWord+0x34>)
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	4a07      	ldr	r2, [pc, #28]	@ (8002f14 <FLASH_Program_HalfWord+0x34>)
 8002ef8:	f043 0301 	orr.w	r3, r3, #1
 8002efc:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	887a      	ldrh	r2, [r7, #2]
 8002f02:	801a      	strh	r2, [r3, #0]
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bc80      	pop	{r7}
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20000590 	.word	0x20000590
 8002f14:	40022000 	.word	0x40022000

08002f18 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002f20:	f7ff fe26 	bl	8002b70 <HAL_GetTick>
 8002f24:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002f26:	e010      	b.n	8002f4a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f2e:	d00c      	beq.n	8002f4a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d007      	beq.n	8002f46 <FLASH_WaitForLastOperation+0x2e>
 8002f36:	f7ff fe1b 	bl	8002b70 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d201      	bcs.n	8002f4a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e025      	b.n	8002f96 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002f4a:	4b15      	ldr	r3, [pc, #84]	@ (8002fa0 <FLASH_WaitForLastOperation+0x88>)
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1e8      	bne.n	8002f28 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002f56:	4b12      	ldr	r3, [pc, #72]	@ (8002fa0 <FLASH_WaitForLastOperation+0x88>)
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	f003 0320 	and.w	r3, r3, #32
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d002      	beq.n	8002f68 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002f62:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa0 <FLASH_WaitForLastOperation+0x88>)
 8002f64:	2220      	movs	r2, #32
 8002f66:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002f68:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa0 <FLASH_WaitForLastOperation+0x88>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	f003 0310 	and.w	r3, r3, #16
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10b      	bne.n	8002f8c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002f74:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa0 <FLASH_WaitForLastOperation+0x88>)
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d105      	bne.n	8002f8c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002f80:	4b07      	ldr	r3, [pc, #28]	@ (8002fa0 <FLASH_WaitForLastOperation+0x88>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d003      	beq.n	8002f94 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002f8c:	f000 f80a 	bl	8002fa4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e000      	b.n	8002f96 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40022000 	.word	0x40022000

08002fa4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002fae:	4b23      	ldr	r3, [pc, #140]	@ (800303c <FLASH_SetErrorCode+0x98>)
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	f003 0310 	and.w	r3, r3, #16
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d009      	beq.n	8002fce <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002fba:	4b21      	ldr	r3, [pc, #132]	@ (8003040 <FLASH_SetErrorCode+0x9c>)
 8002fbc:	69db      	ldr	r3, [r3, #28]
 8002fbe:	f043 0302 	orr.w	r3, r3, #2
 8002fc2:	4a1f      	ldr	r2, [pc, #124]	@ (8003040 <FLASH_SetErrorCode+0x9c>)
 8002fc4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f043 0310 	orr.w	r3, r3, #16
 8002fcc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002fce:	4b1b      	ldr	r3, [pc, #108]	@ (800303c <FLASH_SetErrorCode+0x98>)
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d009      	beq.n	8002fee <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002fda:	4b19      	ldr	r3, [pc, #100]	@ (8003040 <FLASH_SetErrorCode+0x9c>)
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	4a17      	ldr	r2, [pc, #92]	@ (8003040 <FLASH_SetErrorCode+0x9c>)
 8002fe4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f043 0304 	orr.w	r3, r3, #4
 8002fec:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002fee:	4b13      	ldr	r3, [pc, #76]	@ (800303c <FLASH_SetErrorCode+0x98>)
 8002ff0:	69db      	ldr	r3, [r3, #28]
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00b      	beq.n	8003012 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002ffa:	4b11      	ldr	r3, [pc, #68]	@ (8003040 <FLASH_SetErrorCode+0x9c>)
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	f043 0304 	orr.w	r3, r3, #4
 8003002:	4a0f      	ldr	r2, [pc, #60]	@ (8003040 <FLASH_SetErrorCode+0x9c>)
 8003004:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003006:	4b0d      	ldr	r3, [pc, #52]	@ (800303c <FLASH_SetErrorCode+0x98>)
 8003008:	69db      	ldr	r3, [r3, #28]
 800300a:	4a0c      	ldr	r2, [pc, #48]	@ (800303c <FLASH_SetErrorCode+0x98>)
 800300c:	f023 0301 	bic.w	r3, r3, #1
 8003010:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f240 1201 	movw	r2, #257	@ 0x101
 8003018:	4293      	cmp	r3, r2
 800301a:	d106      	bne.n	800302a <FLASH_SetErrorCode+0x86>
 800301c:	4b07      	ldr	r3, [pc, #28]	@ (800303c <FLASH_SetErrorCode+0x98>)
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	4a06      	ldr	r2, [pc, #24]	@ (800303c <FLASH_SetErrorCode+0x98>)
 8003022:	f023 0301 	bic.w	r3, r3, #1
 8003026:	61d3      	str	r3, [r2, #28]
}  
 8003028:	e002      	b.n	8003030 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800302a:	4a04      	ldr	r2, [pc, #16]	@ (800303c <FLASH_SetErrorCode+0x98>)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	60d3      	str	r3, [r2, #12]
}  
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	40022000 	.word	0x40022000
 8003040:	20000590 	.word	0x20000590

08003044 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003052:	2300      	movs	r3, #0
 8003054:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003056:	4b2f      	ldr	r3, [pc, #188]	@ (8003114 <HAL_FLASHEx_Erase+0xd0>)
 8003058:	7e1b      	ldrb	r3, [r3, #24]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d101      	bne.n	8003062 <HAL_FLASHEx_Erase+0x1e>
 800305e:	2302      	movs	r3, #2
 8003060:	e053      	b.n	800310a <HAL_FLASHEx_Erase+0xc6>
 8003062:	4b2c      	ldr	r3, [pc, #176]	@ (8003114 <HAL_FLASHEx_Erase+0xd0>)
 8003064:	2201      	movs	r2, #1
 8003066:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2b02      	cmp	r3, #2
 800306e:	d116      	bne.n	800309e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003070:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003074:	f7ff ff50 	bl	8002f18 <FLASH_WaitForLastOperation>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d141      	bne.n	8003102 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800307e:	2001      	movs	r0, #1
 8003080:	f000 f84c 	bl	800311c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003084:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003088:	f7ff ff46 	bl	8002f18 <FLASH_WaitForLastOperation>
 800308c:	4603      	mov	r3, r0
 800308e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003090:	4b21      	ldr	r3, [pc, #132]	@ (8003118 <HAL_FLASHEx_Erase+0xd4>)
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	4a20      	ldr	r2, [pc, #128]	@ (8003118 <HAL_FLASHEx_Erase+0xd4>)
 8003096:	f023 0304 	bic.w	r3, r3, #4
 800309a:	6113      	str	r3, [r2, #16]
 800309c:	e031      	b.n	8003102 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800309e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80030a2:	f7ff ff39 	bl	8002f18 <FLASH_WaitForLastOperation>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d12a      	bne.n	8003102 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	f04f 32ff 	mov.w	r2, #4294967295
 80030b2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	60bb      	str	r3, [r7, #8]
 80030ba:	e019      	b.n	80030f0 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80030bc:	68b8      	ldr	r0, [r7, #8]
 80030be:	f000 f849 	bl	8003154 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80030c2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80030c6:	f7ff ff27 	bl	8002f18 <FLASH_WaitForLastOperation>
 80030ca:	4603      	mov	r3, r0
 80030cc:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80030ce:	4b12      	ldr	r3, [pc, #72]	@ (8003118 <HAL_FLASHEx_Erase+0xd4>)
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	4a11      	ldr	r2, [pc, #68]	@ (8003118 <HAL_FLASHEx_Erase+0xd4>)
 80030d4:	f023 0302 	bic.w	r3, r3, #2
 80030d8:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80030da:	7bfb      	ldrb	r3, [r7, #15]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d003      	beq.n	80030e8 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	601a      	str	r2, [r3, #0]
            break;
 80030e6:	e00c      	b.n	8003102 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030ee:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	029a      	lsls	r2, r3, #10
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	4413      	add	r3, r2
 80030fc:	68ba      	ldr	r2, [r7, #8]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d3dc      	bcc.n	80030bc <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003102:	4b04      	ldr	r3, [pc, #16]	@ (8003114 <HAL_FLASHEx_Erase+0xd0>)
 8003104:	2200      	movs	r2, #0
 8003106:	761a      	strb	r2, [r3, #24]

  return status;
 8003108:	7bfb      	ldrb	r3, [r7, #15]
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	20000590 	.word	0x20000590
 8003118:	40022000 	.word	0x40022000

0800311c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003124:	4b09      	ldr	r3, [pc, #36]	@ (800314c <FLASH_MassErase+0x30>)
 8003126:	2200      	movs	r2, #0
 8003128:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800312a:	4b09      	ldr	r3, [pc, #36]	@ (8003150 <FLASH_MassErase+0x34>)
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	4a08      	ldr	r2, [pc, #32]	@ (8003150 <FLASH_MassErase+0x34>)
 8003130:	f043 0304 	orr.w	r3, r3, #4
 8003134:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003136:	4b06      	ldr	r3, [pc, #24]	@ (8003150 <FLASH_MassErase+0x34>)
 8003138:	691b      	ldr	r3, [r3, #16]
 800313a:	4a05      	ldr	r2, [pc, #20]	@ (8003150 <FLASH_MassErase+0x34>)
 800313c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003140:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003142:	bf00      	nop
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	bc80      	pop	{r7}
 800314a:	4770      	bx	lr
 800314c:	20000590 	.word	0x20000590
 8003150:	40022000 	.word	0x40022000

08003154 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800315c:	4b0b      	ldr	r3, [pc, #44]	@ (800318c <FLASH_PageErase+0x38>)
 800315e:	2200      	movs	r2, #0
 8003160:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003162:	4b0b      	ldr	r3, [pc, #44]	@ (8003190 <FLASH_PageErase+0x3c>)
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	4a0a      	ldr	r2, [pc, #40]	@ (8003190 <FLASH_PageErase+0x3c>)
 8003168:	f043 0302 	orr.w	r3, r3, #2
 800316c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800316e:	4a08      	ldr	r2, [pc, #32]	@ (8003190 <FLASH_PageErase+0x3c>)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003174:	4b06      	ldr	r3, [pc, #24]	@ (8003190 <FLASH_PageErase+0x3c>)
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	4a05      	ldr	r2, [pc, #20]	@ (8003190 <FLASH_PageErase+0x3c>)
 800317a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800317e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	bc80      	pop	{r7}
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	20000590 	.word	0x20000590
 8003190:	40022000 	.word	0x40022000

08003194 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003194:	b480      	push	{r7}
 8003196:	b08b      	sub	sp, #44	@ 0x2c
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800319e:	2300      	movs	r3, #0
 80031a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031a2:	2300      	movs	r3, #0
 80031a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031a6:	e169      	b.n	800347c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031a8:	2201      	movs	r2, #1
 80031aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	4013      	ands	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	f040 8158 	bne.w	8003476 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	4a9a      	ldr	r2, [pc, #616]	@ (8003434 <HAL_GPIO_Init+0x2a0>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d05e      	beq.n	800328e <HAL_GPIO_Init+0xfa>
 80031d0:	4a98      	ldr	r2, [pc, #608]	@ (8003434 <HAL_GPIO_Init+0x2a0>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d875      	bhi.n	80032c2 <HAL_GPIO_Init+0x12e>
 80031d6:	4a98      	ldr	r2, [pc, #608]	@ (8003438 <HAL_GPIO_Init+0x2a4>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d058      	beq.n	800328e <HAL_GPIO_Init+0xfa>
 80031dc:	4a96      	ldr	r2, [pc, #600]	@ (8003438 <HAL_GPIO_Init+0x2a4>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d86f      	bhi.n	80032c2 <HAL_GPIO_Init+0x12e>
 80031e2:	4a96      	ldr	r2, [pc, #600]	@ (800343c <HAL_GPIO_Init+0x2a8>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d052      	beq.n	800328e <HAL_GPIO_Init+0xfa>
 80031e8:	4a94      	ldr	r2, [pc, #592]	@ (800343c <HAL_GPIO_Init+0x2a8>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d869      	bhi.n	80032c2 <HAL_GPIO_Init+0x12e>
 80031ee:	4a94      	ldr	r2, [pc, #592]	@ (8003440 <HAL_GPIO_Init+0x2ac>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d04c      	beq.n	800328e <HAL_GPIO_Init+0xfa>
 80031f4:	4a92      	ldr	r2, [pc, #584]	@ (8003440 <HAL_GPIO_Init+0x2ac>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d863      	bhi.n	80032c2 <HAL_GPIO_Init+0x12e>
 80031fa:	4a92      	ldr	r2, [pc, #584]	@ (8003444 <HAL_GPIO_Init+0x2b0>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d046      	beq.n	800328e <HAL_GPIO_Init+0xfa>
 8003200:	4a90      	ldr	r2, [pc, #576]	@ (8003444 <HAL_GPIO_Init+0x2b0>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d85d      	bhi.n	80032c2 <HAL_GPIO_Init+0x12e>
 8003206:	2b12      	cmp	r3, #18
 8003208:	d82a      	bhi.n	8003260 <HAL_GPIO_Init+0xcc>
 800320a:	2b12      	cmp	r3, #18
 800320c:	d859      	bhi.n	80032c2 <HAL_GPIO_Init+0x12e>
 800320e:	a201      	add	r2, pc, #4	@ (adr r2, 8003214 <HAL_GPIO_Init+0x80>)
 8003210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003214:	0800328f 	.word	0x0800328f
 8003218:	08003269 	.word	0x08003269
 800321c:	0800327b 	.word	0x0800327b
 8003220:	080032bd 	.word	0x080032bd
 8003224:	080032c3 	.word	0x080032c3
 8003228:	080032c3 	.word	0x080032c3
 800322c:	080032c3 	.word	0x080032c3
 8003230:	080032c3 	.word	0x080032c3
 8003234:	080032c3 	.word	0x080032c3
 8003238:	080032c3 	.word	0x080032c3
 800323c:	080032c3 	.word	0x080032c3
 8003240:	080032c3 	.word	0x080032c3
 8003244:	080032c3 	.word	0x080032c3
 8003248:	080032c3 	.word	0x080032c3
 800324c:	080032c3 	.word	0x080032c3
 8003250:	080032c3 	.word	0x080032c3
 8003254:	080032c3 	.word	0x080032c3
 8003258:	08003271 	.word	0x08003271
 800325c:	08003285 	.word	0x08003285
 8003260:	4a79      	ldr	r2, [pc, #484]	@ (8003448 <HAL_GPIO_Init+0x2b4>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d013      	beq.n	800328e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003266:	e02c      	b.n	80032c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	623b      	str	r3, [r7, #32]
          break;
 800326e:	e029      	b.n	80032c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	3304      	adds	r3, #4
 8003276:	623b      	str	r3, [r7, #32]
          break;
 8003278:	e024      	b.n	80032c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	3308      	adds	r3, #8
 8003280:	623b      	str	r3, [r7, #32]
          break;
 8003282:	e01f      	b.n	80032c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	330c      	adds	r3, #12
 800328a:	623b      	str	r3, [r7, #32]
          break;
 800328c:	e01a      	b.n	80032c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d102      	bne.n	800329c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003296:	2304      	movs	r3, #4
 8003298:	623b      	str	r3, [r7, #32]
          break;
 800329a:	e013      	b.n	80032c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d105      	bne.n	80032b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032a4:	2308      	movs	r3, #8
 80032a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69fa      	ldr	r2, [r7, #28]
 80032ac:	611a      	str	r2, [r3, #16]
          break;
 80032ae:	e009      	b.n	80032c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032b0:	2308      	movs	r3, #8
 80032b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	69fa      	ldr	r2, [r7, #28]
 80032b8:	615a      	str	r2, [r3, #20]
          break;
 80032ba:	e003      	b.n	80032c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032bc:	2300      	movs	r3, #0
 80032be:	623b      	str	r3, [r7, #32]
          break;
 80032c0:	e000      	b.n	80032c4 <HAL_GPIO_Init+0x130>
          break;
 80032c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	2bff      	cmp	r3, #255	@ 0xff
 80032c8:	d801      	bhi.n	80032ce <HAL_GPIO_Init+0x13a>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	e001      	b.n	80032d2 <HAL_GPIO_Init+0x13e>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	3304      	adds	r3, #4
 80032d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	2bff      	cmp	r3, #255	@ 0xff
 80032d8:	d802      	bhi.n	80032e0 <HAL_GPIO_Init+0x14c>
 80032da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	e002      	b.n	80032e6 <HAL_GPIO_Init+0x152>
 80032e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e2:	3b08      	subs	r3, #8
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	210f      	movs	r1, #15
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	fa01 f303 	lsl.w	r3, r1, r3
 80032f4:	43db      	mvns	r3, r3
 80032f6:	401a      	ands	r2, r3
 80032f8:	6a39      	ldr	r1, [r7, #32]
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003300:	431a      	orrs	r2, r3
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800330e:	2b00      	cmp	r3, #0
 8003310:	f000 80b1 	beq.w	8003476 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003314:	4b4d      	ldr	r3, [pc, #308]	@ (800344c <HAL_GPIO_Init+0x2b8>)
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	4a4c      	ldr	r2, [pc, #304]	@ (800344c <HAL_GPIO_Init+0x2b8>)
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	6193      	str	r3, [r2, #24]
 8003320:	4b4a      	ldr	r3, [pc, #296]	@ (800344c <HAL_GPIO_Init+0x2b8>)
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800332c:	4a48      	ldr	r2, [pc, #288]	@ (8003450 <HAL_GPIO_Init+0x2bc>)
 800332e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003330:	089b      	lsrs	r3, r3, #2
 8003332:	3302      	adds	r3, #2
 8003334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003338:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800333a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333c:	f003 0303 	and.w	r3, r3, #3
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	220f      	movs	r2, #15
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	43db      	mvns	r3, r3
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	4013      	ands	r3, r2
 800334e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a40      	ldr	r2, [pc, #256]	@ (8003454 <HAL_GPIO_Init+0x2c0>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d013      	beq.n	8003380 <HAL_GPIO_Init+0x1ec>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a3f      	ldr	r2, [pc, #252]	@ (8003458 <HAL_GPIO_Init+0x2c4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d00d      	beq.n	800337c <HAL_GPIO_Init+0x1e8>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a3e      	ldr	r2, [pc, #248]	@ (800345c <HAL_GPIO_Init+0x2c8>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d007      	beq.n	8003378 <HAL_GPIO_Init+0x1e4>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a3d      	ldr	r2, [pc, #244]	@ (8003460 <HAL_GPIO_Init+0x2cc>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d101      	bne.n	8003374 <HAL_GPIO_Init+0x1e0>
 8003370:	2303      	movs	r3, #3
 8003372:	e006      	b.n	8003382 <HAL_GPIO_Init+0x1ee>
 8003374:	2304      	movs	r3, #4
 8003376:	e004      	b.n	8003382 <HAL_GPIO_Init+0x1ee>
 8003378:	2302      	movs	r3, #2
 800337a:	e002      	b.n	8003382 <HAL_GPIO_Init+0x1ee>
 800337c:	2301      	movs	r3, #1
 800337e:	e000      	b.n	8003382 <HAL_GPIO_Init+0x1ee>
 8003380:	2300      	movs	r3, #0
 8003382:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003384:	f002 0203 	and.w	r2, r2, #3
 8003388:	0092      	lsls	r2, r2, #2
 800338a:	4093      	lsls	r3, r2
 800338c:	68fa      	ldr	r2, [r7, #12]
 800338e:	4313      	orrs	r3, r2
 8003390:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003392:	492f      	ldr	r1, [pc, #188]	@ (8003450 <HAL_GPIO_Init+0x2bc>)
 8003394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003396:	089b      	lsrs	r3, r3, #2
 8003398:	3302      	adds	r3, #2
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d006      	beq.n	80033ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	492c      	ldr	r1, [pc, #176]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	608b      	str	r3, [r1, #8]
 80033b8:	e006      	b.n	80033c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 80033bc:	689a      	ldr	r2, [r3, #8]
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	43db      	mvns	r3, r3
 80033c2:	4928      	ldr	r1, [pc, #160]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 80033c4:	4013      	ands	r3, r2
 80033c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d006      	beq.n	80033e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80033d4:	4b23      	ldr	r3, [pc, #140]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 80033d6:	68da      	ldr	r2, [r3, #12]
 80033d8:	4922      	ldr	r1, [pc, #136]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60cb      	str	r3, [r1, #12]
 80033e0:	e006      	b.n	80033f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80033e2:	4b20      	ldr	r3, [pc, #128]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 80033e4:	68da      	ldr	r2, [r3, #12]
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	43db      	mvns	r3, r3
 80033ea:	491e      	ldr	r1, [pc, #120]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 80033ec:	4013      	ands	r3, r2
 80033ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d006      	beq.n	800340a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80033fc:	4b19      	ldr	r3, [pc, #100]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	4918      	ldr	r1, [pc, #96]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	4313      	orrs	r3, r2
 8003406:	604b      	str	r3, [r1, #4]
 8003408:	e006      	b.n	8003418 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800340a:	4b16      	ldr	r3, [pc, #88]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	43db      	mvns	r3, r3
 8003412:	4914      	ldr	r1, [pc, #80]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 8003414:	4013      	ands	r3, r2
 8003416:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d021      	beq.n	8003468 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003424:	4b0f      	ldr	r3, [pc, #60]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	490e      	ldr	r1, [pc, #56]	@ (8003464 <HAL_GPIO_Init+0x2d0>)
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	4313      	orrs	r3, r2
 800342e:	600b      	str	r3, [r1, #0]
 8003430:	e021      	b.n	8003476 <HAL_GPIO_Init+0x2e2>
 8003432:	bf00      	nop
 8003434:	10320000 	.word	0x10320000
 8003438:	10310000 	.word	0x10310000
 800343c:	10220000 	.word	0x10220000
 8003440:	10210000 	.word	0x10210000
 8003444:	10120000 	.word	0x10120000
 8003448:	10110000 	.word	0x10110000
 800344c:	40021000 	.word	0x40021000
 8003450:	40010000 	.word	0x40010000
 8003454:	40010800 	.word	0x40010800
 8003458:	40010c00 	.word	0x40010c00
 800345c:	40011000 	.word	0x40011000
 8003460:	40011400 	.word	0x40011400
 8003464:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003468:	4b0b      	ldr	r3, [pc, #44]	@ (8003498 <HAL_GPIO_Init+0x304>)
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	43db      	mvns	r3, r3
 8003470:	4909      	ldr	r1, [pc, #36]	@ (8003498 <HAL_GPIO_Init+0x304>)
 8003472:	4013      	ands	r3, r2
 8003474:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003478:	3301      	adds	r3, #1
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003482:	fa22 f303 	lsr.w	r3, r2, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	f47f ae8e 	bne.w	80031a8 <HAL_GPIO_Init+0x14>
  }
}
 800348c:	bf00      	nop
 800348e:	bf00      	nop
 8003490:	372c      	adds	r7, #44	@ 0x2c
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr
 8003498:	40010400 	.word	0x40010400

0800349c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	460b      	mov	r3, r1
 80034a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	887b      	ldrh	r3, [r7, #2]
 80034ae:	4013      	ands	r3, r2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d002      	beq.n	80034ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034b4:	2301      	movs	r3, #1
 80034b6:	73fb      	strb	r3, [r7, #15]
 80034b8:	e001      	b.n	80034be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034ba:	2300      	movs	r3, #0
 80034bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034be:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr

080034ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
 80034d2:	460b      	mov	r3, r1
 80034d4:	807b      	strh	r3, [r7, #2]
 80034d6:	4613      	mov	r3, r2
 80034d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034da:	787b      	ldrb	r3, [r7, #1]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034e0:	887a      	ldrh	r2, [r7, #2]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80034e6:	e003      	b.n	80034f0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80034e8:	887b      	ldrh	r3, [r7, #2]
 80034ea:	041a      	lsls	r2, r3, #16
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	611a      	str	r2, [r3, #16]
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr

080034fa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034fa:	b480      	push	{r7}
 80034fc:	b085      	sub	sp, #20
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
 8003502:	460b      	mov	r3, r1
 8003504:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800350c:	887a      	ldrh	r2, [r7, #2]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4013      	ands	r3, r2
 8003512:	041a      	lsls	r2, r3, #16
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	43d9      	mvns	r1, r3
 8003518:	887b      	ldrh	r3, [r7, #2]
 800351a:	400b      	ands	r3, r1
 800351c:	431a      	orrs	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	611a      	str	r2, [r3, #16]
}
 8003522:	bf00      	nop
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e272      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 8087 	beq.w	800365a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800354c:	4b92      	ldr	r3, [pc, #584]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 030c 	and.w	r3, r3, #12
 8003554:	2b04      	cmp	r3, #4
 8003556:	d00c      	beq.n	8003572 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003558:	4b8f      	ldr	r3, [pc, #572]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f003 030c 	and.w	r3, r3, #12
 8003560:	2b08      	cmp	r3, #8
 8003562:	d112      	bne.n	800358a <HAL_RCC_OscConfig+0x5e>
 8003564:	4b8c      	ldr	r3, [pc, #560]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800356c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003570:	d10b      	bne.n	800358a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003572:	4b89      	ldr	r3, [pc, #548]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d06c      	beq.n	8003658 <HAL_RCC_OscConfig+0x12c>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d168      	bne.n	8003658 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e24c      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003592:	d106      	bne.n	80035a2 <HAL_RCC_OscConfig+0x76>
 8003594:	4b80      	ldr	r3, [pc, #512]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a7f      	ldr	r2, [pc, #508]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 800359a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800359e:	6013      	str	r3, [r2, #0]
 80035a0:	e02e      	b.n	8003600 <HAL_RCC_OscConfig+0xd4>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10c      	bne.n	80035c4 <HAL_RCC_OscConfig+0x98>
 80035aa:	4b7b      	ldr	r3, [pc, #492]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a7a      	ldr	r2, [pc, #488]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	4b78      	ldr	r3, [pc, #480]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a77      	ldr	r2, [pc, #476]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	e01d      	b.n	8003600 <HAL_RCC_OscConfig+0xd4>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035cc:	d10c      	bne.n	80035e8 <HAL_RCC_OscConfig+0xbc>
 80035ce:	4b72      	ldr	r3, [pc, #456]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a71      	ldr	r2, [pc, #452]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	4b6f      	ldr	r3, [pc, #444]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a6e      	ldr	r2, [pc, #440]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035e4:	6013      	str	r3, [r2, #0]
 80035e6:	e00b      	b.n	8003600 <HAL_RCC_OscConfig+0xd4>
 80035e8:	4b6b      	ldr	r3, [pc, #428]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a6a      	ldr	r2, [pc, #424]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035f2:	6013      	str	r3, [r2, #0]
 80035f4:	4b68      	ldr	r3, [pc, #416]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a67      	ldr	r2, [pc, #412]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d013      	beq.n	8003630 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003608:	f7ff fab2 	bl	8002b70 <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800360e:	e008      	b.n	8003622 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003610:	f7ff faae 	bl	8002b70 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b64      	cmp	r3, #100	@ 0x64
 800361c:	d901      	bls.n	8003622 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e200      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003622:	4b5d      	ldr	r3, [pc, #372]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d0f0      	beq.n	8003610 <HAL_RCC_OscConfig+0xe4>
 800362e:	e014      	b.n	800365a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003630:	f7ff fa9e 	bl	8002b70 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003638:	f7ff fa9a 	bl	8002b70 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b64      	cmp	r3, #100	@ 0x64
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e1ec      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800364a:	4b53      	ldr	r3, [pc, #332]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1f0      	bne.n	8003638 <HAL_RCC_OscConfig+0x10c>
 8003656:	e000      	b.n	800365a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003658:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d063      	beq.n	800372e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003666:	4b4c      	ldr	r3, [pc, #304]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f003 030c 	and.w	r3, r3, #12
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00b      	beq.n	800368a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003672:	4b49      	ldr	r3, [pc, #292]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f003 030c 	and.w	r3, r3, #12
 800367a:	2b08      	cmp	r3, #8
 800367c:	d11c      	bne.n	80036b8 <HAL_RCC_OscConfig+0x18c>
 800367e:	4b46      	ldr	r3, [pc, #280]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d116      	bne.n	80036b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800368a:	4b43      	ldr	r3, [pc, #268]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d005      	beq.n	80036a2 <HAL_RCC_OscConfig+0x176>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d001      	beq.n	80036a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e1c0      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	4939      	ldr	r1, [pc, #228]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036b6:	e03a      	b.n	800372e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d020      	beq.n	8003702 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036c0:	4b36      	ldr	r3, [pc, #216]	@ (800379c <HAL_RCC_OscConfig+0x270>)
 80036c2:	2201      	movs	r2, #1
 80036c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c6:	f7ff fa53 	bl	8002b70 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ce:	f7ff fa4f 	bl	8002b70 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e1a1      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d0f0      	beq.n	80036ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	4927      	ldr	r1, [pc, #156]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	600b      	str	r3, [r1, #0]
 8003700:	e015      	b.n	800372e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003702:	4b26      	ldr	r3, [pc, #152]	@ (800379c <HAL_RCC_OscConfig+0x270>)
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003708:	f7ff fa32 	bl	8002b70 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003710:	f7ff fa2e 	bl	8002b70 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e180      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003722:	4b1d      	ldr	r3, [pc, #116]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1f0      	bne.n	8003710 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0308 	and.w	r3, r3, #8
 8003736:	2b00      	cmp	r3, #0
 8003738:	d03a      	beq.n	80037b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d019      	beq.n	8003776 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003742:	4b17      	ldr	r3, [pc, #92]	@ (80037a0 <HAL_RCC_OscConfig+0x274>)
 8003744:	2201      	movs	r2, #1
 8003746:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003748:	f7ff fa12 	bl	8002b70 <HAL_GetTick>
 800374c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003750:	f7ff fa0e 	bl	8002b70 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e160      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003762:	4b0d      	ldr	r3, [pc, #52]	@ (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d0f0      	beq.n	8003750 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800376e:	2001      	movs	r0, #1
 8003770:	f000 fa9c 	bl	8003cac <RCC_Delay>
 8003774:	e01c      	b.n	80037b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003776:	4b0a      	ldr	r3, [pc, #40]	@ (80037a0 <HAL_RCC_OscConfig+0x274>)
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800377c:	f7ff f9f8 	bl	8002b70 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003782:	e00f      	b.n	80037a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003784:	f7ff f9f4 	bl	8002b70 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d908      	bls.n	80037a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e146      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
 8003796:	bf00      	nop
 8003798:	40021000 	.word	0x40021000
 800379c:	42420000 	.word	0x42420000
 80037a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037a4:	4b92      	ldr	r3, [pc, #584]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1e9      	bne.n	8003784 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0304 	and.w	r3, r3, #4
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 80a6 	beq.w	800390a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037be:	2300      	movs	r3, #0
 80037c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037c2:	4b8b      	ldr	r3, [pc, #556]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10d      	bne.n	80037ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ce:	4b88      	ldr	r3, [pc, #544]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	4a87      	ldr	r2, [pc, #540]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037d8:	61d3      	str	r3, [r2, #28]
 80037da:	4b85      	ldr	r3, [pc, #532]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037dc:	69db      	ldr	r3, [r3, #28]
 80037de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037e2:	60bb      	str	r3, [r7, #8]
 80037e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037e6:	2301      	movs	r3, #1
 80037e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ea:	4b82      	ldr	r3, [pc, #520]	@ (80039f4 <HAL_RCC_OscConfig+0x4c8>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d118      	bne.n	8003828 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037f6:	4b7f      	ldr	r3, [pc, #508]	@ (80039f4 <HAL_RCC_OscConfig+0x4c8>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a7e      	ldr	r2, [pc, #504]	@ (80039f4 <HAL_RCC_OscConfig+0x4c8>)
 80037fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003802:	f7ff f9b5 	bl	8002b70 <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003808:	e008      	b.n	800381c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800380a:	f7ff f9b1 	bl	8002b70 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b64      	cmp	r3, #100	@ 0x64
 8003816:	d901      	bls.n	800381c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e103      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800381c:	4b75      	ldr	r3, [pc, #468]	@ (80039f4 <HAL_RCC_OscConfig+0x4c8>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0f0      	beq.n	800380a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d106      	bne.n	800383e <HAL_RCC_OscConfig+0x312>
 8003830:	4b6f      	ldr	r3, [pc, #444]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	4a6e      	ldr	r2, [pc, #440]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003836:	f043 0301 	orr.w	r3, r3, #1
 800383a:	6213      	str	r3, [r2, #32]
 800383c:	e02d      	b.n	800389a <HAL_RCC_OscConfig+0x36e>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10c      	bne.n	8003860 <HAL_RCC_OscConfig+0x334>
 8003846:	4b6a      	ldr	r3, [pc, #424]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	4a69      	ldr	r2, [pc, #420]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800384c:	f023 0301 	bic.w	r3, r3, #1
 8003850:	6213      	str	r3, [r2, #32]
 8003852:	4b67      	ldr	r3, [pc, #412]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	4a66      	ldr	r2, [pc, #408]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003858:	f023 0304 	bic.w	r3, r3, #4
 800385c:	6213      	str	r3, [r2, #32]
 800385e:	e01c      	b.n	800389a <HAL_RCC_OscConfig+0x36e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	2b05      	cmp	r3, #5
 8003866:	d10c      	bne.n	8003882 <HAL_RCC_OscConfig+0x356>
 8003868:	4b61      	ldr	r3, [pc, #388]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	4a60      	ldr	r2, [pc, #384]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800386e:	f043 0304 	orr.w	r3, r3, #4
 8003872:	6213      	str	r3, [r2, #32]
 8003874:	4b5e      	ldr	r3, [pc, #376]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	4a5d      	ldr	r2, [pc, #372]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800387a:	f043 0301 	orr.w	r3, r3, #1
 800387e:	6213      	str	r3, [r2, #32]
 8003880:	e00b      	b.n	800389a <HAL_RCC_OscConfig+0x36e>
 8003882:	4b5b      	ldr	r3, [pc, #364]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	4a5a      	ldr	r2, [pc, #360]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003888:	f023 0301 	bic.w	r3, r3, #1
 800388c:	6213      	str	r3, [r2, #32]
 800388e:	4b58      	ldr	r3, [pc, #352]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	4a57      	ldr	r2, [pc, #348]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003894:	f023 0304 	bic.w	r3, r3, #4
 8003898:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d015      	beq.n	80038ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038a2:	f7ff f965 	bl	8002b70 <HAL_GetTick>
 80038a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a8:	e00a      	b.n	80038c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038aa:	f7ff f961 	bl	8002b70 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e0b1      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038c0:	4b4b      	ldr	r3, [pc, #300]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d0ee      	beq.n	80038aa <HAL_RCC_OscConfig+0x37e>
 80038cc:	e014      	b.n	80038f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ce:	f7ff f94f 	bl	8002b70 <HAL_GetTick>
 80038d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038d4:	e00a      	b.n	80038ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d6:	f7ff f94b 	bl	8002b70 <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d901      	bls.n	80038ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e09b      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ec:	4b40      	ldr	r3, [pc, #256]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80038ee:	6a1b      	ldr	r3, [r3, #32]
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1ee      	bne.n	80038d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038f8:	7dfb      	ldrb	r3, [r7, #23]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d105      	bne.n	800390a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038fe:	4b3c      	ldr	r3, [pc, #240]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003900:	69db      	ldr	r3, [r3, #28]
 8003902:	4a3b      	ldr	r2, [pc, #236]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003904:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003908:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	2b00      	cmp	r3, #0
 8003910:	f000 8087 	beq.w	8003a22 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003914:	4b36      	ldr	r3, [pc, #216]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f003 030c 	and.w	r3, r3, #12
 800391c:	2b08      	cmp	r3, #8
 800391e:	d061      	beq.n	80039e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69db      	ldr	r3, [r3, #28]
 8003924:	2b02      	cmp	r3, #2
 8003926:	d146      	bne.n	80039b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003928:	4b33      	ldr	r3, [pc, #204]	@ (80039f8 <HAL_RCC_OscConfig+0x4cc>)
 800392a:	2200      	movs	r2, #0
 800392c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392e:	f7ff f91f 	bl	8002b70 <HAL_GetTick>
 8003932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003936:	f7ff f91b 	bl	8002b70 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e06d      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003948:	4b29      	ldr	r3, [pc, #164]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1f0      	bne.n	8003936 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800395c:	d108      	bne.n	8003970 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800395e:	4b24      	ldr	r3, [pc, #144]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	4921      	ldr	r1, [pc, #132]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800396c:	4313      	orrs	r3, r2
 800396e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003970:	4b1f      	ldr	r3, [pc, #124]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a19      	ldr	r1, [r3, #32]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003980:	430b      	orrs	r3, r1
 8003982:	491b      	ldr	r1, [pc, #108]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003984:	4313      	orrs	r3, r2
 8003986:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003988:	4b1b      	ldr	r3, [pc, #108]	@ (80039f8 <HAL_RCC_OscConfig+0x4cc>)
 800398a:	2201      	movs	r2, #1
 800398c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398e:	f7ff f8ef 	bl	8002b70 <HAL_GetTick>
 8003992:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003994:	e008      	b.n	80039a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003996:	f7ff f8eb 	bl	8002b70 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e03d      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039a8:	4b11      	ldr	r3, [pc, #68]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f0      	beq.n	8003996 <HAL_RCC_OscConfig+0x46a>
 80039b4:	e035      	b.n	8003a22 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b6:	4b10      	ldr	r3, [pc, #64]	@ (80039f8 <HAL_RCC_OscConfig+0x4cc>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039bc:	f7ff f8d8 	bl	8002b70 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c4:	f7ff f8d4 	bl	8002b70 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e026      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039d6:	4b06      	ldr	r3, [pc, #24]	@ (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <HAL_RCC_OscConfig+0x498>
 80039e2:	e01e      	b.n	8003a22 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d107      	bne.n	80039fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e019      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
 80039f0:	40021000 	.word	0x40021000
 80039f4:	40007000 	.word	0x40007000
 80039f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039fc:	4b0b      	ldr	r3, [pc, #44]	@ (8003a2c <HAL_RCC_OscConfig+0x500>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d106      	bne.n	8003a1e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d001      	beq.n	8003a22 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e000      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3718      	adds	r7, #24
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40021000 	.word	0x40021000

08003a30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e0d0      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a44:	4b6a      	ldr	r3, [pc, #424]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d910      	bls.n	8003a74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a52:	4b67      	ldr	r3, [pc, #412]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f023 0207 	bic.w	r2, r3, #7
 8003a5a:	4965      	ldr	r1, [pc, #404]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a62:	4b63      	ldr	r3, [pc, #396]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d001      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e0b8      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d020      	beq.n	8003ac2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0304 	and.w	r3, r3, #4
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d005      	beq.n	8003a98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a8c:	4b59      	ldr	r3, [pc, #356]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	4a58      	ldr	r2, [pc, #352]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0308 	and.w	r3, r3, #8
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d005      	beq.n	8003ab0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003aa4:	4b53      	ldr	r3, [pc, #332]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	4a52      	ldr	r2, [pc, #328]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003aaa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003aae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ab0:	4b50      	ldr	r3, [pc, #320]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	494d      	ldr	r1, [pc, #308]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d040      	beq.n	8003b50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d107      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad6:	4b47      	ldr	r3, [pc, #284]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d115      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e07f      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d107      	bne.n	8003afe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aee:	4b41      	ldr	r3, [pc, #260]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d109      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e073      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003afe:	4b3d      	ldr	r3, [pc, #244]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e06b      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b0e:	4b39      	ldr	r3, [pc, #228]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f023 0203 	bic.w	r2, r3, #3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	4936      	ldr	r1, [pc, #216]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b20:	f7ff f826 	bl	8002b70 <HAL_GetTick>
 8003b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b26:	e00a      	b.n	8003b3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b28:	f7ff f822 	bl	8002b70 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e053      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f003 020c 	and.w	r2, r3, #12
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d1eb      	bne.n	8003b28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b50:	4b27      	ldr	r3, [pc, #156]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d210      	bcs.n	8003b80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b5e:	4b24      	ldr	r3, [pc, #144]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f023 0207 	bic.w	r2, r3, #7
 8003b66:	4922      	ldr	r1, [pc, #136]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b6e:	4b20      	ldr	r3, [pc, #128]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0307 	and.w	r3, r3, #7
 8003b76:	683a      	ldr	r2, [r7, #0]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d001      	beq.n	8003b80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e032      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d008      	beq.n	8003b9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b8c:	4b19      	ldr	r3, [pc, #100]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	4916      	ldr	r1, [pc, #88]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0308 	and.w	r3, r3, #8
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d009      	beq.n	8003bbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003baa:	4b12      	ldr	r3, [pc, #72]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	490e      	ldr	r1, [pc, #56]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bbe:	f000 f821 	bl	8003c04 <HAL_RCC_GetSysClockFreq>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	091b      	lsrs	r3, r3, #4
 8003bca:	f003 030f 	and.w	r3, r3, #15
 8003bce:	490a      	ldr	r1, [pc, #40]	@ (8003bf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003bd0:	5ccb      	ldrb	r3, [r1, r3]
 8003bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd6:	4a09      	ldr	r2, [pc, #36]	@ (8003bfc <HAL_RCC_ClockConfig+0x1cc>)
 8003bd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003bda:	4b09      	ldr	r3, [pc, #36]	@ (8003c00 <HAL_RCC_ClockConfig+0x1d0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fe ff84 	bl	8002aec <HAL_InitTick>

  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	40022000 	.word	0x40022000
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	08009868 	.word	0x08009868
 8003bfc:	20000018 	.word	0x20000018
 8003c00:	2000001c 	.word	0x2000001c

08003c04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60fb      	str	r3, [r7, #12]
 8003c0e:	2300      	movs	r3, #0
 8003c10:	60bb      	str	r3, [r7, #8]
 8003c12:	2300      	movs	r3, #0
 8003c14:	617b      	str	r3, [r7, #20]
 8003c16:	2300      	movs	r3, #0
 8003c18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f003 030c 	and.w	r3, r3, #12
 8003c2a:	2b04      	cmp	r3, #4
 8003c2c:	d002      	beq.n	8003c34 <HAL_RCC_GetSysClockFreq+0x30>
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d003      	beq.n	8003c3a <HAL_RCC_GetSysClockFreq+0x36>
 8003c32:	e027      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c34:	4b19      	ldr	r3, [pc, #100]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003c36:	613b      	str	r3, [r7, #16]
      break;
 8003c38:	e027      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	0c9b      	lsrs	r3, r3, #18
 8003c3e:	f003 030f 	and.w	r3, r3, #15
 8003c42:	4a17      	ldr	r2, [pc, #92]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c44:	5cd3      	ldrb	r3, [r2, r3]
 8003c46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d010      	beq.n	8003c74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c52:	4b11      	ldr	r3, [pc, #68]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	0c5b      	lsrs	r3, r3, #17
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	4a11      	ldr	r2, [pc, #68]	@ (8003ca4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c5e:	5cd3      	ldrb	r3, [r2, r3]
 8003c60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a0d      	ldr	r2, [pc, #52]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003c66:	fb03 f202 	mul.w	r2, r3, r2
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c70:	617b      	str	r3, [r7, #20]
 8003c72:	e004      	b.n	8003c7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a0c      	ldr	r2, [pc, #48]	@ (8003ca8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c78:	fb02 f303 	mul.w	r3, r2, r3
 8003c7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	613b      	str	r3, [r7, #16]
      break;
 8003c82:	e002      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c84:	4b05      	ldr	r3, [pc, #20]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003c86:	613b      	str	r3, [r7, #16]
      break;
 8003c88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c8a:	693b      	ldr	r3, [r7, #16]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	371c      	adds	r7, #28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	40021000 	.word	0x40021000
 8003c9c:	007a1200 	.word	0x007a1200
 8003ca0:	08009878 	.word	0x08009878
 8003ca4:	08009888 	.word	0x08009888
 8003ca8:	003d0900 	.word	0x003d0900

08003cac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce0 <RCC_Delay+0x34>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a0a      	ldr	r2, [pc, #40]	@ (8003ce4 <RCC_Delay+0x38>)
 8003cba:	fba2 2303 	umull	r2, r3, r2, r3
 8003cbe:	0a5b      	lsrs	r3, r3, #9
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	fb02 f303 	mul.w	r3, r2, r3
 8003cc6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cc8:	bf00      	nop
  }
  while (Delay --);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	1e5a      	subs	r2, r3, #1
 8003cce:	60fa      	str	r2, [r7, #12]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1f9      	bne.n	8003cc8 <RCC_Delay+0x1c>
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bc80      	pop	{r7}
 8003cde:	4770      	bx	lr
 8003ce0:	20000018 	.word	0x20000018
 8003ce4:	10624dd3 	.word	0x10624dd3

08003ce8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e076      	b.n	8003de8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d108      	bne.n	8003d14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d0a:	d009      	beq.n	8003d20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	61da      	str	r2, [r3, #28]
 8003d12:	e005      	b.n	8003d20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d106      	bne.n	8003d40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f7fe fd2a 	bl	8002794 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2202      	movs	r2, #2
 8003d44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d56:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003d68:	431a      	orrs	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d72:	431a      	orrs	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	431a      	orrs	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d90:	431a      	orrs	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da4:	ea42 0103 	orr.w	r1, r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dac:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	0c1a      	lsrs	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f002 0204 	and.w	r2, r2, #4
 8003dc6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	69da      	ldr	r2, [r3, #28]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dd6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3708      	adds	r7, #8
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	603b      	str	r3, [r7, #0]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e00:	f7fe feb6 	bl	8002b70 <HAL_GetTick>
 8003e04:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e06:	88fb      	ldrh	r3, [r7, #6]
 8003e08:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d001      	beq.n	8003e1a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003e16:	2302      	movs	r3, #2
 8003e18:	e12a      	b.n	8004070 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d002      	beq.n	8003e26 <HAL_SPI_Transmit+0x36>
 8003e20:	88fb      	ldrh	r3, [r7, #6]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d101      	bne.n	8003e2a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e122      	b.n	8004070 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d101      	bne.n	8003e38 <HAL_SPI_Transmit+0x48>
 8003e34:	2302      	movs	r3, #2
 8003e36:	e11b      	b.n	8004070 <HAL_SPI_Transmit+0x280>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2203      	movs	r2, #3
 8003e44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	68ba      	ldr	r2, [r7, #8]
 8003e52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	88fa      	ldrh	r2, [r7, #6]
 8003e58:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	88fa      	ldrh	r2, [r7, #6]
 8003e5e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e86:	d10f      	bne.n	8003ea8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e96:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ea6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eb2:	2b40      	cmp	r3, #64	@ 0x40
 8003eb4:	d007      	beq.n	8003ec6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ec4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ece:	d152      	bne.n	8003f76 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d002      	beq.n	8003ede <HAL_SPI_Transmit+0xee>
 8003ed8:	8b7b      	ldrh	r3, [r7, #26]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d145      	bne.n	8003f6a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee2:	881a      	ldrh	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eee:	1c9a      	adds	r2, r3, #2
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f02:	e032      	b.n	8003f6a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d112      	bne.n	8003f38 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f16:	881a      	ldrh	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f22:	1c9a      	adds	r2, r3, #2
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f36:	e018      	b.n	8003f6a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f38:	f7fe fe1a 	bl	8002b70 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d803      	bhi.n	8003f50 <HAL_SPI_Transmit+0x160>
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f4e:	d102      	bne.n	8003f56 <HAL_SPI_Transmit+0x166>
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d109      	bne.n	8003f6a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e082      	b.n	8004070 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1c7      	bne.n	8003f04 <HAL_SPI_Transmit+0x114>
 8003f74:	e053      	b.n	800401e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d002      	beq.n	8003f84 <HAL_SPI_Transmit+0x194>
 8003f7e:	8b7b      	ldrh	r3, [r7, #26]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d147      	bne.n	8004014 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	330c      	adds	r3, #12
 8003f8e:	7812      	ldrb	r2, [r2, #0]
 8003f90:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003faa:	e033      	b.n	8004014 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d113      	bne.n	8003fe2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	330c      	adds	r3, #12
 8003fc4:	7812      	ldrb	r2, [r2, #0]
 8003fc6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fcc:	1c5a      	adds	r2, r3, #1
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003fe0:	e018      	b.n	8004014 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fe2:	f7fe fdc5 	bl	8002b70 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d803      	bhi.n	8003ffa <HAL_SPI_Transmit+0x20a>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff8:	d102      	bne.n	8004000 <HAL_SPI_Transmit+0x210>
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d109      	bne.n	8004014 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e02d      	b.n	8004070 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1c6      	bne.n	8003fac <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800401e:	69fa      	ldr	r2, [r7, #28]
 8004020:	6839      	ldr	r1, [r7, #0]
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 fbd2 	bl	80047cc <SPI_EndRxTxTransaction>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d002      	beq.n	8004034 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2220      	movs	r2, #32
 8004032:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10a      	bne.n	8004052 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800403c:	2300      	movs	r3, #0
 800403e:	617b      	str	r3, [r7, #20]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	617b      	str	r3, [r7, #20]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	617b      	str	r3, [r7, #20]
 8004050:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e000      	b.n	8004070 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800406e:	2300      	movs	r3, #0
  }
}
 8004070:	4618      	mov	r0, r3
 8004072:	3720      	adds	r7, #32
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b088      	sub	sp, #32
 800407c:	af02      	add	r7, sp, #8
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	603b      	str	r3, [r7, #0]
 8004084:	4613      	mov	r3, r2
 8004086:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b01      	cmp	r3, #1
 8004092:	d001      	beq.n	8004098 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004094:	2302      	movs	r3, #2
 8004096:	e104      	b.n	80042a2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040a0:	d112      	bne.n	80040c8 <HAL_SPI_Receive+0x50>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10e      	bne.n	80040c8 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2204      	movs	r2, #4
 80040ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80040b2:	88fa      	ldrh	r2, [r7, #6]
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	4613      	mov	r3, r2
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	68b9      	ldr	r1, [r7, #8]
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 f8f3 	bl	80042aa <HAL_SPI_TransmitReceive>
 80040c4:	4603      	mov	r3, r0
 80040c6:	e0ec      	b.n	80042a2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040c8:	f7fe fd52 	bl	8002b70 <HAL_GetTick>
 80040cc:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <HAL_SPI_Receive+0x62>
 80040d4:	88fb      	ldrh	r3, [r7, #6]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e0e1      	b.n	80042a2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d101      	bne.n	80040ec <HAL_SPI_Receive+0x74>
 80040e8:	2302      	movs	r3, #2
 80040ea:	e0da      	b.n	80042a2 <HAL_SPI_Receive+0x22a>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2204      	movs	r2, #4
 80040f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	68ba      	ldr	r2, [r7, #8]
 8004106:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	88fa      	ldrh	r2, [r7, #6]
 800410c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	88fa      	ldrh	r2, [r7, #6]
 8004112:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800413a:	d10f      	bne.n	800415c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800414a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800415a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004166:	2b40      	cmp	r3, #64	@ 0x40
 8004168:	d007      	beq.n	800417a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004178:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d170      	bne.n	8004264 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004182:	e035      	b.n	80041f0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b01      	cmp	r3, #1
 8004190:	d115      	bne.n	80041be <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f103 020c 	add.w	r2, r3, #12
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419e:	7812      	ldrb	r2, [r2, #0]
 80041a0:	b2d2      	uxtb	r2, r2
 80041a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a8:	1c5a      	adds	r2, r3, #1
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	3b01      	subs	r3, #1
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041bc:	e018      	b.n	80041f0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041be:	f7fe fcd7 	bl	8002b70 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d803      	bhi.n	80041d6 <HAL_SPI_Receive+0x15e>
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d4:	d102      	bne.n	80041dc <HAL_SPI_Receive+0x164>
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d109      	bne.n	80041f0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e058      	b.n	80042a2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1c4      	bne.n	8004184 <HAL_SPI_Receive+0x10c>
 80041fa:	e038      	b.n	800426e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f003 0301 	and.w	r3, r3, #1
 8004206:	2b01      	cmp	r3, #1
 8004208:	d113      	bne.n	8004232 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68da      	ldr	r2, [r3, #12]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004214:	b292      	uxth	r2, r2
 8004216:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421c:	1c9a      	adds	r2, r3, #2
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004226:	b29b      	uxth	r3, r3
 8004228:	3b01      	subs	r3, #1
 800422a:	b29a      	uxth	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004230:	e018      	b.n	8004264 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004232:	f7fe fc9d 	bl	8002b70 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	429a      	cmp	r2, r3
 8004240:	d803      	bhi.n	800424a <HAL_SPI_Receive+0x1d2>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004248:	d102      	bne.n	8004250 <HAL_SPI_Receive+0x1d8>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d109      	bne.n	8004264 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e01e      	b.n	80042a2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004268:	b29b      	uxth	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1c6      	bne.n	80041fc <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	6839      	ldr	r1, [r7, #0]
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	f000 fa58 	bl	8004728 <SPI_EndRxTransaction>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d002      	beq.n	8004284 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2220      	movs	r2, #32
 8004282:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004298:	2b00      	cmp	r3, #0
 800429a:	d001      	beq.n	80042a0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e000      	b.n	80042a2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80042a0:	2300      	movs	r3, #0
  }
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3718      	adds	r7, #24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b08a      	sub	sp, #40	@ 0x28
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	60f8      	str	r0, [r7, #12]
 80042b2:	60b9      	str	r1, [r7, #8]
 80042b4:	607a      	str	r2, [r7, #4]
 80042b6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80042b8:	2301      	movs	r3, #1
 80042ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042bc:	f7fe fc58 	bl	8002b70 <HAL_GetTick>
 80042c0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042c8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80042d0:	887b      	ldrh	r3, [r7, #2]
 80042d2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80042d4:	7ffb      	ldrb	r3, [r7, #31]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d00c      	beq.n	80042f4 <HAL_SPI_TransmitReceive+0x4a>
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042e0:	d106      	bne.n	80042f0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d102      	bne.n	80042f0 <HAL_SPI_TransmitReceive+0x46>
 80042ea:	7ffb      	ldrb	r3, [r7, #31]
 80042ec:	2b04      	cmp	r3, #4
 80042ee:	d001      	beq.n	80042f4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80042f0:	2302      	movs	r3, #2
 80042f2:	e17f      	b.n	80045f4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d005      	beq.n	8004306 <HAL_SPI_TransmitReceive+0x5c>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <HAL_SPI_TransmitReceive+0x5c>
 8004300:	887b      	ldrh	r3, [r7, #2]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e174      	b.n	80045f4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004310:	2b01      	cmp	r3, #1
 8004312:	d101      	bne.n	8004318 <HAL_SPI_TransmitReceive+0x6e>
 8004314:	2302      	movs	r3, #2
 8004316:	e16d      	b.n	80045f4 <HAL_SPI_TransmitReceive+0x34a>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b04      	cmp	r3, #4
 800432a:	d003      	beq.n	8004334 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2205      	movs	r2, #5
 8004330:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	887a      	ldrh	r2, [r7, #2]
 8004344:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	887a      	ldrh	r2, [r7, #2]
 800434a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	68ba      	ldr	r2, [r7, #8]
 8004350:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	887a      	ldrh	r2, [r7, #2]
 8004356:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	887a      	ldrh	r2, [r7, #2]
 800435c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004374:	2b40      	cmp	r3, #64	@ 0x40
 8004376:	d007      	beq.n	8004388 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004386:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004390:	d17e      	bne.n	8004490 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <HAL_SPI_TransmitReceive+0xf6>
 800439a:	8afb      	ldrh	r3, [r7, #22]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d16c      	bne.n	800447a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a4:	881a      	ldrh	r2, [r3, #0]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b0:	1c9a      	adds	r2, r3, #2
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	3b01      	subs	r3, #1
 80043be:	b29a      	uxth	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043c4:	e059      	b.n	800447a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 0302 	and.w	r3, r3, #2
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d11b      	bne.n	800440c <HAL_SPI_TransmitReceive+0x162>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043d8:	b29b      	uxth	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d016      	beq.n	800440c <HAL_SPI_TransmitReceive+0x162>
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d113      	bne.n	800440c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e8:	881a      	ldrh	r2, [r3, #0]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f4:	1c9a      	adds	r2, r3, #2
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043fe:	b29b      	uxth	r3, r3
 8004400:	3b01      	subs	r3, #1
 8004402:	b29a      	uxth	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004408:	2300      	movs	r3, #0
 800440a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b01      	cmp	r3, #1
 8004418:	d119      	bne.n	800444e <HAL_SPI_TransmitReceive+0x1a4>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800441e:	b29b      	uxth	r3, r3
 8004420:	2b00      	cmp	r3, #0
 8004422:	d014      	beq.n	800444e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68da      	ldr	r2, [r3, #12]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800442e:	b292      	uxth	r2, r2
 8004430:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004436:	1c9a      	adds	r2, r3, #2
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004440:	b29b      	uxth	r3, r3
 8004442:	3b01      	subs	r3, #1
 8004444:	b29a      	uxth	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800444a:	2301      	movs	r3, #1
 800444c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800444e:	f7fe fb8f 	bl	8002b70 <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800445a:	429a      	cmp	r2, r3
 800445c:	d80d      	bhi.n	800447a <HAL_SPI_TransmitReceive+0x1d0>
 800445e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004464:	d009      	beq.n	800447a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e0bc      	b.n	80045f4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800447e:	b29b      	uxth	r3, r3
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1a0      	bne.n	80043c6 <HAL_SPI_TransmitReceive+0x11c>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004488:	b29b      	uxth	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d19b      	bne.n	80043c6 <HAL_SPI_TransmitReceive+0x11c>
 800448e:	e082      	b.n	8004596 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d002      	beq.n	800449e <HAL_SPI_TransmitReceive+0x1f4>
 8004498:	8afb      	ldrh	r3, [r7, #22]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d171      	bne.n	8004582 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	330c      	adds	r3, #12
 80044a8:	7812      	ldrb	r2, [r2, #0]
 80044aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b0:	1c5a      	adds	r2, r3, #1
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	3b01      	subs	r3, #1
 80044be:	b29a      	uxth	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044c4:	e05d      	b.n	8004582 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d11c      	bne.n	800450e <HAL_SPI_TransmitReceive+0x264>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044d8:	b29b      	uxth	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d017      	beq.n	800450e <HAL_SPI_TransmitReceive+0x264>
 80044de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d114      	bne.n	800450e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	330c      	adds	r3, #12
 80044ee:	7812      	ldrb	r2, [r2, #0]
 80044f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f6:	1c5a      	adds	r2, r3, #1
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004500:	b29b      	uxth	r3, r3
 8004502:	3b01      	subs	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800450a:	2300      	movs	r3, #0
 800450c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b01      	cmp	r3, #1
 800451a:	d119      	bne.n	8004550 <HAL_SPI_TransmitReceive+0x2a6>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004520:	b29b      	uxth	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d014      	beq.n	8004550 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68da      	ldr	r2, [r3, #12]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004530:	b2d2      	uxtb	r2, r2
 8004532:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004542:	b29b      	uxth	r3, r3
 8004544:	3b01      	subs	r3, #1
 8004546:	b29a      	uxth	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800454c:	2301      	movs	r3, #1
 800454e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004550:	f7fe fb0e 	bl	8002b70 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	6a3b      	ldr	r3, [r7, #32]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800455c:	429a      	cmp	r2, r3
 800455e:	d803      	bhi.n	8004568 <HAL_SPI_TransmitReceive+0x2be>
 8004560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004566:	d102      	bne.n	800456e <HAL_SPI_TransmitReceive+0x2c4>
 8004568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800456a:	2b00      	cmp	r3, #0
 800456c:	d109      	bne.n	8004582 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e038      	b.n	80045f4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004586:	b29b      	uxth	r3, r3
 8004588:	2b00      	cmp	r3, #0
 800458a:	d19c      	bne.n	80044c6 <HAL_SPI_TransmitReceive+0x21c>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d197      	bne.n	80044c6 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004596:	6a3a      	ldr	r2, [r7, #32]
 8004598:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f000 f916 	bl	80047cc <SPI_EndRxTxTransaction>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d008      	beq.n	80045b8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2220      	movs	r2, #32
 80045aa:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e01d      	b.n	80045f4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10a      	bne.n	80045d6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045c0:	2300      	movs	r3, #0
 80045c2:	613b      	str	r3, [r7, #16]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	613b      	str	r3, [r7, #16]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	613b      	str	r3, [r7, #16]
 80045d4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2201      	movs	r2, #1
 80045da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e000      	b.n	80045f4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80045f2:	2300      	movs	r3, #0
  }
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3728      	adds	r7, #40	@ 0x28
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800460a:	b2db      	uxtb	r3, r3
}
 800460c:	4618      	mov	r0, r3
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	bc80      	pop	{r7}
 8004614:	4770      	bx	lr
	...

08004618 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b088      	sub	sp, #32
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	603b      	str	r3, [r7, #0]
 8004624:	4613      	mov	r3, r2
 8004626:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004628:	f7fe faa2 	bl	8002b70 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004630:	1a9b      	subs	r3, r3, r2
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	4413      	add	r3, r2
 8004636:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004638:	f7fe fa9a 	bl	8002b70 <HAL_GetTick>
 800463c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800463e:	4b39      	ldr	r3, [pc, #228]	@ (8004724 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	015b      	lsls	r3, r3, #5
 8004644:	0d1b      	lsrs	r3, r3, #20
 8004646:	69fa      	ldr	r2, [r7, #28]
 8004648:	fb02 f303 	mul.w	r3, r2, r3
 800464c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800464e:	e054      	b.n	80046fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004656:	d050      	beq.n	80046fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004658:	f7fe fa8a 	bl	8002b70 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	69fa      	ldr	r2, [r7, #28]
 8004664:	429a      	cmp	r2, r3
 8004666:	d902      	bls.n	800466e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d13d      	bne.n	80046ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	685a      	ldr	r2, [r3, #4]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800467c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004686:	d111      	bne.n	80046ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004690:	d004      	beq.n	800469c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800469a:	d107      	bne.n	80046ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046b4:	d10f      	bne.n	80046d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e017      	b.n	800471a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d101      	bne.n	80046f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80046f0:	2300      	movs	r3, #0
 80046f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	3b01      	subs	r3, #1
 80046f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	689a      	ldr	r2, [r3, #8]
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	4013      	ands	r3, r2
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	429a      	cmp	r2, r3
 8004708:	bf0c      	ite	eq
 800470a:	2301      	moveq	r3, #1
 800470c:	2300      	movne	r3, #0
 800470e:	b2db      	uxtb	r3, r3
 8004710:	461a      	mov	r2, r3
 8004712:	79fb      	ldrb	r3, [r7, #7]
 8004714:	429a      	cmp	r2, r3
 8004716:	d19b      	bne.n	8004650 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3720      	adds	r7, #32
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	20000018 	.word	0x20000018

08004728 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af02      	add	r7, sp, #8
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800473c:	d111      	bne.n	8004762 <SPI_EndRxTransaction+0x3a>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004746:	d004      	beq.n	8004752 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004750:	d107      	bne.n	8004762 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004760:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800476a:	d117      	bne.n	800479c <SPI_EndRxTransaction+0x74>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004774:	d112      	bne.n	800479c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2200      	movs	r2, #0
 800477e:	2101      	movs	r1, #1
 8004780:	68f8      	ldr	r0, [r7, #12]
 8004782:	f7ff ff49 	bl	8004618 <SPI_WaitFlagStateUntilTimeout>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d01a      	beq.n	80047c2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004790:	f043 0220 	orr.w	r2, r3, #32
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e013      	b.n	80047c4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2200      	movs	r2, #0
 80047a4:	2180      	movs	r1, #128	@ 0x80
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f7ff ff36 	bl	8004618 <SPI_WaitFlagStateUntilTimeout>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d007      	beq.n	80047c2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b6:	f043 0220 	orr.w	r2, r3, #32
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e000      	b.n	80047c4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af02      	add	r7, sp, #8
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	9300      	str	r3, [sp, #0]
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2201      	movs	r2, #1
 80047e0:	2102      	movs	r1, #2
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f7ff ff18 	bl	8004618 <SPI_WaitFlagStateUntilTimeout>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d007      	beq.n	80047fe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f2:	f043 0220 	orr.w	r2, r3, #32
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e013      	b.n	8004826 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	9300      	str	r3, [sp, #0]
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2200      	movs	r2, #0
 8004806:	2180      	movs	r1, #128	@ 0x80
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f7ff ff05 	bl	8004618 <SPI_WaitFlagStateUntilTimeout>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d007      	beq.n	8004824 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004818:	f043 0220 	orr.w	r2, r3, #32
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e000      	b.n	8004826 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <__cvt>:
 800482e:	2b00      	cmp	r3, #0
 8004830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004834:	461d      	mov	r5, r3
 8004836:	bfbb      	ittet	lt
 8004838:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800483c:	461d      	movlt	r5, r3
 800483e:	2300      	movge	r3, #0
 8004840:	232d      	movlt	r3, #45	@ 0x2d
 8004842:	b088      	sub	sp, #32
 8004844:	4614      	mov	r4, r2
 8004846:	bfb8      	it	lt
 8004848:	4614      	movlt	r4, r2
 800484a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800484c:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800484e:	7013      	strb	r3, [r2, #0]
 8004850:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004852:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004856:	f023 0820 	bic.w	r8, r3, #32
 800485a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800485e:	d005      	beq.n	800486c <__cvt+0x3e>
 8004860:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004864:	d100      	bne.n	8004868 <__cvt+0x3a>
 8004866:	3601      	adds	r6, #1
 8004868:	2302      	movs	r3, #2
 800486a:	e000      	b.n	800486e <__cvt+0x40>
 800486c:	2303      	movs	r3, #3
 800486e:	aa07      	add	r2, sp, #28
 8004870:	9204      	str	r2, [sp, #16]
 8004872:	aa06      	add	r2, sp, #24
 8004874:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004878:	e9cd 3600 	strd	r3, r6, [sp]
 800487c:	4622      	mov	r2, r4
 800487e:	462b      	mov	r3, r5
 8004880:	f001 f8ee 	bl	8005a60 <_dtoa_r>
 8004884:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004888:	4607      	mov	r7, r0
 800488a:	d119      	bne.n	80048c0 <__cvt+0x92>
 800488c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800488e:	07db      	lsls	r3, r3, #31
 8004890:	d50e      	bpl.n	80048b0 <__cvt+0x82>
 8004892:	eb00 0906 	add.w	r9, r0, r6
 8004896:	2200      	movs	r2, #0
 8004898:	2300      	movs	r3, #0
 800489a:	4620      	mov	r0, r4
 800489c:	4629      	mov	r1, r5
 800489e:	f7fc f883 	bl	80009a8 <__aeabi_dcmpeq>
 80048a2:	b108      	cbz	r0, 80048a8 <__cvt+0x7a>
 80048a4:	f8cd 901c 	str.w	r9, [sp, #28]
 80048a8:	2230      	movs	r2, #48	@ 0x30
 80048aa:	9b07      	ldr	r3, [sp, #28]
 80048ac:	454b      	cmp	r3, r9
 80048ae:	d31e      	bcc.n	80048ee <__cvt+0xc0>
 80048b0:	4638      	mov	r0, r7
 80048b2:	9b07      	ldr	r3, [sp, #28]
 80048b4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80048b6:	1bdb      	subs	r3, r3, r7
 80048b8:	6013      	str	r3, [r2, #0]
 80048ba:	b008      	add	sp, #32
 80048bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80048c4:	eb00 0906 	add.w	r9, r0, r6
 80048c8:	d1e5      	bne.n	8004896 <__cvt+0x68>
 80048ca:	7803      	ldrb	r3, [r0, #0]
 80048cc:	2b30      	cmp	r3, #48	@ 0x30
 80048ce:	d10a      	bne.n	80048e6 <__cvt+0xb8>
 80048d0:	2200      	movs	r2, #0
 80048d2:	2300      	movs	r3, #0
 80048d4:	4620      	mov	r0, r4
 80048d6:	4629      	mov	r1, r5
 80048d8:	f7fc f866 	bl	80009a8 <__aeabi_dcmpeq>
 80048dc:	b918      	cbnz	r0, 80048e6 <__cvt+0xb8>
 80048de:	f1c6 0601 	rsb	r6, r6, #1
 80048e2:	f8ca 6000 	str.w	r6, [sl]
 80048e6:	f8da 3000 	ldr.w	r3, [sl]
 80048ea:	4499      	add	r9, r3
 80048ec:	e7d3      	b.n	8004896 <__cvt+0x68>
 80048ee:	1c59      	adds	r1, r3, #1
 80048f0:	9107      	str	r1, [sp, #28]
 80048f2:	701a      	strb	r2, [r3, #0]
 80048f4:	e7d9      	b.n	80048aa <__cvt+0x7c>

080048f6 <__exponent>:
 80048f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048f8:	2900      	cmp	r1, #0
 80048fa:	bfb6      	itet	lt
 80048fc:	232d      	movlt	r3, #45	@ 0x2d
 80048fe:	232b      	movge	r3, #43	@ 0x2b
 8004900:	4249      	neglt	r1, r1
 8004902:	2909      	cmp	r1, #9
 8004904:	7002      	strb	r2, [r0, #0]
 8004906:	7043      	strb	r3, [r0, #1]
 8004908:	dd29      	ble.n	800495e <__exponent+0x68>
 800490a:	f10d 0307 	add.w	r3, sp, #7
 800490e:	461d      	mov	r5, r3
 8004910:	270a      	movs	r7, #10
 8004912:	fbb1 f6f7 	udiv	r6, r1, r7
 8004916:	461a      	mov	r2, r3
 8004918:	fb07 1416 	mls	r4, r7, r6, r1
 800491c:	3430      	adds	r4, #48	@ 0x30
 800491e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004922:	460c      	mov	r4, r1
 8004924:	2c63      	cmp	r4, #99	@ 0x63
 8004926:	4631      	mov	r1, r6
 8004928:	f103 33ff 	add.w	r3, r3, #4294967295
 800492c:	dcf1      	bgt.n	8004912 <__exponent+0x1c>
 800492e:	3130      	adds	r1, #48	@ 0x30
 8004930:	1e94      	subs	r4, r2, #2
 8004932:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004936:	4623      	mov	r3, r4
 8004938:	1c41      	adds	r1, r0, #1
 800493a:	42ab      	cmp	r3, r5
 800493c:	d30a      	bcc.n	8004954 <__exponent+0x5e>
 800493e:	f10d 0309 	add.w	r3, sp, #9
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	42ac      	cmp	r4, r5
 8004946:	bf88      	it	hi
 8004948:	2300      	movhi	r3, #0
 800494a:	3302      	adds	r3, #2
 800494c:	4403      	add	r3, r0
 800494e:	1a18      	subs	r0, r3, r0
 8004950:	b003      	add	sp, #12
 8004952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004954:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004958:	f801 6f01 	strb.w	r6, [r1, #1]!
 800495c:	e7ed      	b.n	800493a <__exponent+0x44>
 800495e:	2330      	movs	r3, #48	@ 0x30
 8004960:	3130      	adds	r1, #48	@ 0x30
 8004962:	7083      	strb	r3, [r0, #2]
 8004964:	70c1      	strb	r1, [r0, #3]
 8004966:	1d03      	adds	r3, r0, #4
 8004968:	e7f1      	b.n	800494e <__exponent+0x58>
	...

0800496c <_printf_float>:
 800496c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004970:	b091      	sub	sp, #68	@ 0x44
 8004972:	460c      	mov	r4, r1
 8004974:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004978:	4616      	mov	r6, r2
 800497a:	461f      	mov	r7, r3
 800497c:	4605      	mov	r5, r0
 800497e:	f000 ff4f 	bl	8005820 <_localeconv_r>
 8004982:	6803      	ldr	r3, [r0, #0]
 8004984:	4618      	mov	r0, r3
 8004986:	9308      	str	r3, [sp, #32]
 8004988:	f7fb fbe2 	bl	8000150 <strlen>
 800498c:	2300      	movs	r3, #0
 800498e:	930e      	str	r3, [sp, #56]	@ 0x38
 8004990:	f8d8 3000 	ldr.w	r3, [r8]
 8004994:	9009      	str	r0, [sp, #36]	@ 0x24
 8004996:	3307      	adds	r3, #7
 8004998:	f023 0307 	bic.w	r3, r3, #7
 800499c:	f103 0208 	add.w	r2, r3, #8
 80049a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80049a4:	f8d4 b000 	ldr.w	fp, [r4]
 80049a8:	f8c8 2000 	str.w	r2, [r8]
 80049ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80049b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80049b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80049b6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80049ba:	f04f 32ff 	mov.w	r2, #4294967295
 80049be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80049c2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80049c6:	4b9c      	ldr	r3, [pc, #624]	@ (8004c38 <_printf_float+0x2cc>)
 80049c8:	f7fc f820 	bl	8000a0c <__aeabi_dcmpun>
 80049cc:	bb70      	cbnz	r0, 8004a2c <_printf_float+0xc0>
 80049ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80049d2:	f04f 32ff 	mov.w	r2, #4294967295
 80049d6:	4b98      	ldr	r3, [pc, #608]	@ (8004c38 <_printf_float+0x2cc>)
 80049d8:	f7fb fffa 	bl	80009d0 <__aeabi_dcmple>
 80049dc:	bb30      	cbnz	r0, 8004a2c <_printf_float+0xc0>
 80049de:	2200      	movs	r2, #0
 80049e0:	2300      	movs	r3, #0
 80049e2:	4640      	mov	r0, r8
 80049e4:	4649      	mov	r1, r9
 80049e6:	f7fb ffe9 	bl	80009bc <__aeabi_dcmplt>
 80049ea:	b110      	cbz	r0, 80049f2 <_printf_float+0x86>
 80049ec:	232d      	movs	r3, #45	@ 0x2d
 80049ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049f2:	4a92      	ldr	r2, [pc, #584]	@ (8004c3c <_printf_float+0x2d0>)
 80049f4:	4b92      	ldr	r3, [pc, #584]	@ (8004c40 <_printf_float+0x2d4>)
 80049f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80049fa:	bf8c      	ite	hi
 80049fc:	4690      	movhi	r8, r2
 80049fe:	4698      	movls	r8, r3
 8004a00:	2303      	movs	r3, #3
 8004a02:	f04f 0900 	mov.w	r9, #0
 8004a06:	6123      	str	r3, [r4, #16]
 8004a08:	f02b 0304 	bic.w	r3, fp, #4
 8004a0c:	6023      	str	r3, [r4, #0]
 8004a0e:	4633      	mov	r3, r6
 8004a10:	4621      	mov	r1, r4
 8004a12:	4628      	mov	r0, r5
 8004a14:	9700      	str	r7, [sp, #0]
 8004a16:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004a18:	f000 f9d4 	bl	8004dc4 <_printf_common>
 8004a1c:	3001      	adds	r0, #1
 8004a1e:	f040 8090 	bne.w	8004b42 <_printf_float+0x1d6>
 8004a22:	f04f 30ff 	mov.w	r0, #4294967295
 8004a26:	b011      	add	sp, #68	@ 0x44
 8004a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a2c:	4642      	mov	r2, r8
 8004a2e:	464b      	mov	r3, r9
 8004a30:	4640      	mov	r0, r8
 8004a32:	4649      	mov	r1, r9
 8004a34:	f7fb ffea 	bl	8000a0c <__aeabi_dcmpun>
 8004a38:	b148      	cbz	r0, 8004a4e <_printf_float+0xe2>
 8004a3a:	464b      	mov	r3, r9
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	bfb8      	it	lt
 8004a40:	232d      	movlt	r3, #45	@ 0x2d
 8004a42:	4a80      	ldr	r2, [pc, #512]	@ (8004c44 <_printf_float+0x2d8>)
 8004a44:	bfb8      	it	lt
 8004a46:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004a4a:	4b7f      	ldr	r3, [pc, #508]	@ (8004c48 <_printf_float+0x2dc>)
 8004a4c:	e7d3      	b.n	80049f6 <_printf_float+0x8a>
 8004a4e:	6863      	ldr	r3, [r4, #4]
 8004a50:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	d13f      	bne.n	8004ad8 <_printf_float+0x16c>
 8004a58:	2306      	movs	r3, #6
 8004a5a:	6063      	str	r3, [r4, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004a62:	6023      	str	r3, [r4, #0]
 8004a64:	9206      	str	r2, [sp, #24]
 8004a66:	aa0e      	add	r2, sp, #56	@ 0x38
 8004a68:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004a6c:	aa0d      	add	r2, sp, #52	@ 0x34
 8004a6e:	9203      	str	r2, [sp, #12]
 8004a70:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004a74:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004a78:	6863      	ldr	r3, [r4, #4]
 8004a7a:	4642      	mov	r2, r8
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	4628      	mov	r0, r5
 8004a80:	464b      	mov	r3, r9
 8004a82:	910a      	str	r1, [sp, #40]	@ 0x28
 8004a84:	f7ff fed3 	bl	800482e <__cvt>
 8004a88:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004a8a:	4680      	mov	r8, r0
 8004a8c:	2947      	cmp	r1, #71	@ 0x47
 8004a8e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004a90:	d128      	bne.n	8004ae4 <_printf_float+0x178>
 8004a92:	1cc8      	adds	r0, r1, #3
 8004a94:	db02      	blt.n	8004a9c <_printf_float+0x130>
 8004a96:	6863      	ldr	r3, [r4, #4]
 8004a98:	4299      	cmp	r1, r3
 8004a9a:	dd40      	ble.n	8004b1e <_printf_float+0x1b2>
 8004a9c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004aa0:	fa5f fa8a 	uxtb.w	sl, sl
 8004aa4:	4652      	mov	r2, sl
 8004aa6:	3901      	subs	r1, #1
 8004aa8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004aac:	910d      	str	r1, [sp, #52]	@ 0x34
 8004aae:	f7ff ff22 	bl	80048f6 <__exponent>
 8004ab2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ab4:	4681      	mov	r9, r0
 8004ab6:	1813      	adds	r3, r2, r0
 8004ab8:	2a01      	cmp	r2, #1
 8004aba:	6123      	str	r3, [r4, #16]
 8004abc:	dc02      	bgt.n	8004ac4 <_printf_float+0x158>
 8004abe:	6822      	ldr	r2, [r4, #0]
 8004ac0:	07d2      	lsls	r2, r2, #31
 8004ac2:	d501      	bpl.n	8004ac8 <_printf_float+0x15c>
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	6123      	str	r3, [r4, #16]
 8004ac8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d09e      	beq.n	8004a0e <_printf_float+0xa2>
 8004ad0:	232d      	movs	r3, #45	@ 0x2d
 8004ad2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ad6:	e79a      	b.n	8004a0e <_printf_float+0xa2>
 8004ad8:	2947      	cmp	r1, #71	@ 0x47
 8004ada:	d1bf      	bne.n	8004a5c <_printf_float+0xf0>
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1bd      	bne.n	8004a5c <_printf_float+0xf0>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e7ba      	b.n	8004a5a <_printf_float+0xee>
 8004ae4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004ae8:	d9dc      	bls.n	8004aa4 <_printf_float+0x138>
 8004aea:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004aee:	d118      	bne.n	8004b22 <_printf_float+0x1b6>
 8004af0:	2900      	cmp	r1, #0
 8004af2:	6863      	ldr	r3, [r4, #4]
 8004af4:	dd0b      	ble.n	8004b0e <_printf_float+0x1a2>
 8004af6:	6121      	str	r1, [r4, #16]
 8004af8:	b913      	cbnz	r3, 8004b00 <_printf_float+0x194>
 8004afa:	6822      	ldr	r2, [r4, #0]
 8004afc:	07d0      	lsls	r0, r2, #31
 8004afe:	d502      	bpl.n	8004b06 <_printf_float+0x19a>
 8004b00:	3301      	adds	r3, #1
 8004b02:	440b      	add	r3, r1
 8004b04:	6123      	str	r3, [r4, #16]
 8004b06:	f04f 0900 	mov.w	r9, #0
 8004b0a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004b0c:	e7dc      	b.n	8004ac8 <_printf_float+0x15c>
 8004b0e:	b913      	cbnz	r3, 8004b16 <_printf_float+0x1aa>
 8004b10:	6822      	ldr	r2, [r4, #0]
 8004b12:	07d2      	lsls	r2, r2, #31
 8004b14:	d501      	bpl.n	8004b1a <_printf_float+0x1ae>
 8004b16:	3302      	adds	r3, #2
 8004b18:	e7f4      	b.n	8004b04 <_printf_float+0x198>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e7f2      	b.n	8004b04 <_printf_float+0x198>
 8004b1e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004b22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004b24:	4299      	cmp	r1, r3
 8004b26:	db05      	blt.n	8004b34 <_printf_float+0x1c8>
 8004b28:	6823      	ldr	r3, [r4, #0]
 8004b2a:	6121      	str	r1, [r4, #16]
 8004b2c:	07d8      	lsls	r0, r3, #31
 8004b2e:	d5ea      	bpl.n	8004b06 <_printf_float+0x19a>
 8004b30:	1c4b      	adds	r3, r1, #1
 8004b32:	e7e7      	b.n	8004b04 <_printf_float+0x198>
 8004b34:	2900      	cmp	r1, #0
 8004b36:	bfcc      	ite	gt
 8004b38:	2201      	movgt	r2, #1
 8004b3a:	f1c1 0202 	rsble	r2, r1, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	e7e0      	b.n	8004b04 <_printf_float+0x198>
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	055a      	lsls	r2, r3, #21
 8004b46:	d407      	bmi.n	8004b58 <_printf_float+0x1ec>
 8004b48:	6923      	ldr	r3, [r4, #16]
 8004b4a:	4642      	mov	r2, r8
 8004b4c:	4631      	mov	r1, r6
 8004b4e:	4628      	mov	r0, r5
 8004b50:	47b8      	blx	r7
 8004b52:	3001      	adds	r0, #1
 8004b54:	d12b      	bne.n	8004bae <_printf_float+0x242>
 8004b56:	e764      	b.n	8004a22 <_printf_float+0xb6>
 8004b58:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004b5c:	f240 80dc 	bls.w	8004d18 <_printf_float+0x3ac>
 8004b60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004b64:	2200      	movs	r2, #0
 8004b66:	2300      	movs	r3, #0
 8004b68:	f7fb ff1e 	bl	80009a8 <__aeabi_dcmpeq>
 8004b6c:	2800      	cmp	r0, #0
 8004b6e:	d033      	beq.n	8004bd8 <_printf_float+0x26c>
 8004b70:	2301      	movs	r3, #1
 8004b72:	4631      	mov	r1, r6
 8004b74:	4628      	mov	r0, r5
 8004b76:	4a35      	ldr	r2, [pc, #212]	@ (8004c4c <_printf_float+0x2e0>)
 8004b78:	47b8      	blx	r7
 8004b7a:	3001      	adds	r0, #1
 8004b7c:	f43f af51 	beq.w	8004a22 <_printf_float+0xb6>
 8004b80:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004b84:	4543      	cmp	r3, r8
 8004b86:	db02      	blt.n	8004b8e <_printf_float+0x222>
 8004b88:	6823      	ldr	r3, [r4, #0]
 8004b8a:	07d8      	lsls	r0, r3, #31
 8004b8c:	d50f      	bpl.n	8004bae <_printf_float+0x242>
 8004b8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b92:	4631      	mov	r1, r6
 8004b94:	4628      	mov	r0, r5
 8004b96:	47b8      	blx	r7
 8004b98:	3001      	adds	r0, #1
 8004b9a:	f43f af42 	beq.w	8004a22 <_printf_float+0xb6>
 8004b9e:	f04f 0900 	mov.w	r9, #0
 8004ba2:	f108 38ff 	add.w	r8, r8, #4294967295
 8004ba6:	f104 0a1a 	add.w	sl, r4, #26
 8004baa:	45c8      	cmp	r8, r9
 8004bac:	dc09      	bgt.n	8004bc2 <_printf_float+0x256>
 8004bae:	6823      	ldr	r3, [r4, #0]
 8004bb0:	079b      	lsls	r3, r3, #30
 8004bb2:	f100 8102 	bmi.w	8004dba <_printf_float+0x44e>
 8004bb6:	68e0      	ldr	r0, [r4, #12]
 8004bb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004bba:	4298      	cmp	r0, r3
 8004bbc:	bfb8      	it	lt
 8004bbe:	4618      	movlt	r0, r3
 8004bc0:	e731      	b.n	8004a26 <_printf_float+0xba>
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	4652      	mov	r2, sl
 8004bc6:	4631      	mov	r1, r6
 8004bc8:	4628      	mov	r0, r5
 8004bca:	47b8      	blx	r7
 8004bcc:	3001      	adds	r0, #1
 8004bce:	f43f af28 	beq.w	8004a22 <_printf_float+0xb6>
 8004bd2:	f109 0901 	add.w	r9, r9, #1
 8004bd6:	e7e8      	b.n	8004baa <_printf_float+0x23e>
 8004bd8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	dc38      	bgt.n	8004c50 <_printf_float+0x2e4>
 8004bde:	2301      	movs	r3, #1
 8004be0:	4631      	mov	r1, r6
 8004be2:	4628      	mov	r0, r5
 8004be4:	4a19      	ldr	r2, [pc, #100]	@ (8004c4c <_printf_float+0x2e0>)
 8004be6:	47b8      	blx	r7
 8004be8:	3001      	adds	r0, #1
 8004bea:	f43f af1a 	beq.w	8004a22 <_printf_float+0xb6>
 8004bee:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004bf2:	ea59 0303 	orrs.w	r3, r9, r3
 8004bf6:	d102      	bne.n	8004bfe <_printf_float+0x292>
 8004bf8:	6823      	ldr	r3, [r4, #0]
 8004bfa:	07d9      	lsls	r1, r3, #31
 8004bfc:	d5d7      	bpl.n	8004bae <_printf_float+0x242>
 8004bfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c02:	4631      	mov	r1, r6
 8004c04:	4628      	mov	r0, r5
 8004c06:	47b8      	blx	r7
 8004c08:	3001      	adds	r0, #1
 8004c0a:	f43f af0a 	beq.w	8004a22 <_printf_float+0xb6>
 8004c0e:	f04f 0a00 	mov.w	sl, #0
 8004c12:	f104 0b1a 	add.w	fp, r4, #26
 8004c16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c18:	425b      	negs	r3, r3
 8004c1a:	4553      	cmp	r3, sl
 8004c1c:	dc01      	bgt.n	8004c22 <_printf_float+0x2b6>
 8004c1e:	464b      	mov	r3, r9
 8004c20:	e793      	b.n	8004b4a <_printf_float+0x1de>
 8004c22:	2301      	movs	r3, #1
 8004c24:	465a      	mov	r2, fp
 8004c26:	4631      	mov	r1, r6
 8004c28:	4628      	mov	r0, r5
 8004c2a:	47b8      	blx	r7
 8004c2c:	3001      	adds	r0, #1
 8004c2e:	f43f aef8 	beq.w	8004a22 <_printf_float+0xb6>
 8004c32:	f10a 0a01 	add.w	sl, sl, #1
 8004c36:	e7ee      	b.n	8004c16 <_printf_float+0x2aa>
 8004c38:	7fefffff 	.word	0x7fefffff
 8004c3c:	0800988e 	.word	0x0800988e
 8004c40:	0800988a 	.word	0x0800988a
 8004c44:	08009896 	.word	0x08009896
 8004c48:	08009892 	.word	0x08009892
 8004c4c:	080099d0 	.word	0x080099d0
 8004c50:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004c52:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004c56:	4553      	cmp	r3, sl
 8004c58:	bfa8      	it	ge
 8004c5a:	4653      	movge	r3, sl
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	4699      	mov	r9, r3
 8004c60:	dc36      	bgt.n	8004cd0 <_printf_float+0x364>
 8004c62:	f04f 0b00 	mov.w	fp, #0
 8004c66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c6a:	f104 021a 	add.w	r2, r4, #26
 8004c6e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004c70:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c72:	eba3 0309 	sub.w	r3, r3, r9
 8004c76:	455b      	cmp	r3, fp
 8004c78:	dc31      	bgt.n	8004cde <_printf_float+0x372>
 8004c7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c7c:	459a      	cmp	sl, r3
 8004c7e:	dc3a      	bgt.n	8004cf6 <_printf_float+0x38a>
 8004c80:	6823      	ldr	r3, [r4, #0]
 8004c82:	07da      	lsls	r2, r3, #31
 8004c84:	d437      	bmi.n	8004cf6 <_printf_float+0x38a>
 8004c86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c88:	ebaa 0903 	sub.w	r9, sl, r3
 8004c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c8e:	ebaa 0303 	sub.w	r3, sl, r3
 8004c92:	4599      	cmp	r9, r3
 8004c94:	bfa8      	it	ge
 8004c96:	4699      	movge	r9, r3
 8004c98:	f1b9 0f00 	cmp.w	r9, #0
 8004c9c:	dc33      	bgt.n	8004d06 <_printf_float+0x39a>
 8004c9e:	f04f 0800 	mov.w	r8, #0
 8004ca2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ca6:	f104 0b1a 	add.w	fp, r4, #26
 8004caa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004cac:	ebaa 0303 	sub.w	r3, sl, r3
 8004cb0:	eba3 0309 	sub.w	r3, r3, r9
 8004cb4:	4543      	cmp	r3, r8
 8004cb6:	f77f af7a 	ble.w	8004bae <_printf_float+0x242>
 8004cba:	2301      	movs	r3, #1
 8004cbc:	465a      	mov	r2, fp
 8004cbe:	4631      	mov	r1, r6
 8004cc0:	4628      	mov	r0, r5
 8004cc2:	47b8      	blx	r7
 8004cc4:	3001      	adds	r0, #1
 8004cc6:	f43f aeac 	beq.w	8004a22 <_printf_float+0xb6>
 8004cca:	f108 0801 	add.w	r8, r8, #1
 8004cce:	e7ec      	b.n	8004caa <_printf_float+0x33e>
 8004cd0:	4642      	mov	r2, r8
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	47b8      	blx	r7
 8004cd8:	3001      	adds	r0, #1
 8004cda:	d1c2      	bne.n	8004c62 <_printf_float+0x2f6>
 8004cdc:	e6a1      	b.n	8004a22 <_printf_float+0xb6>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	4631      	mov	r1, r6
 8004ce2:	4628      	mov	r0, r5
 8004ce4:	920a      	str	r2, [sp, #40]	@ 0x28
 8004ce6:	47b8      	blx	r7
 8004ce8:	3001      	adds	r0, #1
 8004cea:	f43f ae9a 	beq.w	8004a22 <_printf_float+0xb6>
 8004cee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004cf0:	f10b 0b01 	add.w	fp, fp, #1
 8004cf4:	e7bb      	b.n	8004c6e <_printf_float+0x302>
 8004cf6:	4631      	mov	r1, r6
 8004cf8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	47b8      	blx	r7
 8004d00:	3001      	adds	r0, #1
 8004d02:	d1c0      	bne.n	8004c86 <_printf_float+0x31a>
 8004d04:	e68d      	b.n	8004a22 <_printf_float+0xb6>
 8004d06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004d08:	464b      	mov	r3, r9
 8004d0a:	4631      	mov	r1, r6
 8004d0c:	4628      	mov	r0, r5
 8004d0e:	4442      	add	r2, r8
 8004d10:	47b8      	blx	r7
 8004d12:	3001      	adds	r0, #1
 8004d14:	d1c3      	bne.n	8004c9e <_printf_float+0x332>
 8004d16:	e684      	b.n	8004a22 <_printf_float+0xb6>
 8004d18:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004d1c:	f1ba 0f01 	cmp.w	sl, #1
 8004d20:	dc01      	bgt.n	8004d26 <_printf_float+0x3ba>
 8004d22:	07db      	lsls	r3, r3, #31
 8004d24:	d536      	bpl.n	8004d94 <_printf_float+0x428>
 8004d26:	2301      	movs	r3, #1
 8004d28:	4642      	mov	r2, r8
 8004d2a:	4631      	mov	r1, r6
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	47b8      	blx	r7
 8004d30:	3001      	adds	r0, #1
 8004d32:	f43f ae76 	beq.w	8004a22 <_printf_float+0xb6>
 8004d36:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d3a:	4631      	mov	r1, r6
 8004d3c:	4628      	mov	r0, r5
 8004d3e:	47b8      	blx	r7
 8004d40:	3001      	adds	r0, #1
 8004d42:	f43f ae6e 	beq.w	8004a22 <_printf_float+0xb6>
 8004d46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004d52:	f7fb fe29 	bl	80009a8 <__aeabi_dcmpeq>
 8004d56:	b9c0      	cbnz	r0, 8004d8a <_printf_float+0x41e>
 8004d58:	4653      	mov	r3, sl
 8004d5a:	f108 0201 	add.w	r2, r8, #1
 8004d5e:	4631      	mov	r1, r6
 8004d60:	4628      	mov	r0, r5
 8004d62:	47b8      	blx	r7
 8004d64:	3001      	adds	r0, #1
 8004d66:	d10c      	bne.n	8004d82 <_printf_float+0x416>
 8004d68:	e65b      	b.n	8004a22 <_printf_float+0xb6>
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	465a      	mov	r2, fp
 8004d6e:	4631      	mov	r1, r6
 8004d70:	4628      	mov	r0, r5
 8004d72:	47b8      	blx	r7
 8004d74:	3001      	adds	r0, #1
 8004d76:	f43f ae54 	beq.w	8004a22 <_printf_float+0xb6>
 8004d7a:	f108 0801 	add.w	r8, r8, #1
 8004d7e:	45d0      	cmp	r8, sl
 8004d80:	dbf3      	blt.n	8004d6a <_printf_float+0x3fe>
 8004d82:	464b      	mov	r3, r9
 8004d84:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004d88:	e6e0      	b.n	8004b4c <_printf_float+0x1e0>
 8004d8a:	f04f 0800 	mov.w	r8, #0
 8004d8e:	f104 0b1a 	add.w	fp, r4, #26
 8004d92:	e7f4      	b.n	8004d7e <_printf_float+0x412>
 8004d94:	2301      	movs	r3, #1
 8004d96:	4642      	mov	r2, r8
 8004d98:	e7e1      	b.n	8004d5e <_printf_float+0x3f2>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	464a      	mov	r2, r9
 8004d9e:	4631      	mov	r1, r6
 8004da0:	4628      	mov	r0, r5
 8004da2:	47b8      	blx	r7
 8004da4:	3001      	adds	r0, #1
 8004da6:	f43f ae3c 	beq.w	8004a22 <_printf_float+0xb6>
 8004daa:	f108 0801 	add.w	r8, r8, #1
 8004dae:	68e3      	ldr	r3, [r4, #12]
 8004db0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004db2:	1a5b      	subs	r3, r3, r1
 8004db4:	4543      	cmp	r3, r8
 8004db6:	dcf0      	bgt.n	8004d9a <_printf_float+0x42e>
 8004db8:	e6fd      	b.n	8004bb6 <_printf_float+0x24a>
 8004dba:	f04f 0800 	mov.w	r8, #0
 8004dbe:	f104 0919 	add.w	r9, r4, #25
 8004dc2:	e7f4      	b.n	8004dae <_printf_float+0x442>

08004dc4 <_printf_common>:
 8004dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dc8:	4616      	mov	r6, r2
 8004dca:	4698      	mov	r8, r3
 8004dcc:	688a      	ldr	r2, [r1, #8]
 8004dce:	690b      	ldr	r3, [r1, #16]
 8004dd0:	4607      	mov	r7, r0
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	bfb8      	it	lt
 8004dd6:	4613      	movlt	r3, r2
 8004dd8:	6033      	str	r3, [r6, #0]
 8004dda:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004dde:	460c      	mov	r4, r1
 8004de0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004de4:	b10a      	cbz	r2, 8004dea <_printf_common+0x26>
 8004de6:	3301      	adds	r3, #1
 8004de8:	6033      	str	r3, [r6, #0]
 8004dea:	6823      	ldr	r3, [r4, #0]
 8004dec:	0699      	lsls	r1, r3, #26
 8004dee:	bf42      	ittt	mi
 8004df0:	6833      	ldrmi	r3, [r6, #0]
 8004df2:	3302      	addmi	r3, #2
 8004df4:	6033      	strmi	r3, [r6, #0]
 8004df6:	6825      	ldr	r5, [r4, #0]
 8004df8:	f015 0506 	ands.w	r5, r5, #6
 8004dfc:	d106      	bne.n	8004e0c <_printf_common+0x48>
 8004dfe:	f104 0a19 	add.w	sl, r4, #25
 8004e02:	68e3      	ldr	r3, [r4, #12]
 8004e04:	6832      	ldr	r2, [r6, #0]
 8004e06:	1a9b      	subs	r3, r3, r2
 8004e08:	42ab      	cmp	r3, r5
 8004e0a:	dc2b      	bgt.n	8004e64 <_printf_common+0xa0>
 8004e0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e10:	6822      	ldr	r2, [r4, #0]
 8004e12:	3b00      	subs	r3, #0
 8004e14:	bf18      	it	ne
 8004e16:	2301      	movne	r3, #1
 8004e18:	0692      	lsls	r2, r2, #26
 8004e1a:	d430      	bmi.n	8004e7e <_printf_common+0xba>
 8004e1c:	4641      	mov	r1, r8
 8004e1e:	4638      	mov	r0, r7
 8004e20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004e24:	47c8      	blx	r9
 8004e26:	3001      	adds	r0, #1
 8004e28:	d023      	beq.n	8004e72 <_printf_common+0xae>
 8004e2a:	6823      	ldr	r3, [r4, #0]
 8004e2c:	6922      	ldr	r2, [r4, #16]
 8004e2e:	f003 0306 	and.w	r3, r3, #6
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	bf14      	ite	ne
 8004e36:	2500      	movne	r5, #0
 8004e38:	6833      	ldreq	r3, [r6, #0]
 8004e3a:	f04f 0600 	mov.w	r6, #0
 8004e3e:	bf08      	it	eq
 8004e40:	68e5      	ldreq	r5, [r4, #12]
 8004e42:	f104 041a 	add.w	r4, r4, #26
 8004e46:	bf08      	it	eq
 8004e48:	1aed      	subeq	r5, r5, r3
 8004e4a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004e4e:	bf08      	it	eq
 8004e50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e54:	4293      	cmp	r3, r2
 8004e56:	bfc4      	itt	gt
 8004e58:	1a9b      	subgt	r3, r3, r2
 8004e5a:	18ed      	addgt	r5, r5, r3
 8004e5c:	42b5      	cmp	r5, r6
 8004e5e:	d11a      	bne.n	8004e96 <_printf_common+0xd2>
 8004e60:	2000      	movs	r0, #0
 8004e62:	e008      	b.n	8004e76 <_printf_common+0xb2>
 8004e64:	2301      	movs	r3, #1
 8004e66:	4652      	mov	r2, sl
 8004e68:	4641      	mov	r1, r8
 8004e6a:	4638      	mov	r0, r7
 8004e6c:	47c8      	blx	r9
 8004e6e:	3001      	adds	r0, #1
 8004e70:	d103      	bne.n	8004e7a <_printf_common+0xb6>
 8004e72:	f04f 30ff 	mov.w	r0, #4294967295
 8004e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e7a:	3501      	adds	r5, #1
 8004e7c:	e7c1      	b.n	8004e02 <_printf_common+0x3e>
 8004e7e:	2030      	movs	r0, #48	@ 0x30
 8004e80:	18e1      	adds	r1, r4, r3
 8004e82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e86:	1c5a      	adds	r2, r3, #1
 8004e88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e8c:	4422      	add	r2, r4
 8004e8e:	3302      	adds	r3, #2
 8004e90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e94:	e7c2      	b.n	8004e1c <_printf_common+0x58>
 8004e96:	2301      	movs	r3, #1
 8004e98:	4622      	mov	r2, r4
 8004e9a:	4641      	mov	r1, r8
 8004e9c:	4638      	mov	r0, r7
 8004e9e:	47c8      	blx	r9
 8004ea0:	3001      	adds	r0, #1
 8004ea2:	d0e6      	beq.n	8004e72 <_printf_common+0xae>
 8004ea4:	3601      	adds	r6, #1
 8004ea6:	e7d9      	b.n	8004e5c <_printf_common+0x98>

08004ea8 <_printf_i>:
 8004ea8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004eac:	7e0f      	ldrb	r7, [r1, #24]
 8004eae:	4691      	mov	r9, r2
 8004eb0:	2f78      	cmp	r7, #120	@ 0x78
 8004eb2:	4680      	mov	r8, r0
 8004eb4:	460c      	mov	r4, r1
 8004eb6:	469a      	mov	sl, r3
 8004eb8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004eba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ebe:	d807      	bhi.n	8004ed0 <_printf_i+0x28>
 8004ec0:	2f62      	cmp	r7, #98	@ 0x62
 8004ec2:	d80a      	bhi.n	8004eda <_printf_i+0x32>
 8004ec4:	2f00      	cmp	r7, #0
 8004ec6:	f000 80d1 	beq.w	800506c <_printf_i+0x1c4>
 8004eca:	2f58      	cmp	r7, #88	@ 0x58
 8004ecc:	f000 80b8 	beq.w	8005040 <_printf_i+0x198>
 8004ed0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ed4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ed8:	e03a      	b.n	8004f50 <_printf_i+0xa8>
 8004eda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004ede:	2b15      	cmp	r3, #21
 8004ee0:	d8f6      	bhi.n	8004ed0 <_printf_i+0x28>
 8004ee2:	a101      	add	r1, pc, #4	@ (adr r1, 8004ee8 <_printf_i+0x40>)
 8004ee4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ee8:	08004f41 	.word	0x08004f41
 8004eec:	08004f55 	.word	0x08004f55
 8004ef0:	08004ed1 	.word	0x08004ed1
 8004ef4:	08004ed1 	.word	0x08004ed1
 8004ef8:	08004ed1 	.word	0x08004ed1
 8004efc:	08004ed1 	.word	0x08004ed1
 8004f00:	08004f55 	.word	0x08004f55
 8004f04:	08004ed1 	.word	0x08004ed1
 8004f08:	08004ed1 	.word	0x08004ed1
 8004f0c:	08004ed1 	.word	0x08004ed1
 8004f10:	08004ed1 	.word	0x08004ed1
 8004f14:	08005053 	.word	0x08005053
 8004f18:	08004f7f 	.word	0x08004f7f
 8004f1c:	0800500d 	.word	0x0800500d
 8004f20:	08004ed1 	.word	0x08004ed1
 8004f24:	08004ed1 	.word	0x08004ed1
 8004f28:	08005075 	.word	0x08005075
 8004f2c:	08004ed1 	.word	0x08004ed1
 8004f30:	08004f7f 	.word	0x08004f7f
 8004f34:	08004ed1 	.word	0x08004ed1
 8004f38:	08004ed1 	.word	0x08004ed1
 8004f3c:	08005015 	.word	0x08005015
 8004f40:	6833      	ldr	r3, [r6, #0]
 8004f42:	1d1a      	adds	r2, r3, #4
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	6032      	str	r2, [r6, #0]
 8004f48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f50:	2301      	movs	r3, #1
 8004f52:	e09c      	b.n	800508e <_printf_i+0x1e6>
 8004f54:	6833      	ldr	r3, [r6, #0]
 8004f56:	6820      	ldr	r0, [r4, #0]
 8004f58:	1d19      	adds	r1, r3, #4
 8004f5a:	6031      	str	r1, [r6, #0]
 8004f5c:	0606      	lsls	r6, r0, #24
 8004f5e:	d501      	bpl.n	8004f64 <_printf_i+0xbc>
 8004f60:	681d      	ldr	r5, [r3, #0]
 8004f62:	e003      	b.n	8004f6c <_printf_i+0xc4>
 8004f64:	0645      	lsls	r5, r0, #25
 8004f66:	d5fb      	bpl.n	8004f60 <_printf_i+0xb8>
 8004f68:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f6c:	2d00      	cmp	r5, #0
 8004f6e:	da03      	bge.n	8004f78 <_printf_i+0xd0>
 8004f70:	232d      	movs	r3, #45	@ 0x2d
 8004f72:	426d      	negs	r5, r5
 8004f74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f78:	230a      	movs	r3, #10
 8004f7a:	4858      	ldr	r0, [pc, #352]	@ (80050dc <_printf_i+0x234>)
 8004f7c:	e011      	b.n	8004fa2 <_printf_i+0xfa>
 8004f7e:	6821      	ldr	r1, [r4, #0]
 8004f80:	6833      	ldr	r3, [r6, #0]
 8004f82:	0608      	lsls	r0, r1, #24
 8004f84:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f88:	d402      	bmi.n	8004f90 <_printf_i+0xe8>
 8004f8a:	0649      	lsls	r1, r1, #25
 8004f8c:	bf48      	it	mi
 8004f8e:	b2ad      	uxthmi	r5, r5
 8004f90:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f92:	6033      	str	r3, [r6, #0]
 8004f94:	bf14      	ite	ne
 8004f96:	230a      	movne	r3, #10
 8004f98:	2308      	moveq	r3, #8
 8004f9a:	4850      	ldr	r0, [pc, #320]	@ (80050dc <_printf_i+0x234>)
 8004f9c:	2100      	movs	r1, #0
 8004f9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004fa2:	6866      	ldr	r6, [r4, #4]
 8004fa4:	2e00      	cmp	r6, #0
 8004fa6:	60a6      	str	r6, [r4, #8]
 8004fa8:	db05      	blt.n	8004fb6 <_printf_i+0x10e>
 8004faa:	6821      	ldr	r1, [r4, #0]
 8004fac:	432e      	orrs	r6, r5
 8004fae:	f021 0104 	bic.w	r1, r1, #4
 8004fb2:	6021      	str	r1, [r4, #0]
 8004fb4:	d04b      	beq.n	800504e <_printf_i+0x1a6>
 8004fb6:	4616      	mov	r6, r2
 8004fb8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fbc:	fb03 5711 	mls	r7, r3, r1, r5
 8004fc0:	5dc7      	ldrb	r7, [r0, r7]
 8004fc2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fc6:	462f      	mov	r7, r5
 8004fc8:	42bb      	cmp	r3, r7
 8004fca:	460d      	mov	r5, r1
 8004fcc:	d9f4      	bls.n	8004fb8 <_printf_i+0x110>
 8004fce:	2b08      	cmp	r3, #8
 8004fd0:	d10b      	bne.n	8004fea <_printf_i+0x142>
 8004fd2:	6823      	ldr	r3, [r4, #0]
 8004fd4:	07df      	lsls	r7, r3, #31
 8004fd6:	d508      	bpl.n	8004fea <_printf_i+0x142>
 8004fd8:	6923      	ldr	r3, [r4, #16]
 8004fda:	6861      	ldr	r1, [r4, #4]
 8004fdc:	4299      	cmp	r1, r3
 8004fde:	bfde      	ittt	le
 8004fe0:	2330      	movle	r3, #48	@ 0x30
 8004fe2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fe6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004fea:	1b92      	subs	r2, r2, r6
 8004fec:	6122      	str	r2, [r4, #16]
 8004fee:	464b      	mov	r3, r9
 8004ff0:	4621      	mov	r1, r4
 8004ff2:	4640      	mov	r0, r8
 8004ff4:	f8cd a000 	str.w	sl, [sp]
 8004ff8:	aa03      	add	r2, sp, #12
 8004ffa:	f7ff fee3 	bl	8004dc4 <_printf_common>
 8004ffe:	3001      	adds	r0, #1
 8005000:	d14a      	bne.n	8005098 <_printf_i+0x1f0>
 8005002:	f04f 30ff 	mov.w	r0, #4294967295
 8005006:	b004      	add	sp, #16
 8005008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800500c:	6823      	ldr	r3, [r4, #0]
 800500e:	f043 0320 	orr.w	r3, r3, #32
 8005012:	6023      	str	r3, [r4, #0]
 8005014:	2778      	movs	r7, #120	@ 0x78
 8005016:	4832      	ldr	r0, [pc, #200]	@ (80050e0 <_printf_i+0x238>)
 8005018:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	6831      	ldr	r1, [r6, #0]
 8005020:	061f      	lsls	r7, r3, #24
 8005022:	f851 5b04 	ldr.w	r5, [r1], #4
 8005026:	d402      	bmi.n	800502e <_printf_i+0x186>
 8005028:	065f      	lsls	r7, r3, #25
 800502a:	bf48      	it	mi
 800502c:	b2ad      	uxthmi	r5, r5
 800502e:	6031      	str	r1, [r6, #0]
 8005030:	07d9      	lsls	r1, r3, #31
 8005032:	bf44      	itt	mi
 8005034:	f043 0320 	orrmi.w	r3, r3, #32
 8005038:	6023      	strmi	r3, [r4, #0]
 800503a:	b11d      	cbz	r5, 8005044 <_printf_i+0x19c>
 800503c:	2310      	movs	r3, #16
 800503e:	e7ad      	b.n	8004f9c <_printf_i+0xf4>
 8005040:	4826      	ldr	r0, [pc, #152]	@ (80050dc <_printf_i+0x234>)
 8005042:	e7e9      	b.n	8005018 <_printf_i+0x170>
 8005044:	6823      	ldr	r3, [r4, #0]
 8005046:	f023 0320 	bic.w	r3, r3, #32
 800504a:	6023      	str	r3, [r4, #0]
 800504c:	e7f6      	b.n	800503c <_printf_i+0x194>
 800504e:	4616      	mov	r6, r2
 8005050:	e7bd      	b.n	8004fce <_printf_i+0x126>
 8005052:	6833      	ldr	r3, [r6, #0]
 8005054:	6825      	ldr	r5, [r4, #0]
 8005056:	1d18      	adds	r0, r3, #4
 8005058:	6961      	ldr	r1, [r4, #20]
 800505a:	6030      	str	r0, [r6, #0]
 800505c:	062e      	lsls	r6, r5, #24
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	d501      	bpl.n	8005066 <_printf_i+0x1be>
 8005062:	6019      	str	r1, [r3, #0]
 8005064:	e002      	b.n	800506c <_printf_i+0x1c4>
 8005066:	0668      	lsls	r0, r5, #25
 8005068:	d5fb      	bpl.n	8005062 <_printf_i+0x1ba>
 800506a:	8019      	strh	r1, [r3, #0]
 800506c:	2300      	movs	r3, #0
 800506e:	4616      	mov	r6, r2
 8005070:	6123      	str	r3, [r4, #16]
 8005072:	e7bc      	b.n	8004fee <_printf_i+0x146>
 8005074:	6833      	ldr	r3, [r6, #0]
 8005076:	2100      	movs	r1, #0
 8005078:	1d1a      	adds	r2, r3, #4
 800507a:	6032      	str	r2, [r6, #0]
 800507c:	681e      	ldr	r6, [r3, #0]
 800507e:	6862      	ldr	r2, [r4, #4]
 8005080:	4630      	mov	r0, r6
 8005082:	f000 fc44 	bl	800590e <memchr>
 8005086:	b108      	cbz	r0, 800508c <_printf_i+0x1e4>
 8005088:	1b80      	subs	r0, r0, r6
 800508a:	6060      	str	r0, [r4, #4]
 800508c:	6863      	ldr	r3, [r4, #4]
 800508e:	6123      	str	r3, [r4, #16]
 8005090:	2300      	movs	r3, #0
 8005092:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005096:	e7aa      	b.n	8004fee <_printf_i+0x146>
 8005098:	4632      	mov	r2, r6
 800509a:	4649      	mov	r1, r9
 800509c:	4640      	mov	r0, r8
 800509e:	6923      	ldr	r3, [r4, #16]
 80050a0:	47d0      	blx	sl
 80050a2:	3001      	adds	r0, #1
 80050a4:	d0ad      	beq.n	8005002 <_printf_i+0x15a>
 80050a6:	6823      	ldr	r3, [r4, #0]
 80050a8:	079b      	lsls	r3, r3, #30
 80050aa:	d413      	bmi.n	80050d4 <_printf_i+0x22c>
 80050ac:	68e0      	ldr	r0, [r4, #12]
 80050ae:	9b03      	ldr	r3, [sp, #12]
 80050b0:	4298      	cmp	r0, r3
 80050b2:	bfb8      	it	lt
 80050b4:	4618      	movlt	r0, r3
 80050b6:	e7a6      	b.n	8005006 <_printf_i+0x15e>
 80050b8:	2301      	movs	r3, #1
 80050ba:	4632      	mov	r2, r6
 80050bc:	4649      	mov	r1, r9
 80050be:	4640      	mov	r0, r8
 80050c0:	47d0      	blx	sl
 80050c2:	3001      	adds	r0, #1
 80050c4:	d09d      	beq.n	8005002 <_printf_i+0x15a>
 80050c6:	3501      	adds	r5, #1
 80050c8:	68e3      	ldr	r3, [r4, #12]
 80050ca:	9903      	ldr	r1, [sp, #12]
 80050cc:	1a5b      	subs	r3, r3, r1
 80050ce:	42ab      	cmp	r3, r5
 80050d0:	dcf2      	bgt.n	80050b8 <_printf_i+0x210>
 80050d2:	e7eb      	b.n	80050ac <_printf_i+0x204>
 80050d4:	2500      	movs	r5, #0
 80050d6:	f104 0619 	add.w	r6, r4, #25
 80050da:	e7f5      	b.n	80050c8 <_printf_i+0x220>
 80050dc:	0800989a 	.word	0x0800989a
 80050e0:	080098ab 	.word	0x080098ab

080050e4 <_scanf_float>:
 80050e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e8:	b087      	sub	sp, #28
 80050ea:	9303      	str	r3, [sp, #12]
 80050ec:	688b      	ldr	r3, [r1, #8]
 80050ee:	4691      	mov	r9, r2
 80050f0:	1e5a      	subs	r2, r3, #1
 80050f2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80050f6:	bf82      	ittt	hi
 80050f8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80050fc:	eb03 0b05 	addhi.w	fp, r3, r5
 8005100:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005104:	460a      	mov	r2, r1
 8005106:	f04f 0500 	mov.w	r5, #0
 800510a:	bf88      	it	hi
 800510c:	608b      	strhi	r3, [r1, #8]
 800510e:	680b      	ldr	r3, [r1, #0]
 8005110:	4680      	mov	r8, r0
 8005112:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005116:	f842 3b1c 	str.w	r3, [r2], #28
 800511a:	460c      	mov	r4, r1
 800511c:	bf98      	it	ls
 800511e:	f04f 0b00 	movls.w	fp, #0
 8005122:	4616      	mov	r6, r2
 8005124:	46aa      	mov	sl, r5
 8005126:	462f      	mov	r7, r5
 8005128:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800512c:	9201      	str	r2, [sp, #4]
 800512e:	9502      	str	r5, [sp, #8]
 8005130:	68a2      	ldr	r2, [r4, #8]
 8005132:	b15a      	cbz	r2, 800514c <_scanf_float+0x68>
 8005134:	f8d9 3000 	ldr.w	r3, [r9]
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	2b4e      	cmp	r3, #78	@ 0x4e
 800513c:	d862      	bhi.n	8005204 <_scanf_float+0x120>
 800513e:	2b40      	cmp	r3, #64	@ 0x40
 8005140:	d83a      	bhi.n	80051b8 <_scanf_float+0xd4>
 8005142:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005146:	b2c8      	uxtb	r0, r1
 8005148:	280e      	cmp	r0, #14
 800514a:	d938      	bls.n	80051be <_scanf_float+0xda>
 800514c:	b11f      	cbz	r7, 8005156 <_scanf_float+0x72>
 800514e:	6823      	ldr	r3, [r4, #0]
 8005150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005154:	6023      	str	r3, [r4, #0]
 8005156:	f10a 3aff 	add.w	sl, sl, #4294967295
 800515a:	f1ba 0f01 	cmp.w	sl, #1
 800515e:	f200 8114 	bhi.w	800538a <_scanf_float+0x2a6>
 8005162:	9b01      	ldr	r3, [sp, #4]
 8005164:	429e      	cmp	r6, r3
 8005166:	f200 8105 	bhi.w	8005374 <_scanf_float+0x290>
 800516a:	2001      	movs	r0, #1
 800516c:	b007      	add	sp, #28
 800516e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005172:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005176:	2a0d      	cmp	r2, #13
 8005178:	d8e8      	bhi.n	800514c <_scanf_float+0x68>
 800517a:	a101      	add	r1, pc, #4	@ (adr r1, 8005180 <_scanf_float+0x9c>)
 800517c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005180:	080052c9 	.word	0x080052c9
 8005184:	0800514d 	.word	0x0800514d
 8005188:	0800514d 	.word	0x0800514d
 800518c:	0800514d 	.word	0x0800514d
 8005190:	08005325 	.word	0x08005325
 8005194:	080052ff 	.word	0x080052ff
 8005198:	0800514d 	.word	0x0800514d
 800519c:	0800514d 	.word	0x0800514d
 80051a0:	080052d7 	.word	0x080052d7
 80051a4:	0800514d 	.word	0x0800514d
 80051a8:	0800514d 	.word	0x0800514d
 80051ac:	0800514d 	.word	0x0800514d
 80051b0:	0800514d 	.word	0x0800514d
 80051b4:	08005293 	.word	0x08005293
 80051b8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80051bc:	e7db      	b.n	8005176 <_scanf_float+0x92>
 80051be:	290e      	cmp	r1, #14
 80051c0:	d8c4      	bhi.n	800514c <_scanf_float+0x68>
 80051c2:	a001      	add	r0, pc, #4	@ (adr r0, 80051c8 <_scanf_float+0xe4>)
 80051c4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80051c8:	08005283 	.word	0x08005283
 80051cc:	0800514d 	.word	0x0800514d
 80051d0:	08005283 	.word	0x08005283
 80051d4:	08005313 	.word	0x08005313
 80051d8:	0800514d 	.word	0x0800514d
 80051dc:	08005225 	.word	0x08005225
 80051e0:	08005269 	.word	0x08005269
 80051e4:	08005269 	.word	0x08005269
 80051e8:	08005269 	.word	0x08005269
 80051ec:	08005269 	.word	0x08005269
 80051f0:	08005269 	.word	0x08005269
 80051f4:	08005269 	.word	0x08005269
 80051f8:	08005269 	.word	0x08005269
 80051fc:	08005269 	.word	0x08005269
 8005200:	08005269 	.word	0x08005269
 8005204:	2b6e      	cmp	r3, #110	@ 0x6e
 8005206:	d809      	bhi.n	800521c <_scanf_float+0x138>
 8005208:	2b60      	cmp	r3, #96	@ 0x60
 800520a:	d8b2      	bhi.n	8005172 <_scanf_float+0x8e>
 800520c:	2b54      	cmp	r3, #84	@ 0x54
 800520e:	d07b      	beq.n	8005308 <_scanf_float+0x224>
 8005210:	2b59      	cmp	r3, #89	@ 0x59
 8005212:	d19b      	bne.n	800514c <_scanf_float+0x68>
 8005214:	2d07      	cmp	r5, #7
 8005216:	d199      	bne.n	800514c <_scanf_float+0x68>
 8005218:	2508      	movs	r5, #8
 800521a:	e02f      	b.n	800527c <_scanf_float+0x198>
 800521c:	2b74      	cmp	r3, #116	@ 0x74
 800521e:	d073      	beq.n	8005308 <_scanf_float+0x224>
 8005220:	2b79      	cmp	r3, #121	@ 0x79
 8005222:	e7f6      	b.n	8005212 <_scanf_float+0x12e>
 8005224:	6821      	ldr	r1, [r4, #0]
 8005226:	05c8      	lsls	r0, r1, #23
 8005228:	d51e      	bpl.n	8005268 <_scanf_float+0x184>
 800522a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800522e:	6021      	str	r1, [r4, #0]
 8005230:	3701      	adds	r7, #1
 8005232:	f1bb 0f00 	cmp.w	fp, #0
 8005236:	d003      	beq.n	8005240 <_scanf_float+0x15c>
 8005238:	3201      	adds	r2, #1
 800523a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800523e:	60a2      	str	r2, [r4, #8]
 8005240:	68a3      	ldr	r3, [r4, #8]
 8005242:	3b01      	subs	r3, #1
 8005244:	60a3      	str	r3, [r4, #8]
 8005246:	6923      	ldr	r3, [r4, #16]
 8005248:	3301      	adds	r3, #1
 800524a:	6123      	str	r3, [r4, #16]
 800524c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005250:	3b01      	subs	r3, #1
 8005252:	2b00      	cmp	r3, #0
 8005254:	f8c9 3004 	str.w	r3, [r9, #4]
 8005258:	f340 8083 	ble.w	8005362 <_scanf_float+0x27e>
 800525c:	f8d9 3000 	ldr.w	r3, [r9]
 8005260:	3301      	adds	r3, #1
 8005262:	f8c9 3000 	str.w	r3, [r9]
 8005266:	e763      	b.n	8005130 <_scanf_float+0x4c>
 8005268:	eb1a 0105 	adds.w	r1, sl, r5
 800526c:	f47f af6e 	bne.w	800514c <_scanf_float+0x68>
 8005270:	460d      	mov	r5, r1
 8005272:	468a      	mov	sl, r1
 8005274:	6822      	ldr	r2, [r4, #0]
 8005276:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800527a:	6022      	str	r2, [r4, #0]
 800527c:	f806 3b01 	strb.w	r3, [r6], #1
 8005280:	e7de      	b.n	8005240 <_scanf_float+0x15c>
 8005282:	6822      	ldr	r2, [r4, #0]
 8005284:	0610      	lsls	r0, r2, #24
 8005286:	f57f af61 	bpl.w	800514c <_scanf_float+0x68>
 800528a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800528e:	6022      	str	r2, [r4, #0]
 8005290:	e7f4      	b.n	800527c <_scanf_float+0x198>
 8005292:	f1ba 0f00 	cmp.w	sl, #0
 8005296:	d10c      	bne.n	80052b2 <_scanf_float+0x1ce>
 8005298:	b977      	cbnz	r7, 80052b8 <_scanf_float+0x1d4>
 800529a:	6822      	ldr	r2, [r4, #0]
 800529c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80052a0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80052a4:	d108      	bne.n	80052b8 <_scanf_float+0x1d4>
 80052a6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80052aa:	f04f 0a01 	mov.w	sl, #1
 80052ae:	6022      	str	r2, [r4, #0]
 80052b0:	e7e4      	b.n	800527c <_scanf_float+0x198>
 80052b2:	f1ba 0f02 	cmp.w	sl, #2
 80052b6:	d051      	beq.n	800535c <_scanf_float+0x278>
 80052b8:	2d01      	cmp	r5, #1
 80052ba:	d002      	beq.n	80052c2 <_scanf_float+0x1de>
 80052bc:	2d04      	cmp	r5, #4
 80052be:	f47f af45 	bne.w	800514c <_scanf_float+0x68>
 80052c2:	3501      	adds	r5, #1
 80052c4:	b2ed      	uxtb	r5, r5
 80052c6:	e7d9      	b.n	800527c <_scanf_float+0x198>
 80052c8:	f1ba 0f01 	cmp.w	sl, #1
 80052cc:	f47f af3e 	bne.w	800514c <_scanf_float+0x68>
 80052d0:	f04f 0a02 	mov.w	sl, #2
 80052d4:	e7d2      	b.n	800527c <_scanf_float+0x198>
 80052d6:	b975      	cbnz	r5, 80052f6 <_scanf_float+0x212>
 80052d8:	2f00      	cmp	r7, #0
 80052da:	f47f af38 	bne.w	800514e <_scanf_float+0x6a>
 80052de:	6822      	ldr	r2, [r4, #0]
 80052e0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80052e4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80052e8:	f040 80ff 	bne.w	80054ea <_scanf_float+0x406>
 80052ec:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80052f0:	2501      	movs	r5, #1
 80052f2:	6022      	str	r2, [r4, #0]
 80052f4:	e7c2      	b.n	800527c <_scanf_float+0x198>
 80052f6:	2d03      	cmp	r5, #3
 80052f8:	d0e3      	beq.n	80052c2 <_scanf_float+0x1de>
 80052fa:	2d05      	cmp	r5, #5
 80052fc:	e7df      	b.n	80052be <_scanf_float+0x1da>
 80052fe:	2d02      	cmp	r5, #2
 8005300:	f47f af24 	bne.w	800514c <_scanf_float+0x68>
 8005304:	2503      	movs	r5, #3
 8005306:	e7b9      	b.n	800527c <_scanf_float+0x198>
 8005308:	2d06      	cmp	r5, #6
 800530a:	f47f af1f 	bne.w	800514c <_scanf_float+0x68>
 800530e:	2507      	movs	r5, #7
 8005310:	e7b4      	b.n	800527c <_scanf_float+0x198>
 8005312:	6822      	ldr	r2, [r4, #0]
 8005314:	0591      	lsls	r1, r2, #22
 8005316:	f57f af19 	bpl.w	800514c <_scanf_float+0x68>
 800531a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800531e:	6022      	str	r2, [r4, #0]
 8005320:	9702      	str	r7, [sp, #8]
 8005322:	e7ab      	b.n	800527c <_scanf_float+0x198>
 8005324:	6822      	ldr	r2, [r4, #0]
 8005326:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800532a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800532e:	d005      	beq.n	800533c <_scanf_float+0x258>
 8005330:	0550      	lsls	r0, r2, #21
 8005332:	f57f af0b 	bpl.w	800514c <_scanf_float+0x68>
 8005336:	2f00      	cmp	r7, #0
 8005338:	f000 80d7 	beq.w	80054ea <_scanf_float+0x406>
 800533c:	0591      	lsls	r1, r2, #22
 800533e:	bf58      	it	pl
 8005340:	9902      	ldrpl	r1, [sp, #8]
 8005342:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005346:	bf58      	it	pl
 8005348:	1a79      	subpl	r1, r7, r1
 800534a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800534e:	f04f 0700 	mov.w	r7, #0
 8005352:	bf58      	it	pl
 8005354:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005358:	6022      	str	r2, [r4, #0]
 800535a:	e78f      	b.n	800527c <_scanf_float+0x198>
 800535c:	f04f 0a03 	mov.w	sl, #3
 8005360:	e78c      	b.n	800527c <_scanf_float+0x198>
 8005362:	4649      	mov	r1, r9
 8005364:	4640      	mov	r0, r8
 8005366:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800536a:	4798      	blx	r3
 800536c:	2800      	cmp	r0, #0
 800536e:	f43f aedf 	beq.w	8005130 <_scanf_float+0x4c>
 8005372:	e6eb      	b.n	800514c <_scanf_float+0x68>
 8005374:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005378:	464a      	mov	r2, r9
 800537a:	4640      	mov	r0, r8
 800537c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005380:	4798      	blx	r3
 8005382:	6923      	ldr	r3, [r4, #16]
 8005384:	3b01      	subs	r3, #1
 8005386:	6123      	str	r3, [r4, #16]
 8005388:	e6eb      	b.n	8005162 <_scanf_float+0x7e>
 800538a:	1e6b      	subs	r3, r5, #1
 800538c:	2b06      	cmp	r3, #6
 800538e:	d824      	bhi.n	80053da <_scanf_float+0x2f6>
 8005390:	2d02      	cmp	r5, #2
 8005392:	d836      	bhi.n	8005402 <_scanf_float+0x31e>
 8005394:	9b01      	ldr	r3, [sp, #4]
 8005396:	429e      	cmp	r6, r3
 8005398:	f67f aee7 	bls.w	800516a <_scanf_float+0x86>
 800539c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80053a0:	464a      	mov	r2, r9
 80053a2:	4640      	mov	r0, r8
 80053a4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80053a8:	4798      	blx	r3
 80053aa:	6923      	ldr	r3, [r4, #16]
 80053ac:	3b01      	subs	r3, #1
 80053ae:	6123      	str	r3, [r4, #16]
 80053b0:	e7f0      	b.n	8005394 <_scanf_float+0x2b0>
 80053b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80053b6:	464a      	mov	r2, r9
 80053b8:	4640      	mov	r0, r8
 80053ba:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80053be:	4798      	blx	r3
 80053c0:	6923      	ldr	r3, [r4, #16]
 80053c2:	3b01      	subs	r3, #1
 80053c4:	6123      	str	r3, [r4, #16]
 80053c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80053ca:	fa5f fa8a 	uxtb.w	sl, sl
 80053ce:	f1ba 0f02 	cmp.w	sl, #2
 80053d2:	d1ee      	bne.n	80053b2 <_scanf_float+0x2ce>
 80053d4:	3d03      	subs	r5, #3
 80053d6:	b2ed      	uxtb	r5, r5
 80053d8:	1b76      	subs	r6, r6, r5
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	05da      	lsls	r2, r3, #23
 80053de:	d530      	bpl.n	8005442 <_scanf_float+0x35e>
 80053e0:	055b      	lsls	r3, r3, #21
 80053e2:	d511      	bpl.n	8005408 <_scanf_float+0x324>
 80053e4:	9b01      	ldr	r3, [sp, #4]
 80053e6:	429e      	cmp	r6, r3
 80053e8:	f67f aebf 	bls.w	800516a <_scanf_float+0x86>
 80053ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80053f0:	464a      	mov	r2, r9
 80053f2:	4640      	mov	r0, r8
 80053f4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80053f8:	4798      	blx	r3
 80053fa:	6923      	ldr	r3, [r4, #16]
 80053fc:	3b01      	subs	r3, #1
 80053fe:	6123      	str	r3, [r4, #16]
 8005400:	e7f0      	b.n	80053e4 <_scanf_float+0x300>
 8005402:	46aa      	mov	sl, r5
 8005404:	46b3      	mov	fp, r6
 8005406:	e7de      	b.n	80053c6 <_scanf_float+0x2e2>
 8005408:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800540c:	6923      	ldr	r3, [r4, #16]
 800540e:	2965      	cmp	r1, #101	@ 0x65
 8005410:	f103 33ff 	add.w	r3, r3, #4294967295
 8005414:	f106 35ff 	add.w	r5, r6, #4294967295
 8005418:	6123      	str	r3, [r4, #16]
 800541a:	d00c      	beq.n	8005436 <_scanf_float+0x352>
 800541c:	2945      	cmp	r1, #69	@ 0x45
 800541e:	d00a      	beq.n	8005436 <_scanf_float+0x352>
 8005420:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005424:	464a      	mov	r2, r9
 8005426:	4640      	mov	r0, r8
 8005428:	4798      	blx	r3
 800542a:	6923      	ldr	r3, [r4, #16]
 800542c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005430:	3b01      	subs	r3, #1
 8005432:	1eb5      	subs	r5, r6, #2
 8005434:	6123      	str	r3, [r4, #16]
 8005436:	464a      	mov	r2, r9
 8005438:	4640      	mov	r0, r8
 800543a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800543e:	4798      	blx	r3
 8005440:	462e      	mov	r6, r5
 8005442:	6822      	ldr	r2, [r4, #0]
 8005444:	f012 0210 	ands.w	r2, r2, #16
 8005448:	d001      	beq.n	800544e <_scanf_float+0x36a>
 800544a:	2000      	movs	r0, #0
 800544c:	e68e      	b.n	800516c <_scanf_float+0x88>
 800544e:	7032      	strb	r2, [r6, #0]
 8005450:	6823      	ldr	r3, [r4, #0]
 8005452:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005456:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800545a:	d125      	bne.n	80054a8 <_scanf_float+0x3c4>
 800545c:	9b02      	ldr	r3, [sp, #8]
 800545e:	429f      	cmp	r7, r3
 8005460:	d00a      	beq.n	8005478 <_scanf_float+0x394>
 8005462:	1bda      	subs	r2, r3, r7
 8005464:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005468:	429e      	cmp	r6, r3
 800546a:	bf28      	it	cs
 800546c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005470:	4630      	mov	r0, r6
 8005472:	491f      	ldr	r1, [pc, #124]	@ (80054f0 <_scanf_float+0x40c>)
 8005474:	f000 f938 	bl	80056e8 <siprintf>
 8005478:	2200      	movs	r2, #0
 800547a:	4640      	mov	r0, r8
 800547c:	9901      	ldr	r1, [sp, #4]
 800547e:	f002 fc5b 	bl	8007d38 <_strtod_r>
 8005482:	9b03      	ldr	r3, [sp, #12]
 8005484:	6825      	ldr	r5, [r4, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f015 0f02 	tst.w	r5, #2
 800548c:	4606      	mov	r6, r0
 800548e:	460f      	mov	r7, r1
 8005490:	f103 0204 	add.w	r2, r3, #4
 8005494:	d015      	beq.n	80054c2 <_scanf_float+0x3de>
 8005496:	9903      	ldr	r1, [sp, #12]
 8005498:	600a      	str	r2, [r1, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	e9c3 6700 	strd	r6, r7, [r3]
 80054a0:	68e3      	ldr	r3, [r4, #12]
 80054a2:	3301      	adds	r3, #1
 80054a4:	60e3      	str	r3, [r4, #12]
 80054a6:	e7d0      	b.n	800544a <_scanf_float+0x366>
 80054a8:	9b04      	ldr	r3, [sp, #16]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0e4      	beq.n	8005478 <_scanf_float+0x394>
 80054ae:	9905      	ldr	r1, [sp, #20]
 80054b0:	230a      	movs	r3, #10
 80054b2:	4640      	mov	r0, r8
 80054b4:	3101      	adds	r1, #1
 80054b6:	f002 fcbf 	bl	8007e38 <_strtol_r>
 80054ba:	9b04      	ldr	r3, [sp, #16]
 80054bc:	9e05      	ldr	r6, [sp, #20]
 80054be:	1ac2      	subs	r2, r0, r3
 80054c0:	e7d0      	b.n	8005464 <_scanf_float+0x380>
 80054c2:	076d      	lsls	r5, r5, #29
 80054c4:	d4e7      	bmi.n	8005496 <_scanf_float+0x3b2>
 80054c6:	9d03      	ldr	r5, [sp, #12]
 80054c8:	602a      	str	r2, [r5, #0]
 80054ca:	681d      	ldr	r5, [r3, #0]
 80054cc:	4602      	mov	r2, r0
 80054ce:	460b      	mov	r3, r1
 80054d0:	f7fb fa9c 	bl	8000a0c <__aeabi_dcmpun>
 80054d4:	b120      	cbz	r0, 80054e0 <_scanf_float+0x3fc>
 80054d6:	4807      	ldr	r0, [pc, #28]	@ (80054f4 <_scanf_float+0x410>)
 80054d8:	f000 fa36 	bl	8005948 <nanf>
 80054dc:	6028      	str	r0, [r5, #0]
 80054de:	e7df      	b.n	80054a0 <_scanf_float+0x3bc>
 80054e0:	4630      	mov	r0, r6
 80054e2:	4639      	mov	r1, r7
 80054e4:	f7fb faf0 	bl	8000ac8 <__aeabi_d2f>
 80054e8:	e7f8      	b.n	80054dc <_scanf_float+0x3f8>
 80054ea:	2700      	movs	r7, #0
 80054ec:	e633      	b.n	8005156 <_scanf_float+0x72>
 80054ee:	bf00      	nop
 80054f0:	080098bc 	.word	0x080098bc
 80054f4:	08009a18 	.word	0x08009a18

080054f8 <std>:
 80054f8:	2300      	movs	r3, #0
 80054fa:	b510      	push	{r4, lr}
 80054fc:	4604      	mov	r4, r0
 80054fe:	e9c0 3300 	strd	r3, r3, [r0]
 8005502:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005506:	6083      	str	r3, [r0, #8]
 8005508:	8181      	strh	r1, [r0, #12]
 800550a:	6643      	str	r3, [r0, #100]	@ 0x64
 800550c:	81c2      	strh	r2, [r0, #14]
 800550e:	6183      	str	r3, [r0, #24]
 8005510:	4619      	mov	r1, r3
 8005512:	2208      	movs	r2, #8
 8005514:	305c      	adds	r0, #92	@ 0x5c
 8005516:	f000 f97a 	bl	800580e <memset>
 800551a:	4b0d      	ldr	r3, [pc, #52]	@ (8005550 <std+0x58>)
 800551c:	6224      	str	r4, [r4, #32]
 800551e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005520:	4b0c      	ldr	r3, [pc, #48]	@ (8005554 <std+0x5c>)
 8005522:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005524:	4b0c      	ldr	r3, [pc, #48]	@ (8005558 <std+0x60>)
 8005526:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005528:	4b0c      	ldr	r3, [pc, #48]	@ (800555c <std+0x64>)
 800552a:	6323      	str	r3, [r4, #48]	@ 0x30
 800552c:	4b0c      	ldr	r3, [pc, #48]	@ (8005560 <std+0x68>)
 800552e:	429c      	cmp	r4, r3
 8005530:	d006      	beq.n	8005540 <std+0x48>
 8005532:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005536:	4294      	cmp	r4, r2
 8005538:	d002      	beq.n	8005540 <std+0x48>
 800553a:	33d0      	adds	r3, #208	@ 0xd0
 800553c:	429c      	cmp	r4, r3
 800553e:	d105      	bne.n	800554c <std+0x54>
 8005540:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005548:	f000 b9de 	b.w	8005908 <__retarget_lock_init_recursive>
 800554c:	bd10      	pop	{r4, pc}
 800554e:	bf00      	nop
 8005550:	08005785 	.word	0x08005785
 8005554:	080057ab 	.word	0x080057ab
 8005558:	080057e3 	.word	0x080057e3
 800555c:	08005807 	.word	0x08005807
 8005560:	200005b0 	.word	0x200005b0

08005564 <stdio_exit_handler>:
 8005564:	4a02      	ldr	r2, [pc, #8]	@ (8005570 <stdio_exit_handler+0xc>)
 8005566:	4903      	ldr	r1, [pc, #12]	@ (8005574 <stdio_exit_handler+0x10>)
 8005568:	4803      	ldr	r0, [pc, #12]	@ (8005578 <stdio_exit_handler+0x14>)
 800556a:	f000 b869 	b.w	8005640 <_fwalk_sglue>
 800556e:	bf00      	nop
 8005570:	20000024 	.word	0x20000024
 8005574:	08008821 	.word	0x08008821
 8005578:	20000034 	.word	0x20000034

0800557c <cleanup_stdio>:
 800557c:	6841      	ldr	r1, [r0, #4]
 800557e:	4b0c      	ldr	r3, [pc, #48]	@ (80055b0 <cleanup_stdio+0x34>)
 8005580:	b510      	push	{r4, lr}
 8005582:	4299      	cmp	r1, r3
 8005584:	4604      	mov	r4, r0
 8005586:	d001      	beq.n	800558c <cleanup_stdio+0x10>
 8005588:	f003 f94a 	bl	8008820 <_fflush_r>
 800558c:	68a1      	ldr	r1, [r4, #8]
 800558e:	4b09      	ldr	r3, [pc, #36]	@ (80055b4 <cleanup_stdio+0x38>)
 8005590:	4299      	cmp	r1, r3
 8005592:	d002      	beq.n	800559a <cleanup_stdio+0x1e>
 8005594:	4620      	mov	r0, r4
 8005596:	f003 f943 	bl	8008820 <_fflush_r>
 800559a:	68e1      	ldr	r1, [r4, #12]
 800559c:	4b06      	ldr	r3, [pc, #24]	@ (80055b8 <cleanup_stdio+0x3c>)
 800559e:	4299      	cmp	r1, r3
 80055a0:	d004      	beq.n	80055ac <cleanup_stdio+0x30>
 80055a2:	4620      	mov	r0, r4
 80055a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055a8:	f003 b93a 	b.w	8008820 <_fflush_r>
 80055ac:	bd10      	pop	{r4, pc}
 80055ae:	bf00      	nop
 80055b0:	200005b0 	.word	0x200005b0
 80055b4:	20000618 	.word	0x20000618
 80055b8:	20000680 	.word	0x20000680

080055bc <global_stdio_init.part.0>:
 80055bc:	b510      	push	{r4, lr}
 80055be:	4b0b      	ldr	r3, [pc, #44]	@ (80055ec <global_stdio_init.part.0+0x30>)
 80055c0:	4c0b      	ldr	r4, [pc, #44]	@ (80055f0 <global_stdio_init.part.0+0x34>)
 80055c2:	4a0c      	ldr	r2, [pc, #48]	@ (80055f4 <global_stdio_init.part.0+0x38>)
 80055c4:	4620      	mov	r0, r4
 80055c6:	601a      	str	r2, [r3, #0]
 80055c8:	2104      	movs	r1, #4
 80055ca:	2200      	movs	r2, #0
 80055cc:	f7ff ff94 	bl	80054f8 <std>
 80055d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80055d4:	2201      	movs	r2, #1
 80055d6:	2109      	movs	r1, #9
 80055d8:	f7ff ff8e 	bl	80054f8 <std>
 80055dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80055e0:	2202      	movs	r2, #2
 80055e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055e6:	2112      	movs	r1, #18
 80055e8:	f7ff bf86 	b.w	80054f8 <std>
 80055ec:	200006e8 	.word	0x200006e8
 80055f0:	200005b0 	.word	0x200005b0
 80055f4:	08005565 	.word	0x08005565

080055f8 <__sfp_lock_acquire>:
 80055f8:	4801      	ldr	r0, [pc, #4]	@ (8005600 <__sfp_lock_acquire+0x8>)
 80055fa:	f000 b986 	b.w	800590a <__retarget_lock_acquire_recursive>
 80055fe:	bf00      	nop
 8005600:	200006f1 	.word	0x200006f1

08005604 <__sfp_lock_release>:
 8005604:	4801      	ldr	r0, [pc, #4]	@ (800560c <__sfp_lock_release+0x8>)
 8005606:	f000 b981 	b.w	800590c <__retarget_lock_release_recursive>
 800560a:	bf00      	nop
 800560c:	200006f1 	.word	0x200006f1

08005610 <__sinit>:
 8005610:	b510      	push	{r4, lr}
 8005612:	4604      	mov	r4, r0
 8005614:	f7ff fff0 	bl	80055f8 <__sfp_lock_acquire>
 8005618:	6a23      	ldr	r3, [r4, #32]
 800561a:	b11b      	cbz	r3, 8005624 <__sinit+0x14>
 800561c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005620:	f7ff bff0 	b.w	8005604 <__sfp_lock_release>
 8005624:	4b04      	ldr	r3, [pc, #16]	@ (8005638 <__sinit+0x28>)
 8005626:	6223      	str	r3, [r4, #32]
 8005628:	4b04      	ldr	r3, [pc, #16]	@ (800563c <__sinit+0x2c>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1f5      	bne.n	800561c <__sinit+0xc>
 8005630:	f7ff ffc4 	bl	80055bc <global_stdio_init.part.0>
 8005634:	e7f2      	b.n	800561c <__sinit+0xc>
 8005636:	bf00      	nop
 8005638:	0800557d 	.word	0x0800557d
 800563c:	200006e8 	.word	0x200006e8

08005640 <_fwalk_sglue>:
 8005640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005644:	4607      	mov	r7, r0
 8005646:	4688      	mov	r8, r1
 8005648:	4614      	mov	r4, r2
 800564a:	2600      	movs	r6, #0
 800564c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005650:	f1b9 0901 	subs.w	r9, r9, #1
 8005654:	d505      	bpl.n	8005662 <_fwalk_sglue+0x22>
 8005656:	6824      	ldr	r4, [r4, #0]
 8005658:	2c00      	cmp	r4, #0
 800565a:	d1f7      	bne.n	800564c <_fwalk_sglue+0xc>
 800565c:	4630      	mov	r0, r6
 800565e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005662:	89ab      	ldrh	r3, [r5, #12]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d907      	bls.n	8005678 <_fwalk_sglue+0x38>
 8005668:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800566c:	3301      	adds	r3, #1
 800566e:	d003      	beq.n	8005678 <_fwalk_sglue+0x38>
 8005670:	4629      	mov	r1, r5
 8005672:	4638      	mov	r0, r7
 8005674:	47c0      	blx	r8
 8005676:	4306      	orrs	r6, r0
 8005678:	3568      	adds	r5, #104	@ 0x68
 800567a:	e7e9      	b.n	8005650 <_fwalk_sglue+0x10>

0800567c <sniprintf>:
 800567c:	b40c      	push	{r2, r3}
 800567e:	b530      	push	{r4, r5, lr}
 8005680:	4b18      	ldr	r3, [pc, #96]	@ (80056e4 <sniprintf+0x68>)
 8005682:	1e0c      	subs	r4, r1, #0
 8005684:	681d      	ldr	r5, [r3, #0]
 8005686:	b09d      	sub	sp, #116	@ 0x74
 8005688:	da08      	bge.n	800569c <sniprintf+0x20>
 800568a:	238b      	movs	r3, #139	@ 0x8b
 800568c:	f04f 30ff 	mov.w	r0, #4294967295
 8005690:	602b      	str	r3, [r5, #0]
 8005692:	b01d      	add	sp, #116	@ 0x74
 8005694:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005698:	b002      	add	sp, #8
 800569a:	4770      	bx	lr
 800569c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80056a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80056a4:	f04f 0300 	mov.w	r3, #0
 80056a8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80056aa:	bf0c      	ite	eq
 80056ac:	4623      	moveq	r3, r4
 80056ae:	f104 33ff 	addne.w	r3, r4, #4294967295
 80056b2:	9304      	str	r3, [sp, #16]
 80056b4:	9307      	str	r3, [sp, #28]
 80056b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80056ba:	9002      	str	r0, [sp, #8]
 80056bc:	9006      	str	r0, [sp, #24]
 80056be:	f8ad 3016 	strh.w	r3, [sp, #22]
 80056c2:	4628      	mov	r0, r5
 80056c4:	ab21      	add	r3, sp, #132	@ 0x84
 80056c6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80056c8:	a902      	add	r1, sp, #8
 80056ca:	9301      	str	r3, [sp, #4]
 80056cc:	f002 fc12 	bl	8007ef4 <_svfiprintf_r>
 80056d0:	1c43      	adds	r3, r0, #1
 80056d2:	bfbc      	itt	lt
 80056d4:	238b      	movlt	r3, #139	@ 0x8b
 80056d6:	602b      	strlt	r3, [r5, #0]
 80056d8:	2c00      	cmp	r4, #0
 80056da:	d0da      	beq.n	8005692 <sniprintf+0x16>
 80056dc:	2200      	movs	r2, #0
 80056de:	9b02      	ldr	r3, [sp, #8]
 80056e0:	701a      	strb	r2, [r3, #0]
 80056e2:	e7d6      	b.n	8005692 <sniprintf+0x16>
 80056e4:	20000030 	.word	0x20000030

080056e8 <siprintf>:
 80056e8:	b40e      	push	{r1, r2, r3}
 80056ea:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80056ee:	b510      	push	{r4, lr}
 80056f0:	2400      	movs	r4, #0
 80056f2:	b09d      	sub	sp, #116	@ 0x74
 80056f4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80056f6:	9002      	str	r0, [sp, #8]
 80056f8:	9006      	str	r0, [sp, #24]
 80056fa:	9107      	str	r1, [sp, #28]
 80056fc:	9104      	str	r1, [sp, #16]
 80056fe:	4809      	ldr	r0, [pc, #36]	@ (8005724 <siprintf+0x3c>)
 8005700:	4909      	ldr	r1, [pc, #36]	@ (8005728 <siprintf+0x40>)
 8005702:	f853 2b04 	ldr.w	r2, [r3], #4
 8005706:	9105      	str	r1, [sp, #20]
 8005708:	6800      	ldr	r0, [r0, #0]
 800570a:	a902      	add	r1, sp, #8
 800570c:	9301      	str	r3, [sp, #4]
 800570e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005710:	f002 fbf0 	bl	8007ef4 <_svfiprintf_r>
 8005714:	9b02      	ldr	r3, [sp, #8]
 8005716:	701c      	strb	r4, [r3, #0]
 8005718:	b01d      	add	sp, #116	@ 0x74
 800571a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800571e:	b003      	add	sp, #12
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	20000030 	.word	0x20000030
 8005728:	ffff0208 	.word	0xffff0208

0800572c <siscanf>:
 800572c:	b40e      	push	{r1, r2, r3}
 800572e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005732:	b570      	push	{r4, r5, r6, lr}
 8005734:	2500      	movs	r5, #0
 8005736:	b09d      	sub	sp, #116	@ 0x74
 8005738:	ac21      	add	r4, sp, #132	@ 0x84
 800573a:	f854 6b04 	ldr.w	r6, [r4], #4
 800573e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005742:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005744:	9002      	str	r0, [sp, #8]
 8005746:	9006      	str	r0, [sp, #24]
 8005748:	f7fa fd02 	bl	8000150 <strlen>
 800574c:	4b0b      	ldr	r3, [pc, #44]	@ (800577c <siscanf+0x50>)
 800574e:	9003      	str	r0, [sp, #12]
 8005750:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005752:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005756:	9007      	str	r0, [sp, #28]
 8005758:	4809      	ldr	r0, [pc, #36]	@ (8005780 <siscanf+0x54>)
 800575a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800575e:	4632      	mov	r2, r6
 8005760:	4623      	mov	r3, r4
 8005762:	a902      	add	r1, sp, #8
 8005764:	6800      	ldr	r0, [r0, #0]
 8005766:	950f      	str	r5, [sp, #60]	@ 0x3c
 8005768:	9514      	str	r5, [sp, #80]	@ 0x50
 800576a:	9401      	str	r4, [sp, #4]
 800576c:	f002 fd18 	bl	80081a0 <__ssvfiscanf_r>
 8005770:	b01d      	add	sp, #116	@ 0x74
 8005772:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005776:	b003      	add	sp, #12
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	080057a7 	.word	0x080057a7
 8005780:	20000030 	.word	0x20000030

08005784 <__sread>:
 8005784:	b510      	push	{r4, lr}
 8005786:	460c      	mov	r4, r1
 8005788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800578c:	f000 f86e 	bl	800586c <_read_r>
 8005790:	2800      	cmp	r0, #0
 8005792:	bfab      	itete	ge
 8005794:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005796:	89a3      	ldrhlt	r3, [r4, #12]
 8005798:	181b      	addge	r3, r3, r0
 800579a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800579e:	bfac      	ite	ge
 80057a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80057a2:	81a3      	strhlt	r3, [r4, #12]
 80057a4:	bd10      	pop	{r4, pc}

080057a6 <__seofread>:
 80057a6:	2000      	movs	r0, #0
 80057a8:	4770      	bx	lr

080057aa <__swrite>:
 80057aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057ae:	461f      	mov	r7, r3
 80057b0:	898b      	ldrh	r3, [r1, #12]
 80057b2:	4605      	mov	r5, r0
 80057b4:	05db      	lsls	r3, r3, #23
 80057b6:	460c      	mov	r4, r1
 80057b8:	4616      	mov	r6, r2
 80057ba:	d505      	bpl.n	80057c8 <__swrite+0x1e>
 80057bc:	2302      	movs	r3, #2
 80057be:	2200      	movs	r2, #0
 80057c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057c4:	f000 f840 	bl	8005848 <_lseek_r>
 80057c8:	89a3      	ldrh	r3, [r4, #12]
 80057ca:	4632      	mov	r2, r6
 80057cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057d0:	81a3      	strh	r3, [r4, #12]
 80057d2:	4628      	mov	r0, r5
 80057d4:	463b      	mov	r3, r7
 80057d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057de:	f000 b857 	b.w	8005890 <_write_r>

080057e2 <__sseek>:
 80057e2:	b510      	push	{r4, lr}
 80057e4:	460c      	mov	r4, r1
 80057e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057ea:	f000 f82d 	bl	8005848 <_lseek_r>
 80057ee:	1c43      	adds	r3, r0, #1
 80057f0:	89a3      	ldrh	r3, [r4, #12]
 80057f2:	bf15      	itete	ne
 80057f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80057f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80057fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80057fe:	81a3      	strheq	r3, [r4, #12]
 8005800:	bf18      	it	ne
 8005802:	81a3      	strhne	r3, [r4, #12]
 8005804:	bd10      	pop	{r4, pc}

08005806 <__sclose>:
 8005806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800580a:	f000 b80d 	b.w	8005828 <_close_r>

0800580e <memset>:
 800580e:	4603      	mov	r3, r0
 8005810:	4402      	add	r2, r0
 8005812:	4293      	cmp	r3, r2
 8005814:	d100      	bne.n	8005818 <memset+0xa>
 8005816:	4770      	bx	lr
 8005818:	f803 1b01 	strb.w	r1, [r3], #1
 800581c:	e7f9      	b.n	8005812 <memset+0x4>
	...

08005820 <_localeconv_r>:
 8005820:	4800      	ldr	r0, [pc, #0]	@ (8005824 <_localeconv_r+0x4>)
 8005822:	4770      	bx	lr
 8005824:	20000170 	.word	0x20000170

08005828 <_close_r>:
 8005828:	b538      	push	{r3, r4, r5, lr}
 800582a:	2300      	movs	r3, #0
 800582c:	4d05      	ldr	r5, [pc, #20]	@ (8005844 <_close_r+0x1c>)
 800582e:	4604      	mov	r4, r0
 8005830:	4608      	mov	r0, r1
 8005832:	602b      	str	r3, [r5, #0]
 8005834:	f7fd f8b1 	bl	800299a <_close>
 8005838:	1c43      	adds	r3, r0, #1
 800583a:	d102      	bne.n	8005842 <_close_r+0x1a>
 800583c:	682b      	ldr	r3, [r5, #0]
 800583e:	b103      	cbz	r3, 8005842 <_close_r+0x1a>
 8005840:	6023      	str	r3, [r4, #0]
 8005842:	bd38      	pop	{r3, r4, r5, pc}
 8005844:	200006ec 	.word	0x200006ec

08005848 <_lseek_r>:
 8005848:	b538      	push	{r3, r4, r5, lr}
 800584a:	4604      	mov	r4, r0
 800584c:	4608      	mov	r0, r1
 800584e:	4611      	mov	r1, r2
 8005850:	2200      	movs	r2, #0
 8005852:	4d05      	ldr	r5, [pc, #20]	@ (8005868 <_lseek_r+0x20>)
 8005854:	602a      	str	r2, [r5, #0]
 8005856:	461a      	mov	r2, r3
 8005858:	f7fd f8c3 	bl	80029e2 <_lseek>
 800585c:	1c43      	adds	r3, r0, #1
 800585e:	d102      	bne.n	8005866 <_lseek_r+0x1e>
 8005860:	682b      	ldr	r3, [r5, #0]
 8005862:	b103      	cbz	r3, 8005866 <_lseek_r+0x1e>
 8005864:	6023      	str	r3, [r4, #0]
 8005866:	bd38      	pop	{r3, r4, r5, pc}
 8005868:	200006ec 	.word	0x200006ec

0800586c <_read_r>:
 800586c:	b538      	push	{r3, r4, r5, lr}
 800586e:	4604      	mov	r4, r0
 8005870:	4608      	mov	r0, r1
 8005872:	4611      	mov	r1, r2
 8005874:	2200      	movs	r2, #0
 8005876:	4d05      	ldr	r5, [pc, #20]	@ (800588c <_read_r+0x20>)
 8005878:	602a      	str	r2, [r5, #0]
 800587a:	461a      	mov	r2, r3
 800587c:	f7fd f854 	bl	8002928 <_read>
 8005880:	1c43      	adds	r3, r0, #1
 8005882:	d102      	bne.n	800588a <_read_r+0x1e>
 8005884:	682b      	ldr	r3, [r5, #0]
 8005886:	b103      	cbz	r3, 800588a <_read_r+0x1e>
 8005888:	6023      	str	r3, [r4, #0]
 800588a:	bd38      	pop	{r3, r4, r5, pc}
 800588c:	200006ec 	.word	0x200006ec

08005890 <_write_r>:
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	4604      	mov	r4, r0
 8005894:	4608      	mov	r0, r1
 8005896:	4611      	mov	r1, r2
 8005898:	2200      	movs	r2, #0
 800589a:	4d05      	ldr	r5, [pc, #20]	@ (80058b0 <_write_r+0x20>)
 800589c:	602a      	str	r2, [r5, #0]
 800589e:	461a      	mov	r2, r3
 80058a0:	f7fd f85f 	bl	8002962 <_write>
 80058a4:	1c43      	adds	r3, r0, #1
 80058a6:	d102      	bne.n	80058ae <_write_r+0x1e>
 80058a8:	682b      	ldr	r3, [r5, #0]
 80058aa:	b103      	cbz	r3, 80058ae <_write_r+0x1e>
 80058ac:	6023      	str	r3, [r4, #0]
 80058ae:	bd38      	pop	{r3, r4, r5, pc}
 80058b0:	200006ec 	.word	0x200006ec

080058b4 <__errno>:
 80058b4:	4b01      	ldr	r3, [pc, #4]	@ (80058bc <__errno+0x8>)
 80058b6:	6818      	ldr	r0, [r3, #0]
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	20000030 	.word	0x20000030

080058c0 <__libc_init_array>:
 80058c0:	b570      	push	{r4, r5, r6, lr}
 80058c2:	2600      	movs	r6, #0
 80058c4:	4d0c      	ldr	r5, [pc, #48]	@ (80058f8 <__libc_init_array+0x38>)
 80058c6:	4c0d      	ldr	r4, [pc, #52]	@ (80058fc <__libc_init_array+0x3c>)
 80058c8:	1b64      	subs	r4, r4, r5
 80058ca:	10a4      	asrs	r4, r4, #2
 80058cc:	42a6      	cmp	r6, r4
 80058ce:	d109      	bne.n	80058e4 <__libc_init_array+0x24>
 80058d0:	f003 ff68 	bl	80097a4 <_init>
 80058d4:	2600      	movs	r6, #0
 80058d6:	4d0a      	ldr	r5, [pc, #40]	@ (8005900 <__libc_init_array+0x40>)
 80058d8:	4c0a      	ldr	r4, [pc, #40]	@ (8005904 <__libc_init_array+0x44>)
 80058da:	1b64      	subs	r4, r4, r5
 80058dc:	10a4      	asrs	r4, r4, #2
 80058de:	42a6      	cmp	r6, r4
 80058e0:	d105      	bne.n	80058ee <__libc_init_array+0x2e>
 80058e2:	bd70      	pop	{r4, r5, r6, pc}
 80058e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80058e8:	4798      	blx	r3
 80058ea:	3601      	adds	r6, #1
 80058ec:	e7ee      	b.n	80058cc <__libc_init_array+0xc>
 80058ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80058f2:	4798      	blx	r3
 80058f4:	3601      	adds	r6, #1
 80058f6:	e7f2      	b.n	80058de <__libc_init_array+0x1e>
 80058f8:	08009cd4 	.word	0x08009cd4
 80058fc:	08009cd4 	.word	0x08009cd4
 8005900:	08009cd4 	.word	0x08009cd4
 8005904:	08009cd8 	.word	0x08009cd8

08005908 <__retarget_lock_init_recursive>:
 8005908:	4770      	bx	lr

0800590a <__retarget_lock_acquire_recursive>:
 800590a:	4770      	bx	lr

0800590c <__retarget_lock_release_recursive>:
 800590c:	4770      	bx	lr

0800590e <memchr>:
 800590e:	4603      	mov	r3, r0
 8005910:	b510      	push	{r4, lr}
 8005912:	b2c9      	uxtb	r1, r1
 8005914:	4402      	add	r2, r0
 8005916:	4293      	cmp	r3, r2
 8005918:	4618      	mov	r0, r3
 800591a:	d101      	bne.n	8005920 <memchr+0x12>
 800591c:	2000      	movs	r0, #0
 800591e:	e003      	b.n	8005928 <memchr+0x1a>
 8005920:	7804      	ldrb	r4, [r0, #0]
 8005922:	3301      	adds	r3, #1
 8005924:	428c      	cmp	r4, r1
 8005926:	d1f6      	bne.n	8005916 <memchr+0x8>
 8005928:	bd10      	pop	{r4, pc}

0800592a <memcpy>:
 800592a:	440a      	add	r2, r1
 800592c:	4291      	cmp	r1, r2
 800592e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005932:	d100      	bne.n	8005936 <memcpy+0xc>
 8005934:	4770      	bx	lr
 8005936:	b510      	push	{r4, lr}
 8005938:	f811 4b01 	ldrb.w	r4, [r1], #1
 800593c:	4291      	cmp	r1, r2
 800593e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005942:	d1f9      	bne.n	8005938 <memcpy+0xe>
 8005944:	bd10      	pop	{r4, pc}
	...

08005948 <nanf>:
 8005948:	4800      	ldr	r0, [pc, #0]	@ (800594c <nanf+0x4>)
 800594a:	4770      	bx	lr
 800594c:	7fc00000 	.word	0x7fc00000

08005950 <quorem>:
 8005950:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005954:	6903      	ldr	r3, [r0, #16]
 8005956:	690c      	ldr	r4, [r1, #16]
 8005958:	4607      	mov	r7, r0
 800595a:	42a3      	cmp	r3, r4
 800595c:	db7e      	blt.n	8005a5c <quorem+0x10c>
 800595e:	3c01      	subs	r4, #1
 8005960:	00a3      	lsls	r3, r4, #2
 8005962:	f100 0514 	add.w	r5, r0, #20
 8005966:	f101 0814 	add.w	r8, r1, #20
 800596a:	9300      	str	r3, [sp, #0]
 800596c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005970:	9301      	str	r3, [sp, #4]
 8005972:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005976:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800597a:	3301      	adds	r3, #1
 800597c:	429a      	cmp	r2, r3
 800597e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005982:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005986:	d32e      	bcc.n	80059e6 <quorem+0x96>
 8005988:	f04f 0a00 	mov.w	sl, #0
 800598c:	46c4      	mov	ip, r8
 800598e:	46ae      	mov	lr, r5
 8005990:	46d3      	mov	fp, sl
 8005992:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005996:	b298      	uxth	r0, r3
 8005998:	fb06 a000 	mla	r0, r6, r0, sl
 800599c:	0c1b      	lsrs	r3, r3, #16
 800599e:	0c02      	lsrs	r2, r0, #16
 80059a0:	fb06 2303 	mla	r3, r6, r3, r2
 80059a4:	f8de 2000 	ldr.w	r2, [lr]
 80059a8:	b280      	uxth	r0, r0
 80059aa:	b292      	uxth	r2, r2
 80059ac:	1a12      	subs	r2, r2, r0
 80059ae:	445a      	add	r2, fp
 80059b0:	f8de 0000 	ldr.w	r0, [lr]
 80059b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80059be:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80059c2:	b292      	uxth	r2, r2
 80059c4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80059c8:	45e1      	cmp	r9, ip
 80059ca:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80059ce:	f84e 2b04 	str.w	r2, [lr], #4
 80059d2:	d2de      	bcs.n	8005992 <quorem+0x42>
 80059d4:	9b00      	ldr	r3, [sp, #0]
 80059d6:	58eb      	ldr	r3, [r5, r3]
 80059d8:	b92b      	cbnz	r3, 80059e6 <quorem+0x96>
 80059da:	9b01      	ldr	r3, [sp, #4]
 80059dc:	3b04      	subs	r3, #4
 80059de:	429d      	cmp	r5, r3
 80059e0:	461a      	mov	r2, r3
 80059e2:	d32f      	bcc.n	8005a44 <quorem+0xf4>
 80059e4:	613c      	str	r4, [r7, #16]
 80059e6:	4638      	mov	r0, r7
 80059e8:	f001 f9c8 	bl	8006d7c <__mcmp>
 80059ec:	2800      	cmp	r0, #0
 80059ee:	db25      	blt.n	8005a3c <quorem+0xec>
 80059f0:	4629      	mov	r1, r5
 80059f2:	2000      	movs	r0, #0
 80059f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80059f8:	f8d1 c000 	ldr.w	ip, [r1]
 80059fc:	fa1f fe82 	uxth.w	lr, r2
 8005a00:	fa1f f38c 	uxth.w	r3, ip
 8005a04:	eba3 030e 	sub.w	r3, r3, lr
 8005a08:	4403      	add	r3, r0
 8005a0a:	0c12      	lsrs	r2, r2, #16
 8005a0c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005a10:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a1a:	45c1      	cmp	r9, r8
 8005a1c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005a20:	f841 3b04 	str.w	r3, [r1], #4
 8005a24:	d2e6      	bcs.n	80059f4 <quorem+0xa4>
 8005a26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a2e:	b922      	cbnz	r2, 8005a3a <quorem+0xea>
 8005a30:	3b04      	subs	r3, #4
 8005a32:	429d      	cmp	r5, r3
 8005a34:	461a      	mov	r2, r3
 8005a36:	d30b      	bcc.n	8005a50 <quorem+0x100>
 8005a38:	613c      	str	r4, [r7, #16]
 8005a3a:	3601      	adds	r6, #1
 8005a3c:	4630      	mov	r0, r6
 8005a3e:	b003      	add	sp, #12
 8005a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a44:	6812      	ldr	r2, [r2, #0]
 8005a46:	3b04      	subs	r3, #4
 8005a48:	2a00      	cmp	r2, #0
 8005a4a:	d1cb      	bne.n	80059e4 <quorem+0x94>
 8005a4c:	3c01      	subs	r4, #1
 8005a4e:	e7c6      	b.n	80059de <quorem+0x8e>
 8005a50:	6812      	ldr	r2, [r2, #0]
 8005a52:	3b04      	subs	r3, #4
 8005a54:	2a00      	cmp	r2, #0
 8005a56:	d1ef      	bne.n	8005a38 <quorem+0xe8>
 8005a58:	3c01      	subs	r4, #1
 8005a5a:	e7ea      	b.n	8005a32 <quorem+0xe2>
 8005a5c:	2000      	movs	r0, #0
 8005a5e:	e7ee      	b.n	8005a3e <quorem+0xee>

08005a60 <_dtoa_r>:
 8005a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a64:	4614      	mov	r4, r2
 8005a66:	461d      	mov	r5, r3
 8005a68:	69c7      	ldr	r7, [r0, #28]
 8005a6a:	b097      	sub	sp, #92	@ 0x5c
 8005a6c:	4681      	mov	r9, r0
 8005a6e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005a72:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005a74:	b97f      	cbnz	r7, 8005a96 <_dtoa_r+0x36>
 8005a76:	2010      	movs	r0, #16
 8005a78:	f000 fe0e 	bl	8006698 <malloc>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	f8c9 001c 	str.w	r0, [r9, #28]
 8005a82:	b920      	cbnz	r0, 8005a8e <_dtoa_r+0x2e>
 8005a84:	21ef      	movs	r1, #239	@ 0xef
 8005a86:	4bac      	ldr	r3, [pc, #688]	@ (8005d38 <_dtoa_r+0x2d8>)
 8005a88:	48ac      	ldr	r0, [pc, #688]	@ (8005d3c <_dtoa_r+0x2dc>)
 8005a8a:	f002 ffa5 	bl	80089d8 <__assert_func>
 8005a8e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005a92:	6007      	str	r7, [r0, #0]
 8005a94:	60c7      	str	r7, [r0, #12]
 8005a96:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005a9a:	6819      	ldr	r1, [r3, #0]
 8005a9c:	b159      	cbz	r1, 8005ab6 <_dtoa_r+0x56>
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	4093      	lsls	r3, r2
 8005aa4:	604a      	str	r2, [r1, #4]
 8005aa6:	608b      	str	r3, [r1, #8]
 8005aa8:	4648      	mov	r0, r9
 8005aaa:	f000 feeb 	bl	8006884 <_Bfree>
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005ab4:	601a      	str	r2, [r3, #0]
 8005ab6:	1e2b      	subs	r3, r5, #0
 8005ab8:	bfaf      	iteee	ge
 8005aba:	2300      	movge	r3, #0
 8005abc:	2201      	movlt	r2, #1
 8005abe:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005ac2:	9307      	strlt	r3, [sp, #28]
 8005ac4:	bfa8      	it	ge
 8005ac6:	6033      	strge	r3, [r6, #0]
 8005ac8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005acc:	4b9c      	ldr	r3, [pc, #624]	@ (8005d40 <_dtoa_r+0x2e0>)
 8005ace:	bfb8      	it	lt
 8005ad0:	6032      	strlt	r2, [r6, #0]
 8005ad2:	ea33 0308 	bics.w	r3, r3, r8
 8005ad6:	d112      	bne.n	8005afe <_dtoa_r+0x9e>
 8005ad8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005adc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005ade:	6013      	str	r3, [r2, #0]
 8005ae0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005ae4:	4323      	orrs	r3, r4
 8005ae6:	f000 855e 	beq.w	80065a6 <_dtoa_r+0xb46>
 8005aea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005aec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005d44 <_dtoa_r+0x2e4>
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f000 8560 	beq.w	80065b6 <_dtoa_r+0xb56>
 8005af6:	f10a 0303 	add.w	r3, sl, #3
 8005afa:	f000 bd5a 	b.w	80065b2 <_dtoa_r+0xb52>
 8005afe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b02:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005b06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	f7fa ff4b 	bl	80009a8 <__aeabi_dcmpeq>
 8005b12:	4607      	mov	r7, r0
 8005b14:	b158      	cbz	r0, 8005b2e <_dtoa_r+0xce>
 8005b16:	2301      	movs	r3, #1
 8005b18:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005b1a:	6013      	str	r3, [r2, #0]
 8005b1c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005b1e:	b113      	cbz	r3, 8005b26 <_dtoa_r+0xc6>
 8005b20:	4b89      	ldr	r3, [pc, #548]	@ (8005d48 <_dtoa_r+0x2e8>)
 8005b22:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005b24:	6013      	str	r3, [r2, #0]
 8005b26:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005d4c <_dtoa_r+0x2ec>
 8005b2a:	f000 bd44 	b.w	80065b6 <_dtoa_r+0xb56>
 8005b2e:	ab14      	add	r3, sp, #80	@ 0x50
 8005b30:	9301      	str	r3, [sp, #4]
 8005b32:	ab15      	add	r3, sp, #84	@ 0x54
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	4648      	mov	r0, r9
 8005b38:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005b3c:	f001 fa36 	bl	8006fac <__d2b>
 8005b40:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005b44:	9003      	str	r0, [sp, #12]
 8005b46:	2e00      	cmp	r6, #0
 8005b48:	d078      	beq.n	8005c3c <_dtoa_r+0x1dc>
 8005b4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b50:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005b54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b58:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005b5c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005b60:	9712      	str	r7, [sp, #72]	@ 0x48
 8005b62:	4619      	mov	r1, r3
 8005b64:	2200      	movs	r2, #0
 8005b66:	4b7a      	ldr	r3, [pc, #488]	@ (8005d50 <_dtoa_r+0x2f0>)
 8005b68:	f7fa fafe 	bl	8000168 <__aeabi_dsub>
 8005b6c:	a36c      	add	r3, pc, #432	@ (adr r3, 8005d20 <_dtoa_r+0x2c0>)
 8005b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b72:	f7fa fcb1 	bl	80004d8 <__aeabi_dmul>
 8005b76:	a36c      	add	r3, pc, #432	@ (adr r3, 8005d28 <_dtoa_r+0x2c8>)
 8005b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7c:	f7fa faf6 	bl	800016c <__adddf3>
 8005b80:	4604      	mov	r4, r0
 8005b82:	4630      	mov	r0, r6
 8005b84:	460d      	mov	r5, r1
 8005b86:	f7fa fc3d 	bl	8000404 <__aeabi_i2d>
 8005b8a:	a369      	add	r3, pc, #420	@ (adr r3, 8005d30 <_dtoa_r+0x2d0>)
 8005b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b90:	f7fa fca2 	bl	80004d8 <__aeabi_dmul>
 8005b94:	4602      	mov	r2, r0
 8005b96:	460b      	mov	r3, r1
 8005b98:	4620      	mov	r0, r4
 8005b9a:	4629      	mov	r1, r5
 8005b9c:	f7fa fae6 	bl	800016c <__adddf3>
 8005ba0:	4604      	mov	r4, r0
 8005ba2:	460d      	mov	r5, r1
 8005ba4:	f7fa ff48 	bl	8000a38 <__aeabi_d2iz>
 8005ba8:	2200      	movs	r2, #0
 8005baa:	4607      	mov	r7, r0
 8005bac:	2300      	movs	r3, #0
 8005bae:	4620      	mov	r0, r4
 8005bb0:	4629      	mov	r1, r5
 8005bb2:	f7fa ff03 	bl	80009bc <__aeabi_dcmplt>
 8005bb6:	b140      	cbz	r0, 8005bca <_dtoa_r+0x16a>
 8005bb8:	4638      	mov	r0, r7
 8005bba:	f7fa fc23 	bl	8000404 <__aeabi_i2d>
 8005bbe:	4622      	mov	r2, r4
 8005bc0:	462b      	mov	r3, r5
 8005bc2:	f7fa fef1 	bl	80009a8 <__aeabi_dcmpeq>
 8005bc6:	b900      	cbnz	r0, 8005bca <_dtoa_r+0x16a>
 8005bc8:	3f01      	subs	r7, #1
 8005bca:	2f16      	cmp	r7, #22
 8005bcc:	d854      	bhi.n	8005c78 <_dtoa_r+0x218>
 8005bce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bd2:	4b60      	ldr	r3, [pc, #384]	@ (8005d54 <_dtoa_r+0x2f4>)
 8005bd4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bdc:	f7fa feee 	bl	80009bc <__aeabi_dcmplt>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	d04b      	beq.n	8005c7c <_dtoa_r+0x21c>
 8005be4:	2300      	movs	r3, #0
 8005be6:	3f01      	subs	r7, #1
 8005be8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005bea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005bec:	1b9b      	subs	r3, r3, r6
 8005bee:	1e5a      	subs	r2, r3, #1
 8005bf0:	bf49      	itett	mi
 8005bf2:	f1c3 0301 	rsbmi	r3, r3, #1
 8005bf6:	2300      	movpl	r3, #0
 8005bf8:	9304      	strmi	r3, [sp, #16]
 8005bfa:	2300      	movmi	r3, #0
 8005bfc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bfe:	bf54      	ite	pl
 8005c00:	9304      	strpl	r3, [sp, #16]
 8005c02:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005c04:	2f00      	cmp	r7, #0
 8005c06:	db3b      	blt.n	8005c80 <_dtoa_r+0x220>
 8005c08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c0a:	970e      	str	r7, [sp, #56]	@ 0x38
 8005c0c:	443b      	add	r3, r7
 8005c0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c10:	2300      	movs	r3, #0
 8005c12:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c14:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c16:	2b09      	cmp	r3, #9
 8005c18:	d865      	bhi.n	8005ce6 <_dtoa_r+0x286>
 8005c1a:	2b05      	cmp	r3, #5
 8005c1c:	bfc4      	itt	gt
 8005c1e:	3b04      	subgt	r3, #4
 8005c20:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005c22:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c24:	bfc8      	it	gt
 8005c26:	2400      	movgt	r4, #0
 8005c28:	f1a3 0302 	sub.w	r3, r3, #2
 8005c2c:	bfd8      	it	le
 8005c2e:	2401      	movle	r4, #1
 8005c30:	2b03      	cmp	r3, #3
 8005c32:	d864      	bhi.n	8005cfe <_dtoa_r+0x29e>
 8005c34:	e8df f003 	tbb	[pc, r3]
 8005c38:	2c385553 	.word	0x2c385553
 8005c3c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005c40:	441e      	add	r6, r3
 8005c42:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005c46:	2b20      	cmp	r3, #32
 8005c48:	bfc1      	itttt	gt
 8005c4a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005c4e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005c52:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005c56:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005c5a:	bfd6      	itet	le
 8005c5c:	f1c3 0320 	rsble	r3, r3, #32
 8005c60:	ea48 0003 	orrgt.w	r0, r8, r3
 8005c64:	fa04 f003 	lslle.w	r0, r4, r3
 8005c68:	f7fa fbbc 	bl	80003e4 <__aeabi_ui2d>
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005c72:	3e01      	subs	r6, #1
 8005c74:	9212      	str	r2, [sp, #72]	@ 0x48
 8005c76:	e774      	b.n	8005b62 <_dtoa_r+0x102>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e7b5      	b.n	8005be8 <_dtoa_r+0x188>
 8005c7c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005c7e:	e7b4      	b.n	8005bea <_dtoa_r+0x18a>
 8005c80:	9b04      	ldr	r3, [sp, #16]
 8005c82:	1bdb      	subs	r3, r3, r7
 8005c84:	9304      	str	r3, [sp, #16]
 8005c86:	427b      	negs	r3, r7
 8005c88:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c8e:	e7c1      	b.n	8005c14 <_dtoa_r+0x1b4>
 8005c90:	2301      	movs	r3, #1
 8005c92:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c94:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c96:	eb07 0b03 	add.w	fp, r7, r3
 8005c9a:	f10b 0301 	add.w	r3, fp, #1
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	9308      	str	r3, [sp, #32]
 8005ca2:	bfb8      	it	lt
 8005ca4:	2301      	movlt	r3, #1
 8005ca6:	e006      	b.n	8005cb6 <_dtoa_r+0x256>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005cac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	dd28      	ble.n	8005d04 <_dtoa_r+0x2a4>
 8005cb2:	469b      	mov	fp, r3
 8005cb4:	9308      	str	r3, [sp, #32]
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	2204      	movs	r2, #4
 8005cba:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005cbe:	f102 0514 	add.w	r5, r2, #20
 8005cc2:	429d      	cmp	r5, r3
 8005cc4:	d926      	bls.n	8005d14 <_dtoa_r+0x2b4>
 8005cc6:	6041      	str	r1, [r0, #4]
 8005cc8:	4648      	mov	r0, r9
 8005cca:	f000 fd9b 	bl	8006804 <_Balloc>
 8005cce:	4682      	mov	sl, r0
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	d143      	bne.n	8005d5c <_dtoa_r+0x2fc>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	f240 11af 	movw	r1, #431	@ 0x1af
 8005cda:	4b1f      	ldr	r3, [pc, #124]	@ (8005d58 <_dtoa_r+0x2f8>)
 8005cdc:	e6d4      	b.n	8005a88 <_dtoa_r+0x28>
 8005cde:	2300      	movs	r3, #0
 8005ce0:	e7e3      	b.n	8005caa <_dtoa_r+0x24a>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	e7d5      	b.n	8005c92 <_dtoa_r+0x232>
 8005ce6:	2401      	movs	r4, #1
 8005ce8:	2300      	movs	r3, #0
 8005cea:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005cec:	9320      	str	r3, [sp, #128]	@ 0x80
 8005cee:	f04f 3bff 	mov.w	fp, #4294967295
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	2312      	movs	r3, #18
 8005cf6:	f8cd b020 	str.w	fp, [sp, #32]
 8005cfa:	9221      	str	r2, [sp, #132]	@ 0x84
 8005cfc:	e7db      	b.n	8005cb6 <_dtoa_r+0x256>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d02:	e7f4      	b.n	8005cee <_dtoa_r+0x28e>
 8005d04:	f04f 0b01 	mov.w	fp, #1
 8005d08:	465b      	mov	r3, fp
 8005d0a:	f8cd b020 	str.w	fp, [sp, #32]
 8005d0e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005d12:	e7d0      	b.n	8005cb6 <_dtoa_r+0x256>
 8005d14:	3101      	adds	r1, #1
 8005d16:	0052      	lsls	r2, r2, #1
 8005d18:	e7d1      	b.n	8005cbe <_dtoa_r+0x25e>
 8005d1a:	bf00      	nop
 8005d1c:	f3af 8000 	nop.w
 8005d20:	636f4361 	.word	0x636f4361
 8005d24:	3fd287a7 	.word	0x3fd287a7
 8005d28:	8b60c8b3 	.word	0x8b60c8b3
 8005d2c:	3fc68a28 	.word	0x3fc68a28
 8005d30:	509f79fb 	.word	0x509f79fb
 8005d34:	3fd34413 	.word	0x3fd34413
 8005d38:	080098ce 	.word	0x080098ce
 8005d3c:	080098e5 	.word	0x080098e5
 8005d40:	7ff00000 	.word	0x7ff00000
 8005d44:	080098ca 	.word	0x080098ca
 8005d48:	080099d1 	.word	0x080099d1
 8005d4c:	080099d0 	.word	0x080099d0
 8005d50:	3ff80000 	.word	0x3ff80000
 8005d54:	08009ab0 	.word	0x08009ab0
 8005d58:	0800993d 	.word	0x0800993d
 8005d5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005d60:	6018      	str	r0, [r3, #0]
 8005d62:	9b08      	ldr	r3, [sp, #32]
 8005d64:	2b0e      	cmp	r3, #14
 8005d66:	f200 80a1 	bhi.w	8005eac <_dtoa_r+0x44c>
 8005d6a:	2c00      	cmp	r4, #0
 8005d6c:	f000 809e 	beq.w	8005eac <_dtoa_r+0x44c>
 8005d70:	2f00      	cmp	r7, #0
 8005d72:	dd33      	ble.n	8005ddc <_dtoa_r+0x37c>
 8005d74:	4b9c      	ldr	r3, [pc, #624]	@ (8005fe8 <_dtoa_r+0x588>)
 8005d76:	f007 020f 	and.w	r2, r7, #15
 8005d7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d7e:	05f8      	lsls	r0, r7, #23
 8005d80:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005d84:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005d88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005d8c:	d516      	bpl.n	8005dbc <_dtoa_r+0x35c>
 8005d8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d92:	4b96      	ldr	r3, [pc, #600]	@ (8005fec <_dtoa_r+0x58c>)
 8005d94:	2603      	movs	r6, #3
 8005d96:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d9a:	f7fa fcc7 	bl	800072c <__aeabi_ddiv>
 8005d9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005da2:	f004 040f 	and.w	r4, r4, #15
 8005da6:	4d91      	ldr	r5, [pc, #580]	@ (8005fec <_dtoa_r+0x58c>)
 8005da8:	b954      	cbnz	r4, 8005dc0 <_dtoa_r+0x360>
 8005daa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005dae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005db2:	f7fa fcbb 	bl	800072c <__aeabi_ddiv>
 8005db6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005dba:	e028      	b.n	8005e0e <_dtoa_r+0x3ae>
 8005dbc:	2602      	movs	r6, #2
 8005dbe:	e7f2      	b.n	8005da6 <_dtoa_r+0x346>
 8005dc0:	07e1      	lsls	r1, r4, #31
 8005dc2:	d508      	bpl.n	8005dd6 <_dtoa_r+0x376>
 8005dc4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005dc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005dcc:	f7fa fb84 	bl	80004d8 <__aeabi_dmul>
 8005dd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005dd4:	3601      	adds	r6, #1
 8005dd6:	1064      	asrs	r4, r4, #1
 8005dd8:	3508      	adds	r5, #8
 8005dda:	e7e5      	b.n	8005da8 <_dtoa_r+0x348>
 8005ddc:	f000 80af 	beq.w	8005f3e <_dtoa_r+0x4de>
 8005de0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005de4:	427c      	negs	r4, r7
 8005de6:	4b80      	ldr	r3, [pc, #512]	@ (8005fe8 <_dtoa_r+0x588>)
 8005de8:	f004 020f 	and.w	r2, r4, #15
 8005dec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df4:	f7fa fb70 	bl	80004d8 <__aeabi_dmul>
 8005df8:	2602      	movs	r6, #2
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e00:	4d7a      	ldr	r5, [pc, #488]	@ (8005fec <_dtoa_r+0x58c>)
 8005e02:	1124      	asrs	r4, r4, #4
 8005e04:	2c00      	cmp	r4, #0
 8005e06:	f040 808f 	bne.w	8005f28 <_dtoa_r+0x4c8>
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1d3      	bne.n	8005db6 <_dtoa_r+0x356>
 8005e0e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005e12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f000 8094 	beq.w	8005f42 <_dtoa_r+0x4e2>
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	4629      	mov	r1, r5
 8005e20:	4b73      	ldr	r3, [pc, #460]	@ (8005ff0 <_dtoa_r+0x590>)
 8005e22:	f7fa fdcb 	bl	80009bc <__aeabi_dcmplt>
 8005e26:	2800      	cmp	r0, #0
 8005e28:	f000 808b 	beq.w	8005f42 <_dtoa_r+0x4e2>
 8005e2c:	9b08      	ldr	r3, [sp, #32]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f000 8087 	beq.w	8005f42 <_dtoa_r+0x4e2>
 8005e34:	f1bb 0f00 	cmp.w	fp, #0
 8005e38:	dd34      	ble.n	8005ea4 <_dtoa_r+0x444>
 8005e3a:	4620      	mov	r0, r4
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	4629      	mov	r1, r5
 8005e40:	4b6c      	ldr	r3, [pc, #432]	@ (8005ff4 <_dtoa_r+0x594>)
 8005e42:	f7fa fb49 	bl	80004d8 <__aeabi_dmul>
 8005e46:	465c      	mov	r4, fp
 8005e48:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e4c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005e50:	3601      	adds	r6, #1
 8005e52:	4630      	mov	r0, r6
 8005e54:	f7fa fad6 	bl	8000404 <__aeabi_i2d>
 8005e58:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005e5c:	f7fa fb3c 	bl	80004d8 <__aeabi_dmul>
 8005e60:	2200      	movs	r2, #0
 8005e62:	4b65      	ldr	r3, [pc, #404]	@ (8005ff8 <_dtoa_r+0x598>)
 8005e64:	f7fa f982 	bl	800016c <__adddf3>
 8005e68:	4605      	mov	r5, r0
 8005e6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005e6e:	2c00      	cmp	r4, #0
 8005e70:	d16a      	bne.n	8005f48 <_dtoa_r+0x4e8>
 8005e72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e76:	2200      	movs	r2, #0
 8005e78:	4b60      	ldr	r3, [pc, #384]	@ (8005ffc <_dtoa_r+0x59c>)
 8005e7a:	f7fa f975 	bl	8000168 <__aeabi_dsub>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e86:	462a      	mov	r2, r5
 8005e88:	4633      	mov	r3, r6
 8005e8a:	f7fa fdb5 	bl	80009f8 <__aeabi_dcmpgt>
 8005e8e:	2800      	cmp	r0, #0
 8005e90:	f040 8298 	bne.w	80063c4 <_dtoa_r+0x964>
 8005e94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e98:	462a      	mov	r2, r5
 8005e9a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005e9e:	f7fa fd8d 	bl	80009bc <__aeabi_dcmplt>
 8005ea2:	bb38      	cbnz	r0, 8005ef4 <_dtoa_r+0x494>
 8005ea4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005ea8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005eac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f2c0 8157 	blt.w	8006162 <_dtoa_r+0x702>
 8005eb4:	2f0e      	cmp	r7, #14
 8005eb6:	f300 8154 	bgt.w	8006162 <_dtoa_r+0x702>
 8005eba:	4b4b      	ldr	r3, [pc, #300]	@ (8005fe8 <_dtoa_r+0x588>)
 8005ebc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ec0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ec4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005ec8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f280 80e5 	bge.w	800609a <_dtoa_r+0x63a>
 8005ed0:	9b08      	ldr	r3, [sp, #32]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f300 80e1 	bgt.w	800609a <_dtoa_r+0x63a>
 8005ed8:	d10c      	bne.n	8005ef4 <_dtoa_r+0x494>
 8005eda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	4b46      	ldr	r3, [pc, #280]	@ (8005ffc <_dtoa_r+0x59c>)
 8005ee2:	f7fa faf9 	bl	80004d8 <__aeabi_dmul>
 8005ee6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005eea:	f7fa fd7b 	bl	80009e4 <__aeabi_dcmpge>
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	f000 8266 	beq.w	80063c0 <_dtoa_r+0x960>
 8005ef4:	2400      	movs	r4, #0
 8005ef6:	4625      	mov	r5, r4
 8005ef8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005efa:	4656      	mov	r6, sl
 8005efc:	ea6f 0803 	mvn.w	r8, r3
 8005f00:	2700      	movs	r7, #0
 8005f02:	4621      	mov	r1, r4
 8005f04:	4648      	mov	r0, r9
 8005f06:	f000 fcbd 	bl	8006884 <_Bfree>
 8005f0a:	2d00      	cmp	r5, #0
 8005f0c:	f000 80bd 	beq.w	800608a <_dtoa_r+0x62a>
 8005f10:	b12f      	cbz	r7, 8005f1e <_dtoa_r+0x4be>
 8005f12:	42af      	cmp	r7, r5
 8005f14:	d003      	beq.n	8005f1e <_dtoa_r+0x4be>
 8005f16:	4639      	mov	r1, r7
 8005f18:	4648      	mov	r0, r9
 8005f1a:	f000 fcb3 	bl	8006884 <_Bfree>
 8005f1e:	4629      	mov	r1, r5
 8005f20:	4648      	mov	r0, r9
 8005f22:	f000 fcaf 	bl	8006884 <_Bfree>
 8005f26:	e0b0      	b.n	800608a <_dtoa_r+0x62a>
 8005f28:	07e2      	lsls	r2, r4, #31
 8005f2a:	d505      	bpl.n	8005f38 <_dtoa_r+0x4d8>
 8005f2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f30:	f7fa fad2 	bl	80004d8 <__aeabi_dmul>
 8005f34:	2301      	movs	r3, #1
 8005f36:	3601      	adds	r6, #1
 8005f38:	1064      	asrs	r4, r4, #1
 8005f3a:	3508      	adds	r5, #8
 8005f3c:	e762      	b.n	8005e04 <_dtoa_r+0x3a4>
 8005f3e:	2602      	movs	r6, #2
 8005f40:	e765      	b.n	8005e0e <_dtoa_r+0x3ae>
 8005f42:	46b8      	mov	r8, r7
 8005f44:	9c08      	ldr	r4, [sp, #32]
 8005f46:	e784      	b.n	8005e52 <_dtoa_r+0x3f2>
 8005f48:	4b27      	ldr	r3, [pc, #156]	@ (8005fe8 <_dtoa_r+0x588>)
 8005f4a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005f50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f54:	4454      	add	r4, sl
 8005f56:	2900      	cmp	r1, #0
 8005f58:	d054      	beq.n	8006004 <_dtoa_r+0x5a4>
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	4928      	ldr	r1, [pc, #160]	@ (8006000 <_dtoa_r+0x5a0>)
 8005f5e:	f7fa fbe5 	bl	800072c <__aeabi_ddiv>
 8005f62:	4633      	mov	r3, r6
 8005f64:	462a      	mov	r2, r5
 8005f66:	f7fa f8ff 	bl	8000168 <__aeabi_dsub>
 8005f6a:	4656      	mov	r6, sl
 8005f6c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005f70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f74:	f7fa fd60 	bl	8000a38 <__aeabi_d2iz>
 8005f78:	4605      	mov	r5, r0
 8005f7a:	f7fa fa43 	bl	8000404 <__aeabi_i2d>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	460b      	mov	r3, r1
 8005f82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f86:	f7fa f8ef 	bl	8000168 <__aeabi_dsub>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	3530      	adds	r5, #48	@ 0x30
 8005f90:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f94:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005f98:	f806 5b01 	strb.w	r5, [r6], #1
 8005f9c:	f7fa fd0e 	bl	80009bc <__aeabi_dcmplt>
 8005fa0:	2800      	cmp	r0, #0
 8005fa2:	d172      	bne.n	800608a <_dtoa_r+0x62a>
 8005fa4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fa8:	2000      	movs	r0, #0
 8005faa:	4911      	ldr	r1, [pc, #68]	@ (8005ff0 <_dtoa_r+0x590>)
 8005fac:	f7fa f8dc 	bl	8000168 <__aeabi_dsub>
 8005fb0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005fb4:	f7fa fd02 	bl	80009bc <__aeabi_dcmplt>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	f040 80b4 	bne.w	8006126 <_dtoa_r+0x6c6>
 8005fbe:	42a6      	cmp	r6, r4
 8005fc0:	f43f af70 	beq.w	8005ea4 <_dtoa_r+0x444>
 8005fc4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005fc8:	2200      	movs	r2, #0
 8005fca:	4b0a      	ldr	r3, [pc, #40]	@ (8005ff4 <_dtoa_r+0x594>)
 8005fcc:	f7fa fa84 	bl	80004d8 <__aeabi_dmul>
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005fd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fda:	4b06      	ldr	r3, [pc, #24]	@ (8005ff4 <_dtoa_r+0x594>)
 8005fdc:	f7fa fa7c 	bl	80004d8 <__aeabi_dmul>
 8005fe0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005fe4:	e7c4      	b.n	8005f70 <_dtoa_r+0x510>
 8005fe6:	bf00      	nop
 8005fe8:	08009ab0 	.word	0x08009ab0
 8005fec:	08009a88 	.word	0x08009a88
 8005ff0:	3ff00000 	.word	0x3ff00000
 8005ff4:	40240000 	.word	0x40240000
 8005ff8:	401c0000 	.word	0x401c0000
 8005ffc:	40140000 	.word	0x40140000
 8006000:	3fe00000 	.word	0x3fe00000
 8006004:	4631      	mov	r1, r6
 8006006:	4628      	mov	r0, r5
 8006008:	f7fa fa66 	bl	80004d8 <__aeabi_dmul>
 800600c:	4656      	mov	r6, sl
 800600e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006012:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006014:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006018:	f7fa fd0e 	bl	8000a38 <__aeabi_d2iz>
 800601c:	4605      	mov	r5, r0
 800601e:	f7fa f9f1 	bl	8000404 <__aeabi_i2d>
 8006022:	4602      	mov	r2, r0
 8006024:	460b      	mov	r3, r1
 8006026:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800602a:	f7fa f89d 	bl	8000168 <__aeabi_dsub>
 800602e:	4602      	mov	r2, r0
 8006030:	460b      	mov	r3, r1
 8006032:	3530      	adds	r5, #48	@ 0x30
 8006034:	f806 5b01 	strb.w	r5, [r6], #1
 8006038:	42a6      	cmp	r6, r4
 800603a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800603e:	f04f 0200 	mov.w	r2, #0
 8006042:	d124      	bne.n	800608e <_dtoa_r+0x62e>
 8006044:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006048:	4bae      	ldr	r3, [pc, #696]	@ (8006304 <_dtoa_r+0x8a4>)
 800604a:	f7fa f88f 	bl	800016c <__adddf3>
 800604e:	4602      	mov	r2, r0
 8006050:	460b      	mov	r3, r1
 8006052:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006056:	f7fa fccf 	bl	80009f8 <__aeabi_dcmpgt>
 800605a:	2800      	cmp	r0, #0
 800605c:	d163      	bne.n	8006126 <_dtoa_r+0x6c6>
 800605e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006062:	2000      	movs	r0, #0
 8006064:	49a7      	ldr	r1, [pc, #668]	@ (8006304 <_dtoa_r+0x8a4>)
 8006066:	f7fa f87f 	bl	8000168 <__aeabi_dsub>
 800606a:	4602      	mov	r2, r0
 800606c:	460b      	mov	r3, r1
 800606e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006072:	f7fa fca3 	bl	80009bc <__aeabi_dcmplt>
 8006076:	2800      	cmp	r0, #0
 8006078:	f43f af14 	beq.w	8005ea4 <_dtoa_r+0x444>
 800607c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800607e:	1e73      	subs	r3, r6, #1
 8006080:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006082:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006086:	2b30      	cmp	r3, #48	@ 0x30
 8006088:	d0f8      	beq.n	800607c <_dtoa_r+0x61c>
 800608a:	4647      	mov	r7, r8
 800608c:	e03b      	b.n	8006106 <_dtoa_r+0x6a6>
 800608e:	4b9e      	ldr	r3, [pc, #632]	@ (8006308 <_dtoa_r+0x8a8>)
 8006090:	f7fa fa22 	bl	80004d8 <__aeabi_dmul>
 8006094:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006098:	e7bc      	b.n	8006014 <_dtoa_r+0x5b4>
 800609a:	4656      	mov	r6, sl
 800609c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80060a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060a4:	4620      	mov	r0, r4
 80060a6:	4629      	mov	r1, r5
 80060a8:	f7fa fb40 	bl	800072c <__aeabi_ddiv>
 80060ac:	f7fa fcc4 	bl	8000a38 <__aeabi_d2iz>
 80060b0:	4680      	mov	r8, r0
 80060b2:	f7fa f9a7 	bl	8000404 <__aeabi_i2d>
 80060b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ba:	f7fa fa0d 	bl	80004d8 <__aeabi_dmul>
 80060be:	4602      	mov	r2, r0
 80060c0:	460b      	mov	r3, r1
 80060c2:	4620      	mov	r0, r4
 80060c4:	4629      	mov	r1, r5
 80060c6:	f7fa f84f 	bl	8000168 <__aeabi_dsub>
 80060ca:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80060ce:	9d08      	ldr	r5, [sp, #32]
 80060d0:	f806 4b01 	strb.w	r4, [r6], #1
 80060d4:	eba6 040a 	sub.w	r4, r6, sl
 80060d8:	42a5      	cmp	r5, r4
 80060da:	4602      	mov	r2, r0
 80060dc:	460b      	mov	r3, r1
 80060de:	d133      	bne.n	8006148 <_dtoa_r+0x6e8>
 80060e0:	f7fa f844 	bl	800016c <__adddf3>
 80060e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060e8:	4604      	mov	r4, r0
 80060ea:	460d      	mov	r5, r1
 80060ec:	f7fa fc84 	bl	80009f8 <__aeabi_dcmpgt>
 80060f0:	b9c0      	cbnz	r0, 8006124 <_dtoa_r+0x6c4>
 80060f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060f6:	4620      	mov	r0, r4
 80060f8:	4629      	mov	r1, r5
 80060fa:	f7fa fc55 	bl	80009a8 <__aeabi_dcmpeq>
 80060fe:	b110      	cbz	r0, 8006106 <_dtoa_r+0x6a6>
 8006100:	f018 0f01 	tst.w	r8, #1
 8006104:	d10e      	bne.n	8006124 <_dtoa_r+0x6c4>
 8006106:	4648      	mov	r0, r9
 8006108:	9903      	ldr	r1, [sp, #12]
 800610a:	f000 fbbb 	bl	8006884 <_Bfree>
 800610e:	2300      	movs	r3, #0
 8006110:	7033      	strb	r3, [r6, #0]
 8006112:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006114:	3701      	adds	r7, #1
 8006116:	601f      	str	r7, [r3, #0]
 8006118:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800611a:	2b00      	cmp	r3, #0
 800611c:	f000 824b 	beq.w	80065b6 <_dtoa_r+0xb56>
 8006120:	601e      	str	r6, [r3, #0]
 8006122:	e248      	b.n	80065b6 <_dtoa_r+0xb56>
 8006124:	46b8      	mov	r8, r7
 8006126:	4633      	mov	r3, r6
 8006128:	461e      	mov	r6, r3
 800612a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800612e:	2a39      	cmp	r2, #57	@ 0x39
 8006130:	d106      	bne.n	8006140 <_dtoa_r+0x6e0>
 8006132:	459a      	cmp	sl, r3
 8006134:	d1f8      	bne.n	8006128 <_dtoa_r+0x6c8>
 8006136:	2230      	movs	r2, #48	@ 0x30
 8006138:	f108 0801 	add.w	r8, r8, #1
 800613c:	f88a 2000 	strb.w	r2, [sl]
 8006140:	781a      	ldrb	r2, [r3, #0]
 8006142:	3201      	adds	r2, #1
 8006144:	701a      	strb	r2, [r3, #0]
 8006146:	e7a0      	b.n	800608a <_dtoa_r+0x62a>
 8006148:	2200      	movs	r2, #0
 800614a:	4b6f      	ldr	r3, [pc, #444]	@ (8006308 <_dtoa_r+0x8a8>)
 800614c:	f7fa f9c4 	bl	80004d8 <__aeabi_dmul>
 8006150:	2200      	movs	r2, #0
 8006152:	2300      	movs	r3, #0
 8006154:	4604      	mov	r4, r0
 8006156:	460d      	mov	r5, r1
 8006158:	f7fa fc26 	bl	80009a8 <__aeabi_dcmpeq>
 800615c:	2800      	cmp	r0, #0
 800615e:	d09f      	beq.n	80060a0 <_dtoa_r+0x640>
 8006160:	e7d1      	b.n	8006106 <_dtoa_r+0x6a6>
 8006162:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006164:	2a00      	cmp	r2, #0
 8006166:	f000 80ea 	beq.w	800633e <_dtoa_r+0x8de>
 800616a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800616c:	2a01      	cmp	r2, #1
 800616e:	f300 80cd 	bgt.w	800630c <_dtoa_r+0x8ac>
 8006172:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006174:	2a00      	cmp	r2, #0
 8006176:	f000 80c1 	beq.w	80062fc <_dtoa_r+0x89c>
 800617a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800617e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006180:	9e04      	ldr	r6, [sp, #16]
 8006182:	9a04      	ldr	r2, [sp, #16]
 8006184:	2101      	movs	r1, #1
 8006186:	441a      	add	r2, r3
 8006188:	9204      	str	r2, [sp, #16]
 800618a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800618c:	4648      	mov	r0, r9
 800618e:	441a      	add	r2, r3
 8006190:	9209      	str	r2, [sp, #36]	@ 0x24
 8006192:	f000 fc75 	bl	8006a80 <__i2b>
 8006196:	4605      	mov	r5, r0
 8006198:	b166      	cbz	r6, 80061b4 <_dtoa_r+0x754>
 800619a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800619c:	2b00      	cmp	r3, #0
 800619e:	dd09      	ble.n	80061b4 <_dtoa_r+0x754>
 80061a0:	42b3      	cmp	r3, r6
 80061a2:	bfa8      	it	ge
 80061a4:	4633      	movge	r3, r6
 80061a6:	9a04      	ldr	r2, [sp, #16]
 80061a8:	1af6      	subs	r6, r6, r3
 80061aa:	1ad2      	subs	r2, r2, r3
 80061ac:	9204      	str	r2, [sp, #16]
 80061ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80061b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061b6:	b30b      	cbz	r3, 80061fc <_dtoa_r+0x79c>
 80061b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f000 80c6 	beq.w	800634c <_dtoa_r+0x8ec>
 80061c0:	2c00      	cmp	r4, #0
 80061c2:	f000 80c0 	beq.w	8006346 <_dtoa_r+0x8e6>
 80061c6:	4629      	mov	r1, r5
 80061c8:	4622      	mov	r2, r4
 80061ca:	4648      	mov	r0, r9
 80061cc:	f000 fd10 	bl	8006bf0 <__pow5mult>
 80061d0:	9a03      	ldr	r2, [sp, #12]
 80061d2:	4601      	mov	r1, r0
 80061d4:	4605      	mov	r5, r0
 80061d6:	4648      	mov	r0, r9
 80061d8:	f000 fc68 	bl	8006aac <__multiply>
 80061dc:	9903      	ldr	r1, [sp, #12]
 80061de:	4680      	mov	r8, r0
 80061e0:	4648      	mov	r0, r9
 80061e2:	f000 fb4f 	bl	8006884 <_Bfree>
 80061e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061e8:	1b1b      	subs	r3, r3, r4
 80061ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80061ec:	f000 80b1 	beq.w	8006352 <_dtoa_r+0x8f2>
 80061f0:	4641      	mov	r1, r8
 80061f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061f4:	4648      	mov	r0, r9
 80061f6:	f000 fcfb 	bl	8006bf0 <__pow5mult>
 80061fa:	9003      	str	r0, [sp, #12]
 80061fc:	2101      	movs	r1, #1
 80061fe:	4648      	mov	r0, r9
 8006200:	f000 fc3e 	bl	8006a80 <__i2b>
 8006204:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006206:	4604      	mov	r4, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	f000 81d8 	beq.w	80065be <_dtoa_r+0xb5e>
 800620e:	461a      	mov	r2, r3
 8006210:	4601      	mov	r1, r0
 8006212:	4648      	mov	r0, r9
 8006214:	f000 fcec 	bl	8006bf0 <__pow5mult>
 8006218:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800621a:	4604      	mov	r4, r0
 800621c:	2b01      	cmp	r3, #1
 800621e:	f300 809f 	bgt.w	8006360 <_dtoa_r+0x900>
 8006222:	9b06      	ldr	r3, [sp, #24]
 8006224:	2b00      	cmp	r3, #0
 8006226:	f040 8097 	bne.w	8006358 <_dtoa_r+0x8f8>
 800622a:	9b07      	ldr	r3, [sp, #28]
 800622c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006230:	2b00      	cmp	r3, #0
 8006232:	f040 8093 	bne.w	800635c <_dtoa_r+0x8fc>
 8006236:	9b07      	ldr	r3, [sp, #28]
 8006238:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800623c:	0d1b      	lsrs	r3, r3, #20
 800623e:	051b      	lsls	r3, r3, #20
 8006240:	b133      	cbz	r3, 8006250 <_dtoa_r+0x7f0>
 8006242:	9b04      	ldr	r3, [sp, #16]
 8006244:	3301      	adds	r3, #1
 8006246:	9304      	str	r3, [sp, #16]
 8006248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800624a:	3301      	adds	r3, #1
 800624c:	9309      	str	r3, [sp, #36]	@ 0x24
 800624e:	2301      	movs	r3, #1
 8006250:	930a      	str	r3, [sp, #40]	@ 0x28
 8006252:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 81b8 	beq.w	80065ca <_dtoa_r+0xb6a>
 800625a:	6923      	ldr	r3, [r4, #16]
 800625c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006260:	6918      	ldr	r0, [r3, #16]
 8006262:	f000 fbc1 	bl	80069e8 <__hi0bits>
 8006266:	f1c0 0020 	rsb	r0, r0, #32
 800626a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800626c:	4418      	add	r0, r3
 800626e:	f010 001f 	ands.w	r0, r0, #31
 8006272:	f000 8082 	beq.w	800637a <_dtoa_r+0x91a>
 8006276:	f1c0 0320 	rsb	r3, r0, #32
 800627a:	2b04      	cmp	r3, #4
 800627c:	dd73      	ble.n	8006366 <_dtoa_r+0x906>
 800627e:	9b04      	ldr	r3, [sp, #16]
 8006280:	f1c0 001c 	rsb	r0, r0, #28
 8006284:	4403      	add	r3, r0
 8006286:	9304      	str	r3, [sp, #16]
 8006288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800628a:	4406      	add	r6, r0
 800628c:	4403      	add	r3, r0
 800628e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006290:	9b04      	ldr	r3, [sp, #16]
 8006292:	2b00      	cmp	r3, #0
 8006294:	dd05      	ble.n	80062a2 <_dtoa_r+0x842>
 8006296:	461a      	mov	r2, r3
 8006298:	4648      	mov	r0, r9
 800629a:	9903      	ldr	r1, [sp, #12]
 800629c:	f000 fd02 	bl	8006ca4 <__lshift>
 80062a0:	9003      	str	r0, [sp, #12]
 80062a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	dd05      	ble.n	80062b4 <_dtoa_r+0x854>
 80062a8:	4621      	mov	r1, r4
 80062aa:	461a      	mov	r2, r3
 80062ac:	4648      	mov	r0, r9
 80062ae:	f000 fcf9 	bl	8006ca4 <__lshift>
 80062b2:	4604      	mov	r4, r0
 80062b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d061      	beq.n	800637e <_dtoa_r+0x91e>
 80062ba:	4621      	mov	r1, r4
 80062bc:	9803      	ldr	r0, [sp, #12]
 80062be:	f000 fd5d 	bl	8006d7c <__mcmp>
 80062c2:	2800      	cmp	r0, #0
 80062c4:	da5b      	bge.n	800637e <_dtoa_r+0x91e>
 80062c6:	2300      	movs	r3, #0
 80062c8:	220a      	movs	r2, #10
 80062ca:	4648      	mov	r0, r9
 80062cc:	9903      	ldr	r1, [sp, #12]
 80062ce:	f000 fafb 	bl	80068c8 <__multadd>
 80062d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062d4:	f107 38ff 	add.w	r8, r7, #4294967295
 80062d8:	9003      	str	r0, [sp, #12]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 8177 	beq.w	80065ce <_dtoa_r+0xb6e>
 80062e0:	4629      	mov	r1, r5
 80062e2:	2300      	movs	r3, #0
 80062e4:	220a      	movs	r2, #10
 80062e6:	4648      	mov	r0, r9
 80062e8:	f000 faee 	bl	80068c8 <__multadd>
 80062ec:	f1bb 0f00 	cmp.w	fp, #0
 80062f0:	4605      	mov	r5, r0
 80062f2:	dc6f      	bgt.n	80063d4 <_dtoa_r+0x974>
 80062f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	dc49      	bgt.n	800638e <_dtoa_r+0x92e>
 80062fa:	e06b      	b.n	80063d4 <_dtoa_r+0x974>
 80062fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80062fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006302:	e73c      	b.n	800617e <_dtoa_r+0x71e>
 8006304:	3fe00000 	.word	0x3fe00000
 8006308:	40240000 	.word	0x40240000
 800630c:	9b08      	ldr	r3, [sp, #32]
 800630e:	1e5c      	subs	r4, r3, #1
 8006310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006312:	42a3      	cmp	r3, r4
 8006314:	db09      	blt.n	800632a <_dtoa_r+0x8ca>
 8006316:	1b1c      	subs	r4, r3, r4
 8006318:	9b08      	ldr	r3, [sp, #32]
 800631a:	2b00      	cmp	r3, #0
 800631c:	f6bf af30 	bge.w	8006180 <_dtoa_r+0x720>
 8006320:	9b04      	ldr	r3, [sp, #16]
 8006322:	9a08      	ldr	r2, [sp, #32]
 8006324:	1a9e      	subs	r6, r3, r2
 8006326:	2300      	movs	r3, #0
 8006328:	e72b      	b.n	8006182 <_dtoa_r+0x722>
 800632a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800632c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800632e:	1ae3      	subs	r3, r4, r3
 8006330:	441a      	add	r2, r3
 8006332:	940a      	str	r4, [sp, #40]	@ 0x28
 8006334:	9e04      	ldr	r6, [sp, #16]
 8006336:	2400      	movs	r4, #0
 8006338:	9b08      	ldr	r3, [sp, #32]
 800633a:	920e      	str	r2, [sp, #56]	@ 0x38
 800633c:	e721      	b.n	8006182 <_dtoa_r+0x722>
 800633e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006340:	9e04      	ldr	r6, [sp, #16]
 8006342:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006344:	e728      	b.n	8006198 <_dtoa_r+0x738>
 8006346:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800634a:	e751      	b.n	80061f0 <_dtoa_r+0x790>
 800634c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800634e:	9903      	ldr	r1, [sp, #12]
 8006350:	e750      	b.n	80061f4 <_dtoa_r+0x794>
 8006352:	f8cd 800c 	str.w	r8, [sp, #12]
 8006356:	e751      	b.n	80061fc <_dtoa_r+0x79c>
 8006358:	2300      	movs	r3, #0
 800635a:	e779      	b.n	8006250 <_dtoa_r+0x7f0>
 800635c:	9b06      	ldr	r3, [sp, #24]
 800635e:	e777      	b.n	8006250 <_dtoa_r+0x7f0>
 8006360:	2300      	movs	r3, #0
 8006362:	930a      	str	r3, [sp, #40]	@ 0x28
 8006364:	e779      	b.n	800625a <_dtoa_r+0x7fa>
 8006366:	d093      	beq.n	8006290 <_dtoa_r+0x830>
 8006368:	9a04      	ldr	r2, [sp, #16]
 800636a:	331c      	adds	r3, #28
 800636c:	441a      	add	r2, r3
 800636e:	9204      	str	r2, [sp, #16]
 8006370:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006372:	441e      	add	r6, r3
 8006374:	441a      	add	r2, r3
 8006376:	9209      	str	r2, [sp, #36]	@ 0x24
 8006378:	e78a      	b.n	8006290 <_dtoa_r+0x830>
 800637a:	4603      	mov	r3, r0
 800637c:	e7f4      	b.n	8006368 <_dtoa_r+0x908>
 800637e:	9b08      	ldr	r3, [sp, #32]
 8006380:	46b8      	mov	r8, r7
 8006382:	2b00      	cmp	r3, #0
 8006384:	dc20      	bgt.n	80063c8 <_dtoa_r+0x968>
 8006386:	469b      	mov	fp, r3
 8006388:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800638a:	2b02      	cmp	r3, #2
 800638c:	dd1e      	ble.n	80063cc <_dtoa_r+0x96c>
 800638e:	f1bb 0f00 	cmp.w	fp, #0
 8006392:	f47f adb1 	bne.w	8005ef8 <_dtoa_r+0x498>
 8006396:	4621      	mov	r1, r4
 8006398:	465b      	mov	r3, fp
 800639a:	2205      	movs	r2, #5
 800639c:	4648      	mov	r0, r9
 800639e:	f000 fa93 	bl	80068c8 <__multadd>
 80063a2:	4601      	mov	r1, r0
 80063a4:	4604      	mov	r4, r0
 80063a6:	9803      	ldr	r0, [sp, #12]
 80063a8:	f000 fce8 	bl	8006d7c <__mcmp>
 80063ac:	2800      	cmp	r0, #0
 80063ae:	f77f ada3 	ble.w	8005ef8 <_dtoa_r+0x498>
 80063b2:	4656      	mov	r6, sl
 80063b4:	2331      	movs	r3, #49	@ 0x31
 80063b6:	f108 0801 	add.w	r8, r8, #1
 80063ba:	f806 3b01 	strb.w	r3, [r6], #1
 80063be:	e59f      	b.n	8005f00 <_dtoa_r+0x4a0>
 80063c0:	46b8      	mov	r8, r7
 80063c2:	9c08      	ldr	r4, [sp, #32]
 80063c4:	4625      	mov	r5, r4
 80063c6:	e7f4      	b.n	80063b2 <_dtoa_r+0x952>
 80063c8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80063cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	f000 8101 	beq.w	80065d6 <_dtoa_r+0xb76>
 80063d4:	2e00      	cmp	r6, #0
 80063d6:	dd05      	ble.n	80063e4 <_dtoa_r+0x984>
 80063d8:	4629      	mov	r1, r5
 80063da:	4632      	mov	r2, r6
 80063dc:	4648      	mov	r0, r9
 80063de:	f000 fc61 	bl	8006ca4 <__lshift>
 80063e2:	4605      	mov	r5, r0
 80063e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d05c      	beq.n	80064a4 <_dtoa_r+0xa44>
 80063ea:	4648      	mov	r0, r9
 80063ec:	6869      	ldr	r1, [r5, #4]
 80063ee:	f000 fa09 	bl	8006804 <_Balloc>
 80063f2:	4606      	mov	r6, r0
 80063f4:	b928      	cbnz	r0, 8006402 <_dtoa_r+0x9a2>
 80063f6:	4602      	mov	r2, r0
 80063f8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80063fc:	4b80      	ldr	r3, [pc, #512]	@ (8006600 <_dtoa_r+0xba0>)
 80063fe:	f7ff bb43 	b.w	8005a88 <_dtoa_r+0x28>
 8006402:	692a      	ldr	r2, [r5, #16]
 8006404:	f105 010c 	add.w	r1, r5, #12
 8006408:	3202      	adds	r2, #2
 800640a:	0092      	lsls	r2, r2, #2
 800640c:	300c      	adds	r0, #12
 800640e:	f7ff fa8c 	bl	800592a <memcpy>
 8006412:	2201      	movs	r2, #1
 8006414:	4631      	mov	r1, r6
 8006416:	4648      	mov	r0, r9
 8006418:	f000 fc44 	bl	8006ca4 <__lshift>
 800641c:	462f      	mov	r7, r5
 800641e:	4605      	mov	r5, r0
 8006420:	f10a 0301 	add.w	r3, sl, #1
 8006424:	9304      	str	r3, [sp, #16]
 8006426:	eb0a 030b 	add.w	r3, sl, fp
 800642a:	930a      	str	r3, [sp, #40]	@ 0x28
 800642c:	9b06      	ldr	r3, [sp, #24]
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	9309      	str	r3, [sp, #36]	@ 0x24
 8006434:	9b04      	ldr	r3, [sp, #16]
 8006436:	4621      	mov	r1, r4
 8006438:	9803      	ldr	r0, [sp, #12]
 800643a:	f103 3bff 	add.w	fp, r3, #4294967295
 800643e:	f7ff fa87 	bl	8005950 <quorem>
 8006442:	4603      	mov	r3, r0
 8006444:	4639      	mov	r1, r7
 8006446:	3330      	adds	r3, #48	@ 0x30
 8006448:	9006      	str	r0, [sp, #24]
 800644a:	9803      	ldr	r0, [sp, #12]
 800644c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800644e:	f000 fc95 	bl	8006d7c <__mcmp>
 8006452:	462a      	mov	r2, r5
 8006454:	9008      	str	r0, [sp, #32]
 8006456:	4621      	mov	r1, r4
 8006458:	4648      	mov	r0, r9
 800645a:	f000 fcab 	bl	8006db4 <__mdiff>
 800645e:	68c2      	ldr	r2, [r0, #12]
 8006460:	4606      	mov	r6, r0
 8006462:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006464:	bb02      	cbnz	r2, 80064a8 <_dtoa_r+0xa48>
 8006466:	4601      	mov	r1, r0
 8006468:	9803      	ldr	r0, [sp, #12]
 800646a:	f000 fc87 	bl	8006d7c <__mcmp>
 800646e:	4602      	mov	r2, r0
 8006470:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006472:	4631      	mov	r1, r6
 8006474:	4648      	mov	r0, r9
 8006476:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800647a:	f000 fa03 	bl	8006884 <_Bfree>
 800647e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006480:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006482:	9e04      	ldr	r6, [sp, #16]
 8006484:	ea42 0103 	orr.w	r1, r2, r3
 8006488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800648a:	4319      	orrs	r1, r3
 800648c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800648e:	d10d      	bne.n	80064ac <_dtoa_r+0xa4c>
 8006490:	2b39      	cmp	r3, #57	@ 0x39
 8006492:	d027      	beq.n	80064e4 <_dtoa_r+0xa84>
 8006494:	9a08      	ldr	r2, [sp, #32]
 8006496:	2a00      	cmp	r2, #0
 8006498:	dd01      	ble.n	800649e <_dtoa_r+0xa3e>
 800649a:	9b06      	ldr	r3, [sp, #24]
 800649c:	3331      	adds	r3, #49	@ 0x31
 800649e:	f88b 3000 	strb.w	r3, [fp]
 80064a2:	e52e      	b.n	8005f02 <_dtoa_r+0x4a2>
 80064a4:	4628      	mov	r0, r5
 80064a6:	e7b9      	b.n	800641c <_dtoa_r+0x9bc>
 80064a8:	2201      	movs	r2, #1
 80064aa:	e7e2      	b.n	8006472 <_dtoa_r+0xa12>
 80064ac:	9908      	ldr	r1, [sp, #32]
 80064ae:	2900      	cmp	r1, #0
 80064b0:	db04      	blt.n	80064bc <_dtoa_r+0xa5c>
 80064b2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80064b4:	4301      	orrs	r1, r0
 80064b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064b8:	4301      	orrs	r1, r0
 80064ba:	d120      	bne.n	80064fe <_dtoa_r+0xa9e>
 80064bc:	2a00      	cmp	r2, #0
 80064be:	ddee      	ble.n	800649e <_dtoa_r+0xa3e>
 80064c0:	2201      	movs	r2, #1
 80064c2:	9903      	ldr	r1, [sp, #12]
 80064c4:	4648      	mov	r0, r9
 80064c6:	9304      	str	r3, [sp, #16]
 80064c8:	f000 fbec 	bl	8006ca4 <__lshift>
 80064cc:	4621      	mov	r1, r4
 80064ce:	9003      	str	r0, [sp, #12]
 80064d0:	f000 fc54 	bl	8006d7c <__mcmp>
 80064d4:	2800      	cmp	r0, #0
 80064d6:	9b04      	ldr	r3, [sp, #16]
 80064d8:	dc02      	bgt.n	80064e0 <_dtoa_r+0xa80>
 80064da:	d1e0      	bne.n	800649e <_dtoa_r+0xa3e>
 80064dc:	07da      	lsls	r2, r3, #31
 80064de:	d5de      	bpl.n	800649e <_dtoa_r+0xa3e>
 80064e0:	2b39      	cmp	r3, #57	@ 0x39
 80064e2:	d1da      	bne.n	800649a <_dtoa_r+0xa3a>
 80064e4:	2339      	movs	r3, #57	@ 0x39
 80064e6:	f88b 3000 	strb.w	r3, [fp]
 80064ea:	4633      	mov	r3, r6
 80064ec:	461e      	mov	r6, r3
 80064ee:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80064f2:	3b01      	subs	r3, #1
 80064f4:	2a39      	cmp	r2, #57	@ 0x39
 80064f6:	d04e      	beq.n	8006596 <_dtoa_r+0xb36>
 80064f8:	3201      	adds	r2, #1
 80064fa:	701a      	strb	r2, [r3, #0]
 80064fc:	e501      	b.n	8005f02 <_dtoa_r+0x4a2>
 80064fe:	2a00      	cmp	r2, #0
 8006500:	dd03      	ble.n	800650a <_dtoa_r+0xaaa>
 8006502:	2b39      	cmp	r3, #57	@ 0x39
 8006504:	d0ee      	beq.n	80064e4 <_dtoa_r+0xa84>
 8006506:	3301      	adds	r3, #1
 8006508:	e7c9      	b.n	800649e <_dtoa_r+0xa3e>
 800650a:	9a04      	ldr	r2, [sp, #16]
 800650c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800650e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006512:	428a      	cmp	r2, r1
 8006514:	d028      	beq.n	8006568 <_dtoa_r+0xb08>
 8006516:	2300      	movs	r3, #0
 8006518:	220a      	movs	r2, #10
 800651a:	9903      	ldr	r1, [sp, #12]
 800651c:	4648      	mov	r0, r9
 800651e:	f000 f9d3 	bl	80068c8 <__multadd>
 8006522:	42af      	cmp	r7, r5
 8006524:	9003      	str	r0, [sp, #12]
 8006526:	f04f 0300 	mov.w	r3, #0
 800652a:	f04f 020a 	mov.w	r2, #10
 800652e:	4639      	mov	r1, r7
 8006530:	4648      	mov	r0, r9
 8006532:	d107      	bne.n	8006544 <_dtoa_r+0xae4>
 8006534:	f000 f9c8 	bl	80068c8 <__multadd>
 8006538:	4607      	mov	r7, r0
 800653a:	4605      	mov	r5, r0
 800653c:	9b04      	ldr	r3, [sp, #16]
 800653e:	3301      	adds	r3, #1
 8006540:	9304      	str	r3, [sp, #16]
 8006542:	e777      	b.n	8006434 <_dtoa_r+0x9d4>
 8006544:	f000 f9c0 	bl	80068c8 <__multadd>
 8006548:	4629      	mov	r1, r5
 800654a:	4607      	mov	r7, r0
 800654c:	2300      	movs	r3, #0
 800654e:	220a      	movs	r2, #10
 8006550:	4648      	mov	r0, r9
 8006552:	f000 f9b9 	bl	80068c8 <__multadd>
 8006556:	4605      	mov	r5, r0
 8006558:	e7f0      	b.n	800653c <_dtoa_r+0xadc>
 800655a:	f1bb 0f00 	cmp.w	fp, #0
 800655e:	bfcc      	ite	gt
 8006560:	465e      	movgt	r6, fp
 8006562:	2601      	movle	r6, #1
 8006564:	2700      	movs	r7, #0
 8006566:	4456      	add	r6, sl
 8006568:	2201      	movs	r2, #1
 800656a:	9903      	ldr	r1, [sp, #12]
 800656c:	4648      	mov	r0, r9
 800656e:	9304      	str	r3, [sp, #16]
 8006570:	f000 fb98 	bl	8006ca4 <__lshift>
 8006574:	4621      	mov	r1, r4
 8006576:	9003      	str	r0, [sp, #12]
 8006578:	f000 fc00 	bl	8006d7c <__mcmp>
 800657c:	2800      	cmp	r0, #0
 800657e:	dcb4      	bgt.n	80064ea <_dtoa_r+0xa8a>
 8006580:	d102      	bne.n	8006588 <_dtoa_r+0xb28>
 8006582:	9b04      	ldr	r3, [sp, #16]
 8006584:	07db      	lsls	r3, r3, #31
 8006586:	d4b0      	bmi.n	80064ea <_dtoa_r+0xa8a>
 8006588:	4633      	mov	r3, r6
 800658a:	461e      	mov	r6, r3
 800658c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006590:	2a30      	cmp	r2, #48	@ 0x30
 8006592:	d0fa      	beq.n	800658a <_dtoa_r+0xb2a>
 8006594:	e4b5      	b.n	8005f02 <_dtoa_r+0x4a2>
 8006596:	459a      	cmp	sl, r3
 8006598:	d1a8      	bne.n	80064ec <_dtoa_r+0xa8c>
 800659a:	2331      	movs	r3, #49	@ 0x31
 800659c:	f108 0801 	add.w	r8, r8, #1
 80065a0:	f88a 3000 	strb.w	r3, [sl]
 80065a4:	e4ad      	b.n	8005f02 <_dtoa_r+0x4a2>
 80065a6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80065a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006604 <_dtoa_r+0xba4>
 80065ac:	b11b      	cbz	r3, 80065b6 <_dtoa_r+0xb56>
 80065ae:	f10a 0308 	add.w	r3, sl, #8
 80065b2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80065b4:	6013      	str	r3, [r2, #0]
 80065b6:	4650      	mov	r0, sl
 80065b8:	b017      	add	sp, #92	@ 0x5c
 80065ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065be:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	f77f ae2e 	ble.w	8006222 <_dtoa_r+0x7c2>
 80065c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80065ca:	2001      	movs	r0, #1
 80065cc:	e64d      	b.n	800626a <_dtoa_r+0x80a>
 80065ce:	f1bb 0f00 	cmp.w	fp, #0
 80065d2:	f77f aed9 	ble.w	8006388 <_dtoa_r+0x928>
 80065d6:	4656      	mov	r6, sl
 80065d8:	4621      	mov	r1, r4
 80065da:	9803      	ldr	r0, [sp, #12]
 80065dc:	f7ff f9b8 	bl	8005950 <quorem>
 80065e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80065e4:	f806 3b01 	strb.w	r3, [r6], #1
 80065e8:	eba6 020a 	sub.w	r2, r6, sl
 80065ec:	4593      	cmp	fp, r2
 80065ee:	ddb4      	ble.n	800655a <_dtoa_r+0xafa>
 80065f0:	2300      	movs	r3, #0
 80065f2:	220a      	movs	r2, #10
 80065f4:	4648      	mov	r0, r9
 80065f6:	9903      	ldr	r1, [sp, #12]
 80065f8:	f000 f966 	bl	80068c8 <__multadd>
 80065fc:	9003      	str	r0, [sp, #12]
 80065fe:	e7eb      	b.n	80065d8 <_dtoa_r+0xb78>
 8006600:	0800993d 	.word	0x0800993d
 8006604:	080098c1 	.word	0x080098c1

08006608 <_free_r>:
 8006608:	b538      	push	{r3, r4, r5, lr}
 800660a:	4605      	mov	r5, r0
 800660c:	2900      	cmp	r1, #0
 800660e:	d040      	beq.n	8006692 <_free_r+0x8a>
 8006610:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006614:	1f0c      	subs	r4, r1, #4
 8006616:	2b00      	cmp	r3, #0
 8006618:	bfb8      	it	lt
 800661a:	18e4      	addlt	r4, r4, r3
 800661c:	f000 f8e6 	bl	80067ec <__malloc_lock>
 8006620:	4a1c      	ldr	r2, [pc, #112]	@ (8006694 <_free_r+0x8c>)
 8006622:	6813      	ldr	r3, [r2, #0]
 8006624:	b933      	cbnz	r3, 8006634 <_free_r+0x2c>
 8006626:	6063      	str	r3, [r4, #4]
 8006628:	6014      	str	r4, [r2, #0]
 800662a:	4628      	mov	r0, r5
 800662c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006630:	f000 b8e2 	b.w	80067f8 <__malloc_unlock>
 8006634:	42a3      	cmp	r3, r4
 8006636:	d908      	bls.n	800664a <_free_r+0x42>
 8006638:	6820      	ldr	r0, [r4, #0]
 800663a:	1821      	adds	r1, r4, r0
 800663c:	428b      	cmp	r3, r1
 800663e:	bf01      	itttt	eq
 8006640:	6819      	ldreq	r1, [r3, #0]
 8006642:	685b      	ldreq	r3, [r3, #4]
 8006644:	1809      	addeq	r1, r1, r0
 8006646:	6021      	streq	r1, [r4, #0]
 8006648:	e7ed      	b.n	8006626 <_free_r+0x1e>
 800664a:	461a      	mov	r2, r3
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	b10b      	cbz	r3, 8006654 <_free_r+0x4c>
 8006650:	42a3      	cmp	r3, r4
 8006652:	d9fa      	bls.n	800664a <_free_r+0x42>
 8006654:	6811      	ldr	r1, [r2, #0]
 8006656:	1850      	adds	r0, r2, r1
 8006658:	42a0      	cmp	r0, r4
 800665a:	d10b      	bne.n	8006674 <_free_r+0x6c>
 800665c:	6820      	ldr	r0, [r4, #0]
 800665e:	4401      	add	r1, r0
 8006660:	1850      	adds	r0, r2, r1
 8006662:	4283      	cmp	r3, r0
 8006664:	6011      	str	r1, [r2, #0]
 8006666:	d1e0      	bne.n	800662a <_free_r+0x22>
 8006668:	6818      	ldr	r0, [r3, #0]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	4408      	add	r0, r1
 800666e:	6010      	str	r0, [r2, #0]
 8006670:	6053      	str	r3, [r2, #4]
 8006672:	e7da      	b.n	800662a <_free_r+0x22>
 8006674:	d902      	bls.n	800667c <_free_r+0x74>
 8006676:	230c      	movs	r3, #12
 8006678:	602b      	str	r3, [r5, #0]
 800667a:	e7d6      	b.n	800662a <_free_r+0x22>
 800667c:	6820      	ldr	r0, [r4, #0]
 800667e:	1821      	adds	r1, r4, r0
 8006680:	428b      	cmp	r3, r1
 8006682:	bf01      	itttt	eq
 8006684:	6819      	ldreq	r1, [r3, #0]
 8006686:	685b      	ldreq	r3, [r3, #4]
 8006688:	1809      	addeq	r1, r1, r0
 800668a:	6021      	streq	r1, [r4, #0]
 800668c:	6063      	str	r3, [r4, #4]
 800668e:	6054      	str	r4, [r2, #4]
 8006690:	e7cb      	b.n	800662a <_free_r+0x22>
 8006692:	bd38      	pop	{r3, r4, r5, pc}
 8006694:	200006f8 	.word	0x200006f8

08006698 <malloc>:
 8006698:	4b02      	ldr	r3, [pc, #8]	@ (80066a4 <malloc+0xc>)
 800669a:	4601      	mov	r1, r0
 800669c:	6818      	ldr	r0, [r3, #0]
 800669e:	f000 b825 	b.w	80066ec <_malloc_r>
 80066a2:	bf00      	nop
 80066a4:	20000030 	.word	0x20000030

080066a8 <sbrk_aligned>:
 80066a8:	b570      	push	{r4, r5, r6, lr}
 80066aa:	4e0f      	ldr	r6, [pc, #60]	@ (80066e8 <sbrk_aligned+0x40>)
 80066ac:	460c      	mov	r4, r1
 80066ae:	6831      	ldr	r1, [r6, #0]
 80066b0:	4605      	mov	r5, r0
 80066b2:	b911      	cbnz	r1, 80066ba <sbrk_aligned+0x12>
 80066b4:	f002 f97a 	bl	80089ac <_sbrk_r>
 80066b8:	6030      	str	r0, [r6, #0]
 80066ba:	4621      	mov	r1, r4
 80066bc:	4628      	mov	r0, r5
 80066be:	f002 f975 	bl	80089ac <_sbrk_r>
 80066c2:	1c43      	adds	r3, r0, #1
 80066c4:	d103      	bne.n	80066ce <sbrk_aligned+0x26>
 80066c6:	f04f 34ff 	mov.w	r4, #4294967295
 80066ca:	4620      	mov	r0, r4
 80066cc:	bd70      	pop	{r4, r5, r6, pc}
 80066ce:	1cc4      	adds	r4, r0, #3
 80066d0:	f024 0403 	bic.w	r4, r4, #3
 80066d4:	42a0      	cmp	r0, r4
 80066d6:	d0f8      	beq.n	80066ca <sbrk_aligned+0x22>
 80066d8:	1a21      	subs	r1, r4, r0
 80066da:	4628      	mov	r0, r5
 80066dc:	f002 f966 	bl	80089ac <_sbrk_r>
 80066e0:	3001      	adds	r0, #1
 80066e2:	d1f2      	bne.n	80066ca <sbrk_aligned+0x22>
 80066e4:	e7ef      	b.n	80066c6 <sbrk_aligned+0x1e>
 80066e6:	bf00      	nop
 80066e8:	200006f4 	.word	0x200006f4

080066ec <_malloc_r>:
 80066ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f0:	1ccd      	adds	r5, r1, #3
 80066f2:	f025 0503 	bic.w	r5, r5, #3
 80066f6:	3508      	adds	r5, #8
 80066f8:	2d0c      	cmp	r5, #12
 80066fa:	bf38      	it	cc
 80066fc:	250c      	movcc	r5, #12
 80066fe:	2d00      	cmp	r5, #0
 8006700:	4606      	mov	r6, r0
 8006702:	db01      	blt.n	8006708 <_malloc_r+0x1c>
 8006704:	42a9      	cmp	r1, r5
 8006706:	d904      	bls.n	8006712 <_malloc_r+0x26>
 8006708:	230c      	movs	r3, #12
 800670a:	6033      	str	r3, [r6, #0]
 800670c:	2000      	movs	r0, #0
 800670e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006712:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80067e8 <_malloc_r+0xfc>
 8006716:	f000 f869 	bl	80067ec <__malloc_lock>
 800671a:	f8d8 3000 	ldr.w	r3, [r8]
 800671e:	461c      	mov	r4, r3
 8006720:	bb44      	cbnz	r4, 8006774 <_malloc_r+0x88>
 8006722:	4629      	mov	r1, r5
 8006724:	4630      	mov	r0, r6
 8006726:	f7ff ffbf 	bl	80066a8 <sbrk_aligned>
 800672a:	1c43      	adds	r3, r0, #1
 800672c:	4604      	mov	r4, r0
 800672e:	d158      	bne.n	80067e2 <_malloc_r+0xf6>
 8006730:	f8d8 4000 	ldr.w	r4, [r8]
 8006734:	4627      	mov	r7, r4
 8006736:	2f00      	cmp	r7, #0
 8006738:	d143      	bne.n	80067c2 <_malloc_r+0xd6>
 800673a:	2c00      	cmp	r4, #0
 800673c:	d04b      	beq.n	80067d6 <_malloc_r+0xea>
 800673e:	6823      	ldr	r3, [r4, #0]
 8006740:	4639      	mov	r1, r7
 8006742:	4630      	mov	r0, r6
 8006744:	eb04 0903 	add.w	r9, r4, r3
 8006748:	f002 f930 	bl	80089ac <_sbrk_r>
 800674c:	4581      	cmp	r9, r0
 800674e:	d142      	bne.n	80067d6 <_malloc_r+0xea>
 8006750:	6821      	ldr	r1, [r4, #0]
 8006752:	4630      	mov	r0, r6
 8006754:	1a6d      	subs	r5, r5, r1
 8006756:	4629      	mov	r1, r5
 8006758:	f7ff ffa6 	bl	80066a8 <sbrk_aligned>
 800675c:	3001      	adds	r0, #1
 800675e:	d03a      	beq.n	80067d6 <_malloc_r+0xea>
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	442b      	add	r3, r5
 8006764:	6023      	str	r3, [r4, #0]
 8006766:	f8d8 3000 	ldr.w	r3, [r8]
 800676a:	685a      	ldr	r2, [r3, #4]
 800676c:	bb62      	cbnz	r2, 80067c8 <_malloc_r+0xdc>
 800676e:	f8c8 7000 	str.w	r7, [r8]
 8006772:	e00f      	b.n	8006794 <_malloc_r+0xa8>
 8006774:	6822      	ldr	r2, [r4, #0]
 8006776:	1b52      	subs	r2, r2, r5
 8006778:	d420      	bmi.n	80067bc <_malloc_r+0xd0>
 800677a:	2a0b      	cmp	r2, #11
 800677c:	d917      	bls.n	80067ae <_malloc_r+0xc2>
 800677e:	1961      	adds	r1, r4, r5
 8006780:	42a3      	cmp	r3, r4
 8006782:	6025      	str	r5, [r4, #0]
 8006784:	bf18      	it	ne
 8006786:	6059      	strne	r1, [r3, #4]
 8006788:	6863      	ldr	r3, [r4, #4]
 800678a:	bf08      	it	eq
 800678c:	f8c8 1000 	streq.w	r1, [r8]
 8006790:	5162      	str	r2, [r4, r5]
 8006792:	604b      	str	r3, [r1, #4]
 8006794:	4630      	mov	r0, r6
 8006796:	f000 f82f 	bl	80067f8 <__malloc_unlock>
 800679a:	f104 000b 	add.w	r0, r4, #11
 800679e:	1d23      	adds	r3, r4, #4
 80067a0:	f020 0007 	bic.w	r0, r0, #7
 80067a4:	1ac2      	subs	r2, r0, r3
 80067a6:	bf1c      	itt	ne
 80067a8:	1a1b      	subne	r3, r3, r0
 80067aa:	50a3      	strne	r3, [r4, r2]
 80067ac:	e7af      	b.n	800670e <_malloc_r+0x22>
 80067ae:	6862      	ldr	r2, [r4, #4]
 80067b0:	42a3      	cmp	r3, r4
 80067b2:	bf0c      	ite	eq
 80067b4:	f8c8 2000 	streq.w	r2, [r8]
 80067b8:	605a      	strne	r2, [r3, #4]
 80067ba:	e7eb      	b.n	8006794 <_malloc_r+0xa8>
 80067bc:	4623      	mov	r3, r4
 80067be:	6864      	ldr	r4, [r4, #4]
 80067c0:	e7ae      	b.n	8006720 <_malloc_r+0x34>
 80067c2:	463c      	mov	r4, r7
 80067c4:	687f      	ldr	r7, [r7, #4]
 80067c6:	e7b6      	b.n	8006736 <_malloc_r+0x4a>
 80067c8:	461a      	mov	r2, r3
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	42a3      	cmp	r3, r4
 80067ce:	d1fb      	bne.n	80067c8 <_malloc_r+0xdc>
 80067d0:	2300      	movs	r3, #0
 80067d2:	6053      	str	r3, [r2, #4]
 80067d4:	e7de      	b.n	8006794 <_malloc_r+0xa8>
 80067d6:	230c      	movs	r3, #12
 80067d8:	4630      	mov	r0, r6
 80067da:	6033      	str	r3, [r6, #0]
 80067dc:	f000 f80c 	bl	80067f8 <__malloc_unlock>
 80067e0:	e794      	b.n	800670c <_malloc_r+0x20>
 80067e2:	6005      	str	r5, [r0, #0]
 80067e4:	e7d6      	b.n	8006794 <_malloc_r+0xa8>
 80067e6:	bf00      	nop
 80067e8:	200006f8 	.word	0x200006f8

080067ec <__malloc_lock>:
 80067ec:	4801      	ldr	r0, [pc, #4]	@ (80067f4 <__malloc_lock+0x8>)
 80067ee:	f7ff b88c 	b.w	800590a <__retarget_lock_acquire_recursive>
 80067f2:	bf00      	nop
 80067f4:	200006f0 	.word	0x200006f0

080067f8 <__malloc_unlock>:
 80067f8:	4801      	ldr	r0, [pc, #4]	@ (8006800 <__malloc_unlock+0x8>)
 80067fa:	f7ff b887 	b.w	800590c <__retarget_lock_release_recursive>
 80067fe:	bf00      	nop
 8006800:	200006f0 	.word	0x200006f0

08006804 <_Balloc>:
 8006804:	b570      	push	{r4, r5, r6, lr}
 8006806:	69c6      	ldr	r6, [r0, #28]
 8006808:	4604      	mov	r4, r0
 800680a:	460d      	mov	r5, r1
 800680c:	b976      	cbnz	r6, 800682c <_Balloc+0x28>
 800680e:	2010      	movs	r0, #16
 8006810:	f7ff ff42 	bl	8006698 <malloc>
 8006814:	4602      	mov	r2, r0
 8006816:	61e0      	str	r0, [r4, #28]
 8006818:	b920      	cbnz	r0, 8006824 <_Balloc+0x20>
 800681a:	216b      	movs	r1, #107	@ 0x6b
 800681c:	4b17      	ldr	r3, [pc, #92]	@ (800687c <_Balloc+0x78>)
 800681e:	4818      	ldr	r0, [pc, #96]	@ (8006880 <_Balloc+0x7c>)
 8006820:	f002 f8da 	bl	80089d8 <__assert_func>
 8006824:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006828:	6006      	str	r6, [r0, #0]
 800682a:	60c6      	str	r6, [r0, #12]
 800682c:	69e6      	ldr	r6, [r4, #28]
 800682e:	68f3      	ldr	r3, [r6, #12]
 8006830:	b183      	cbz	r3, 8006854 <_Balloc+0x50>
 8006832:	69e3      	ldr	r3, [r4, #28]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800683a:	b9b8      	cbnz	r0, 800686c <_Balloc+0x68>
 800683c:	2101      	movs	r1, #1
 800683e:	fa01 f605 	lsl.w	r6, r1, r5
 8006842:	1d72      	adds	r2, r6, #5
 8006844:	4620      	mov	r0, r4
 8006846:	0092      	lsls	r2, r2, #2
 8006848:	f002 f8e4 	bl	8008a14 <_calloc_r>
 800684c:	b160      	cbz	r0, 8006868 <_Balloc+0x64>
 800684e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006852:	e00e      	b.n	8006872 <_Balloc+0x6e>
 8006854:	2221      	movs	r2, #33	@ 0x21
 8006856:	2104      	movs	r1, #4
 8006858:	4620      	mov	r0, r4
 800685a:	f002 f8db 	bl	8008a14 <_calloc_r>
 800685e:	69e3      	ldr	r3, [r4, #28]
 8006860:	60f0      	str	r0, [r6, #12]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1e4      	bne.n	8006832 <_Balloc+0x2e>
 8006868:	2000      	movs	r0, #0
 800686a:	bd70      	pop	{r4, r5, r6, pc}
 800686c:	6802      	ldr	r2, [r0, #0]
 800686e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006872:	2300      	movs	r3, #0
 8006874:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006878:	e7f7      	b.n	800686a <_Balloc+0x66>
 800687a:	bf00      	nop
 800687c:	080098ce 	.word	0x080098ce
 8006880:	0800994e 	.word	0x0800994e

08006884 <_Bfree>:
 8006884:	b570      	push	{r4, r5, r6, lr}
 8006886:	69c6      	ldr	r6, [r0, #28]
 8006888:	4605      	mov	r5, r0
 800688a:	460c      	mov	r4, r1
 800688c:	b976      	cbnz	r6, 80068ac <_Bfree+0x28>
 800688e:	2010      	movs	r0, #16
 8006890:	f7ff ff02 	bl	8006698 <malloc>
 8006894:	4602      	mov	r2, r0
 8006896:	61e8      	str	r0, [r5, #28]
 8006898:	b920      	cbnz	r0, 80068a4 <_Bfree+0x20>
 800689a:	218f      	movs	r1, #143	@ 0x8f
 800689c:	4b08      	ldr	r3, [pc, #32]	@ (80068c0 <_Bfree+0x3c>)
 800689e:	4809      	ldr	r0, [pc, #36]	@ (80068c4 <_Bfree+0x40>)
 80068a0:	f002 f89a 	bl	80089d8 <__assert_func>
 80068a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068a8:	6006      	str	r6, [r0, #0]
 80068aa:	60c6      	str	r6, [r0, #12]
 80068ac:	b13c      	cbz	r4, 80068be <_Bfree+0x3a>
 80068ae:	69eb      	ldr	r3, [r5, #28]
 80068b0:	6862      	ldr	r2, [r4, #4]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80068b8:	6021      	str	r1, [r4, #0]
 80068ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80068be:	bd70      	pop	{r4, r5, r6, pc}
 80068c0:	080098ce 	.word	0x080098ce
 80068c4:	0800994e 	.word	0x0800994e

080068c8 <__multadd>:
 80068c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068cc:	4607      	mov	r7, r0
 80068ce:	460c      	mov	r4, r1
 80068d0:	461e      	mov	r6, r3
 80068d2:	2000      	movs	r0, #0
 80068d4:	690d      	ldr	r5, [r1, #16]
 80068d6:	f101 0c14 	add.w	ip, r1, #20
 80068da:	f8dc 3000 	ldr.w	r3, [ip]
 80068de:	3001      	adds	r0, #1
 80068e0:	b299      	uxth	r1, r3
 80068e2:	fb02 6101 	mla	r1, r2, r1, r6
 80068e6:	0c1e      	lsrs	r6, r3, #16
 80068e8:	0c0b      	lsrs	r3, r1, #16
 80068ea:	fb02 3306 	mla	r3, r2, r6, r3
 80068ee:	b289      	uxth	r1, r1
 80068f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80068f4:	4285      	cmp	r5, r0
 80068f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80068fa:	f84c 1b04 	str.w	r1, [ip], #4
 80068fe:	dcec      	bgt.n	80068da <__multadd+0x12>
 8006900:	b30e      	cbz	r6, 8006946 <__multadd+0x7e>
 8006902:	68a3      	ldr	r3, [r4, #8]
 8006904:	42ab      	cmp	r3, r5
 8006906:	dc19      	bgt.n	800693c <__multadd+0x74>
 8006908:	6861      	ldr	r1, [r4, #4]
 800690a:	4638      	mov	r0, r7
 800690c:	3101      	adds	r1, #1
 800690e:	f7ff ff79 	bl	8006804 <_Balloc>
 8006912:	4680      	mov	r8, r0
 8006914:	b928      	cbnz	r0, 8006922 <__multadd+0x5a>
 8006916:	4602      	mov	r2, r0
 8006918:	21ba      	movs	r1, #186	@ 0xba
 800691a:	4b0c      	ldr	r3, [pc, #48]	@ (800694c <__multadd+0x84>)
 800691c:	480c      	ldr	r0, [pc, #48]	@ (8006950 <__multadd+0x88>)
 800691e:	f002 f85b 	bl	80089d8 <__assert_func>
 8006922:	6922      	ldr	r2, [r4, #16]
 8006924:	f104 010c 	add.w	r1, r4, #12
 8006928:	3202      	adds	r2, #2
 800692a:	0092      	lsls	r2, r2, #2
 800692c:	300c      	adds	r0, #12
 800692e:	f7fe fffc 	bl	800592a <memcpy>
 8006932:	4621      	mov	r1, r4
 8006934:	4638      	mov	r0, r7
 8006936:	f7ff ffa5 	bl	8006884 <_Bfree>
 800693a:	4644      	mov	r4, r8
 800693c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006940:	3501      	adds	r5, #1
 8006942:	615e      	str	r6, [r3, #20]
 8006944:	6125      	str	r5, [r4, #16]
 8006946:	4620      	mov	r0, r4
 8006948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800694c:	0800993d 	.word	0x0800993d
 8006950:	0800994e 	.word	0x0800994e

08006954 <__s2b>:
 8006954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006958:	4615      	mov	r5, r2
 800695a:	2209      	movs	r2, #9
 800695c:	461f      	mov	r7, r3
 800695e:	3308      	adds	r3, #8
 8006960:	460c      	mov	r4, r1
 8006962:	fb93 f3f2 	sdiv	r3, r3, r2
 8006966:	4606      	mov	r6, r0
 8006968:	2201      	movs	r2, #1
 800696a:	2100      	movs	r1, #0
 800696c:	429a      	cmp	r2, r3
 800696e:	db09      	blt.n	8006984 <__s2b+0x30>
 8006970:	4630      	mov	r0, r6
 8006972:	f7ff ff47 	bl	8006804 <_Balloc>
 8006976:	b940      	cbnz	r0, 800698a <__s2b+0x36>
 8006978:	4602      	mov	r2, r0
 800697a:	21d3      	movs	r1, #211	@ 0xd3
 800697c:	4b18      	ldr	r3, [pc, #96]	@ (80069e0 <__s2b+0x8c>)
 800697e:	4819      	ldr	r0, [pc, #100]	@ (80069e4 <__s2b+0x90>)
 8006980:	f002 f82a 	bl	80089d8 <__assert_func>
 8006984:	0052      	lsls	r2, r2, #1
 8006986:	3101      	adds	r1, #1
 8006988:	e7f0      	b.n	800696c <__s2b+0x18>
 800698a:	9b08      	ldr	r3, [sp, #32]
 800698c:	2d09      	cmp	r5, #9
 800698e:	6143      	str	r3, [r0, #20]
 8006990:	f04f 0301 	mov.w	r3, #1
 8006994:	6103      	str	r3, [r0, #16]
 8006996:	dd16      	ble.n	80069c6 <__s2b+0x72>
 8006998:	f104 0909 	add.w	r9, r4, #9
 800699c:	46c8      	mov	r8, r9
 800699e:	442c      	add	r4, r5
 80069a0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80069a4:	4601      	mov	r1, r0
 80069a6:	220a      	movs	r2, #10
 80069a8:	4630      	mov	r0, r6
 80069aa:	3b30      	subs	r3, #48	@ 0x30
 80069ac:	f7ff ff8c 	bl	80068c8 <__multadd>
 80069b0:	45a0      	cmp	r8, r4
 80069b2:	d1f5      	bne.n	80069a0 <__s2b+0x4c>
 80069b4:	f1a5 0408 	sub.w	r4, r5, #8
 80069b8:	444c      	add	r4, r9
 80069ba:	1b2d      	subs	r5, r5, r4
 80069bc:	1963      	adds	r3, r4, r5
 80069be:	42bb      	cmp	r3, r7
 80069c0:	db04      	blt.n	80069cc <__s2b+0x78>
 80069c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069c6:	2509      	movs	r5, #9
 80069c8:	340a      	adds	r4, #10
 80069ca:	e7f6      	b.n	80069ba <__s2b+0x66>
 80069cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80069d0:	4601      	mov	r1, r0
 80069d2:	220a      	movs	r2, #10
 80069d4:	4630      	mov	r0, r6
 80069d6:	3b30      	subs	r3, #48	@ 0x30
 80069d8:	f7ff ff76 	bl	80068c8 <__multadd>
 80069dc:	e7ee      	b.n	80069bc <__s2b+0x68>
 80069de:	bf00      	nop
 80069e0:	0800993d 	.word	0x0800993d
 80069e4:	0800994e 	.word	0x0800994e

080069e8 <__hi0bits>:
 80069e8:	4603      	mov	r3, r0
 80069ea:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80069ee:	bf3a      	itte	cc
 80069f0:	0403      	lslcc	r3, r0, #16
 80069f2:	2010      	movcc	r0, #16
 80069f4:	2000      	movcs	r0, #0
 80069f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069fa:	bf3c      	itt	cc
 80069fc:	021b      	lslcc	r3, r3, #8
 80069fe:	3008      	addcc	r0, #8
 8006a00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a04:	bf3c      	itt	cc
 8006a06:	011b      	lslcc	r3, r3, #4
 8006a08:	3004      	addcc	r0, #4
 8006a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a0e:	bf3c      	itt	cc
 8006a10:	009b      	lslcc	r3, r3, #2
 8006a12:	3002      	addcc	r0, #2
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	db05      	blt.n	8006a24 <__hi0bits+0x3c>
 8006a18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006a1c:	f100 0001 	add.w	r0, r0, #1
 8006a20:	bf08      	it	eq
 8006a22:	2020      	moveq	r0, #32
 8006a24:	4770      	bx	lr

08006a26 <__lo0bits>:
 8006a26:	6803      	ldr	r3, [r0, #0]
 8006a28:	4602      	mov	r2, r0
 8006a2a:	f013 0007 	ands.w	r0, r3, #7
 8006a2e:	d00b      	beq.n	8006a48 <__lo0bits+0x22>
 8006a30:	07d9      	lsls	r1, r3, #31
 8006a32:	d421      	bmi.n	8006a78 <__lo0bits+0x52>
 8006a34:	0798      	lsls	r0, r3, #30
 8006a36:	bf49      	itett	mi
 8006a38:	085b      	lsrmi	r3, r3, #1
 8006a3a:	089b      	lsrpl	r3, r3, #2
 8006a3c:	2001      	movmi	r0, #1
 8006a3e:	6013      	strmi	r3, [r2, #0]
 8006a40:	bf5c      	itt	pl
 8006a42:	2002      	movpl	r0, #2
 8006a44:	6013      	strpl	r3, [r2, #0]
 8006a46:	4770      	bx	lr
 8006a48:	b299      	uxth	r1, r3
 8006a4a:	b909      	cbnz	r1, 8006a50 <__lo0bits+0x2a>
 8006a4c:	2010      	movs	r0, #16
 8006a4e:	0c1b      	lsrs	r3, r3, #16
 8006a50:	b2d9      	uxtb	r1, r3
 8006a52:	b909      	cbnz	r1, 8006a58 <__lo0bits+0x32>
 8006a54:	3008      	adds	r0, #8
 8006a56:	0a1b      	lsrs	r3, r3, #8
 8006a58:	0719      	lsls	r1, r3, #28
 8006a5a:	bf04      	itt	eq
 8006a5c:	091b      	lsreq	r3, r3, #4
 8006a5e:	3004      	addeq	r0, #4
 8006a60:	0799      	lsls	r1, r3, #30
 8006a62:	bf04      	itt	eq
 8006a64:	089b      	lsreq	r3, r3, #2
 8006a66:	3002      	addeq	r0, #2
 8006a68:	07d9      	lsls	r1, r3, #31
 8006a6a:	d403      	bmi.n	8006a74 <__lo0bits+0x4e>
 8006a6c:	085b      	lsrs	r3, r3, #1
 8006a6e:	f100 0001 	add.w	r0, r0, #1
 8006a72:	d003      	beq.n	8006a7c <__lo0bits+0x56>
 8006a74:	6013      	str	r3, [r2, #0]
 8006a76:	4770      	bx	lr
 8006a78:	2000      	movs	r0, #0
 8006a7a:	4770      	bx	lr
 8006a7c:	2020      	movs	r0, #32
 8006a7e:	4770      	bx	lr

08006a80 <__i2b>:
 8006a80:	b510      	push	{r4, lr}
 8006a82:	460c      	mov	r4, r1
 8006a84:	2101      	movs	r1, #1
 8006a86:	f7ff febd 	bl	8006804 <_Balloc>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	b928      	cbnz	r0, 8006a9a <__i2b+0x1a>
 8006a8e:	f240 1145 	movw	r1, #325	@ 0x145
 8006a92:	4b04      	ldr	r3, [pc, #16]	@ (8006aa4 <__i2b+0x24>)
 8006a94:	4804      	ldr	r0, [pc, #16]	@ (8006aa8 <__i2b+0x28>)
 8006a96:	f001 ff9f 	bl	80089d8 <__assert_func>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	6144      	str	r4, [r0, #20]
 8006a9e:	6103      	str	r3, [r0, #16]
 8006aa0:	bd10      	pop	{r4, pc}
 8006aa2:	bf00      	nop
 8006aa4:	0800993d 	.word	0x0800993d
 8006aa8:	0800994e 	.word	0x0800994e

08006aac <__multiply>:
 8006aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab0:	4617      	mov	r7, r2
 8006ab2:	690a      	ldr	r2, [r1, #16]
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	4689      	mov	r9, r1
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	bfa2      	ittt	ge
 8006abc:	463b      	movge	r3, r7
 8006abe:	460f      	movge	r7, r1
 8006ac0:	4699      	movge	r9, r3
 8006ac2:	693d      	ldr	r5, [r7, #16]
 8006ac4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	6879      	ldr	r1, [r7, #4]
 8006acc:	eb05 060a 	add.w	r6, r5, sl
 8006ad0:	42b3      	cmp	r3, r6
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	bfb8      	it	lt
 8006ad6:	3101      	addlt	r1, #1
 8006ad8:	f7ff fe94 	bl	8006804 <_Balloc>
 8006adc:	b930      	cbnz	r0, 8006aec <__multiply+0x40>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006ae4:	4b40      	ldr	r3, [pc, #256]	@ (8006be8 <__multiply+0x13c>)
 8006ae6:	4841      	ldr	r0, [pc, #260]	@ (8006bec <__multiply+0x140>)
 8006ae8:	f001 ff76 	bl	80089d8 <__assert_func>
 8006aec:	f100 0414 	add.w	r4, r0, #20
 8006af0:	4623      	mov	r3, r4
 8006af2:	2200      	movs	r2, #0
 8006af4:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006af8:	4573      	cmp	r3, lr
 8006afa:	d320      	bcc.n	8006b3e <__multiply+0x92>
 8006afc:	f107 0814 	add.w	r8, r7, #20
 8006b00:	f109 0114 	add.w	r1, r9, #20
 8006b04:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006b08:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006b0c:	9302      	str	r3, [sp, #8]
 8006b0e:	1beb      	subs	r3, r5, r7
 8006b10:	3b15      	subs	r3, #21
 8006b12:	f023 0303 	bic.w	r3, r3, #3
 8006b16:	3304      	adds	r3, #4
 8006b18:	3715      	adds	r7, #21
 8006b1a:	42bd      	cmp	r5, r7
 8006b1c:	bf38      	it	cc
 8006b1e:	2304      	movcc	r3, #4
 8006b20:	9301      	str	r3, [sp, #4]
 8006b22:	9b02      	ldr	r3, [sp, #8]
 8006b24:	9103      	str	r1, [sp, #12]
 8006b26:	428b      	cmp	r3, r1
 8006b28:	d80c      	bhi.n	8006b44 <__multiply+0x98>
 8006b2a:	2e00      	cmp	r6, #0
 8006b2c:	dd03      	ble.n	8006b36 <__multiply+0x8a>
 8006b2e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d055      	beq.n	8006be2 <__multiply+0x136>
 8006b36:	6106      	str	r6, [r0, #16]
 8006b38:	b005      	add	sp, #20
 8006b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b3e:	f843 2b04 	str.w	r2, [r3], #4
 8006b42:	e7d9      	b.n	8006af8 <__multiply+0x4c>
 8006b44:	f8b1 a000 	ldrh.w	sl, [r1]
 8006b48:	f1ba 0f00 	cmp.w	sl, #0
 8006b4c:	d01f      	beq.n	8006b8e <__multiply+0xe2>
 8006b4e:	46c4      	mov	ip, r8
 8006b50:	46a1      	mov	r9, r4
 8006b52:	2700      	movs	r7, #0
 8006b54:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006b58:	f8d9 3000 	ldr.w	r3, [r9]
 8006b5c:	fa1f fb82 	uxth.w	fp, r2
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	fb0a 330b 	mla	r3, sl, fp, r3
 8006b66:	443b      	add	r3, r7
 8006b68:	f8d9 7000 	ldr.w	r7, [r9]
 8006b6c:	0c12      	lsrs	r2, r2, #16
 8006b6e:	0c3f      	lsrs	r7, r7, #16
 8006b70:	fb0a 7202 	mla	r2, sl, r2, r7
 8006b74:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b7e:	4565      	cmp	r5, ip
 8006b80:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006b84:	f849 3b04 	str.w	r3, [r9], #4
 8006b88:	d8e4      	bhi.n	8006b54 <__multiply+0xa8>
 8006b8a:	9b01      	ldr	r3, [sp, #4]
 8006b8c:	50e7      	str	r7, [r4, r3]
 8006b8e:	9b03      	ldr	r3, [sp, #12]
 8006b90:	3104      	adds	r1, #4
 8006b92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006b96:	f1b9 0f00 	cmp.w	r9, #0
 8006b9a:	d020      	beq.n	8006bde <__multiply+0x132>
 8006b9c:	4647      	mov	r7, r8
 8006b9e:	46a4      	mov	ip, r4
 8006ba0:	f04f 0a00 	mov.w	sl, #0
 8006ba4:	6823      	ldr	r3, [r4, #0]
 8006ba6:	f8b7 b000 	ldrh.w	fp, [r7]
 8006baa:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	fb09 220b 	mla	r2, r9, fp, r2
 8006bb4:	4452      	add	r2, sl
 8006bb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bba:	f84c 3b04 	str.w	r3, [ip], #4
 8006bbe:	f857 3b04 	ldr.w	r3, [r7], #4
 8006bc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006bc6:	f8bc 3000 	ldrh.w	r3, [ip]
 8006bca:	42bd      	cmp	r5, r7
 8006bcc:	fb09 330a 	mla	r3, r9, sl, r3
 8006bd0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006bd4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006bd8:	d8e5      	bhi.n	8006ba6 <__multiply+0xfa>
 8006bda:	9a01      	ldr	r2, [sp, #4]
 8006bdc:	50a3      	str	r3, [r4, r2]
 8006bde:	3404      	adds	r4, #4
 8006be0:	e79f      	b.n	8006b22 <__multiply+0x76>
 8006be2:	3e01      	subs	r6, #1
 8006be4:	e7a1      	b.n	8006b2a <__multiply+0x7e>
 8006be6:	bf00      	nop
 8006be8:	0800993d 	.word	0x0800993d
 8006bec:	0800994e 	.word	0x0800994e

08006bf0 <__pow5mult>:
 8006bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bf4:	4615      	mov	r5, r2
 8006bf6:	f012 0203 	ands.w	r2, r2, #3
 8006bfa:	4607      	mov	r7, r0
 8006bfc:	460e      	mov	r6, r1
 8006bfe:	d007      	beq.n	8006c10 <__pow5mult+0x20>
 8006c00:	4c25      	ldr	r4, [pc, #148]	@ (8006c98 <__pow5mult+0xa8>)
 8006c02:	3a01      	subs	r2, #1
 8006c04:	2300      	movs	r3, #0
 8006c06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c0a:	f7ff fe5d 	bl	80068c8 <__multadd>
 8006c0e:	4606      	mov	r6, r0
 8006c10:	10ad      	asrs	r5, r5, #2
 8006c12:	d03d      	beq.n	8006c90 <__pow5mult+0xa0>
 8006c14:	69fc      	ldr	r4, [r7, #28]
 8006c16:	b97c      	cbnz	r4, 8006c38 <__pow5mult+0x48>
 8006c18:	2010      	movs	r0, #16
 8006c1a:	f7ff fd3d 	bl	8006698 <malloc>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	61f8      	str	r0, [r7, #28]
 8006c22:	b928      	cbnz	r0, 8006c30 <__pow5mult+0x40>
 8006c24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006c28:	4b1c      	ldr	r3, [pc, #112]	@ (8006c9c <__pow5mult+0xac>)
 8006c2a:	481d      	ldr	r0, [pc, #116]	@ (8006ca0 <__pow5mult+0xb0>)
 8006c2c:	f001 fed4 	bl	80089d8 <__assert_func>
 8006c30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c34:	6004      	str	r4, [r0, #0]
 8006c36:	60c4      	str	r4, [r0, #12]
 8006c38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006c3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c40:	b94c      	cbnz	r4, 8006c56 <__pow5mult+0x66>
 8006c42:	f240 2171 	movw	r1, #625	@ 0x271
 8006c46:	4638      	mov	r0, r7
 8006c48:	f7ff ff1a 	bl	8006a80 <__i2b>
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	4604      	mov	r4, r0
 8006c50:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c54:	6003      	str	r3, [r0, #0]
 8006c56:	f04f 0900 	mov.w	r9, #0
 8006c5a:	07eb      	lsls	r3, r5, #31
 8006c5c:	d50a      	bpl.n	8006c74 <__pow5mult+0x84>
 8006c5e:	4631      	mov	r1, r6
 8006c60:	4622      	mov	r2, r4
 8006c62:	4638      	mov	r0, r7
 8006c64:	f7ff ff22 	bl	8006aac <__multiply>
 8006c68:	4680      	mov	r8, r0
 8006c6a:	4631      	mov	r1, r6
 8006c6c:	4638      	mov	r0, r7
 8006c6e:	f7ff fe09 	bl	8006884 <_Bfree>
 8006c72:	4646      	mov	r6, r8
 8006c74:	106d      	asrs	r5, r5, #1
 8006c76:	d00b      	beq.n	8006c90 <__pow5mult+0xa0>
 8006c78:	6820      	ldr	r0, [r4, #0]
 8006c7a:	b938      	cbnz	r0, 8006c8c <__pow5mult+0x9c>
 8006c7c:	4622      	mov	r2, r4
 8006c7e:	4621      	mov	r1, r4
 8006c80:	4638      	mov	r0, r7
 8006c82:	f7ff ff13 	bl	8006aac <__multiply>
 8006c86:	6020      	str	r0, [r4, #0]
 8006c88:	f8c0 9000 	str.w	r9, [r0]
 8006c8c:	4604      	mov	r4, r0
 8006c8e:	e7e4      	b.n	8006c5a <__pow5mult+0x6a>
 8006c90:	4630      	mov	r0, r6
 8006c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c96:	bf00      	nop
 8006c98:	08009a7c 	.word	0x08009a7c
 8006c9c:	080098ce 	.word	0x080098ce
 8006ca0:	0800994e 	.word	0x0800994e

08006ca4 <__lshift>:
 8006ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ca8:	460c      	mov	r4, r1
 8006caa:	4607      	mov	r7, r0
 8006cac:	4691      	mov	r9, r2
 8006cae:	6923      	ldr	r3, [r4, #16]
 8006cb0:	6849      	ldr	r1, [r1, #4]
 8006cb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006cb6:	68a3      	ldr	r3, [r4, #8]
 8006cb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006cbc:	f108 0601 	add.w	r6, r8, #1
 8006cc0:	42b3      	cmp	r3, r6
 8006cc2:	db0b      	blt.n	8006cdc <__lshift+0x38>
 8006cc4:	4638      	mov	r0, r7
 8006cc6:	f7ff fd9d 	bl	8006804 <_Balloc>
 8006cca:	4605      	mov	r5, r0
 8006ccc:	b948      	cbnz	r0, 8006ce2 <__lshift+0x3e>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006cd4:	4b27      	ldr	r3, [pc, #156]	@ (8006d74 <__lshift+0xd0>)
 8006cd6:	4828      	ldr	r0, [pc, #160]	@ (8006d78 <__lshift+0xd4>)
 8006cd8:	f001 fe7e 	bl	80089d8 <__assert_func>
 8006cdc:	3101      	adds	r1, #1
 8006cde:	005b      	lsls	r3, r3, #1
 8006ce0:	e7ee      	b.n	8006cc0 <__lshift+0x1c>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	f100 0114 	add.w	r1, r0, #20
 8006ce8:	f100 0210 	add.w	r2, r0, #16
 8006cec:	4618      	mov	r0, r3
 8006cee:	4553      	cmp	r3, sl
 8006cf0:	db33      	blt.n	8006d5a <__lshift+0xb6>
 8006cf2:	6920      	ldr	r0, [r4, #16]
 8006cf4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006cf8:	f104 0314 	add.w	r3, r4, #20
 8006cfc:	f019 091f 	ands.w	r9, r9, #31
 8006d00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d08:	d02b      	beq.n	8006d62 <__lshift+0xbe>
 8006d0a:	468a      	mov	sl, r1
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f1c9 0e20 	rsb	lr, r9, #32
 8006d12:	6818      	ldr	r0, [r3, #0]
 8006d14:	fa00 f009 	lsl.w	r0, r0, r9
 8006d18:	4310      	orrs	r0, r2
 8006d1a:	f84a 0b04 	str.w	r0, [sl], #4
 8006d1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d22:	459c      	cmp	ip, r3
 8006d24:	fa22 f20e 	lsr.w	r2, r2, lr
 8006d28:	d8f3      	bhi.n	8006d12 <__lshift+0x6e>
 8006d2a:	ebac 0304 	sub.w	r3, ip, r4
 8006d2e:	3b15      	subs	r3, #21
 8006d30:	f023 0303 	bic.w	r3, r3, #3
 8006d34:	3304      	adds	r3, #4
 8006d36:	f104 0015 	add.w	r0, r4, #21
 8006d3a:	4560      	cmp	r0, ip
 8006d3c:	bf88      	it	hi
 8006d3e:	2304      	movhi	r3, #4
 8006d40:	50ca      	str	r2, [r1, r3]
 8006d42:	b10a      	cbz	r2, 8006d48 <__lshift+0xa4>
 8006d44:	f108 0602 	add.w	r6, r8, #2
 8006d48:	3e01      	subs	r6, #1
 8006d4a:	4638      	mov	r0, r7
 8006d4c:	4621      	mov	r1, r4
 8006d4e:	612e      	str	r6, [r5, #16]
 8006d50:	f7ff fd98 	bl	8006884 <_Bfree>
 8006d54:	4628      	mov	r0, r5
 8006d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006d5e:	3301      	adds	r3, #1
 8006d60:	e7c5      	b.n	8006cee <__lshift+0x4a>
 8006d62:	3904      	subs	r1, #4
 8006d64:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d68:	459c      	cmp	ip, r3
 8006d6a:	f841 2f04 	str.w	r2, [r1, #4]!
 8006d6e:	d8f9      	bhi.n	8006d64 <__lshift+0xc0>
 8006d70:	e7ea      	b.n	8006d48 <__lshift+0xa4>
 8006d72:	bf00      	nop
 8006d74:	0800993d 	.word	0x0800993d
 8006d78:	0800994e 	.word	0x0800994e

08006d7c <__mcmp>:
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	690a      	ldr	r2, [r1, #16]
 8006d80:	6900      	ldr	r0, [r0, #16]
 8006d82:	b530      	push	{r4, r5, lr}
 8006d84:	1a80      	subs	r0, r0, r2
 8006d86:	d10e      	bne.n	8006da6 <__mcmp+0x2a>
 8006d88:	3314      	adds	r3, #20
 8006d8a:	3114      	adds	r1, #20
 8006d8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006d90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006d94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006d98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006d9c:	4295      	cmp	r5, r2
 8006d9e:	d003      	beq.n	8006da8 <__mcmp+0x2c>
 8006da0:	d205      	bcs.n	8006dae <__mcmp+0x32>
 8006da2:	f04f 30ff 	mov.w	r0, #4294967295
 8006da6:	bd30      	pop	{r4, r5, pc}
 8006da8:	42a3      	cmp	r3, r4
 8006daa:	d3f3      	bcc.n	8006d94 <__mcmp+0x18>
 8006dac:	e7fb      	b.n	8006da6 <__mcmp+0x2a>
 8006dae:	2001      	movs	r0, #1
 8006db0:	e7f9      	b.n	8006da6 <__mcmp+0x2a>
	...

08006db4 <__mdiff>:
 8006db4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006db8:	4689      	mov	r9, r1
 8006dba:	4606      	mov	r6, r0
 8006dbc:	4611      	mov	r1, r2
 8006dbe:	4648      	mov	r0, r9
 8006dc0:	4614      	mov	r4, r2
 8006dc2:	f7ff ffdb 	bl	8006d7c <__mcmp>
 8006dc6:	1e05      	subs	r5, r0, #0
 8006dc8:	d112      	bne.n	8006df0 <__mdiff+0x3c>
 8006dca:	4629      	mov	r1, r5
 8006dcc:	4630      	mov	r0, r6
 8006dce:	f7ff fd19 	bl	8006804 <_Balloc>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	b928      	cbnz	r0, 8006de2 <__mdiff+0x2e>
 8006dd6:	f240 2137 	movw	r1, #567	@ 0x237
 8006dda:	4b3e      	ldr	r3, [pc, #248]	@ (8006ed4 <__mdiff+0x120>)
 8006ddc:	483e      	ldr	r0, [pc, #248]	@ (8006ed8 <__mdiff+0x124>)
 8006dde:	f001 fdfb 	bl	80089d8 <__assert_func>
 8006de2:	2301      	movs	r3, #1
 8006de4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006de8:	4610      	mov	r0, r2
 8006dea:	b003      	add	sp, #12
 8006dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006df0:	bfbc      	itt	lt
 8006df2:	464b      	movlt	r3, r9
 8006df4:	46a1      	movlt	r9, r4
 8006df6:	4630      	mov	r0, r6
 8006df8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006dfc:	bfba      	itte	lt
 8006dfe:	461c      	movlt	r4, r3
 8006e00:	2501      	movlt	r5, #1
 8006e02:	2500      	movge	r5, #0
 8006e04:	f7ff fcfe 	bl	8006804 <_Balloc>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	b918      	cbnz	r0, 8006e14 <__mdiff+0x60>
 8006e0c:	f240 2145 	movw	r1, #581	@ 0x245
 8006e10:	4b30      	ldr	r3, [pc, #192]	@ (8006ed4 <__mdiff+0x120>)
 8006e12:	e7e3      	b.n	8006ddc <__mdiff+0x28>
 8006e14:	f100 0b14 	add.w	fp, r0, #20
 8006e18:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006e1c:	f109 0310 	add.w	r3, r9, #16
 8006e20:	60c5      	str	r5, [r0, #12]
 8006e22:	f04f 0c00 	mov.w	ip, #0
 8006e26:	f109 0514 	add.w	r5, r9, #20
 8006e2a:	46d9      	mov	r9, fp
 8006e2c:	6926      	ldr	r6, [r4, #16]
 8006e2e:	f104 0e14 	add.w	lr, r4, #20
 8006e32:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006e36:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006e3a:	9301      	str	r3, [sp, #4]
 8006e3c:	9b01      	ldr	r3, [sp, #4]
 8006e3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006e42:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006e46:	b281      	uxth	r1, r0
 8006e48:	9301      	str	r3, [sp, #4]
 8006e4a:	fa1f f38a 	uxth.w	r3, sl
 8006e4e:	1a5b      	subs	r3, r3, r1
 8006e50:	0c00      	lsrs	r0, r0, #16
 8006e52:	4463      	add	r3, ip
 8006e54:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006e58:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006e62:	4576      	cmp	r6, lr
 8006e64:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006e68:	f849 3b04 	str.w	r3, [r9], #4
 8006e6c:	d8e6      	bhi.n	8006e3c <__mdiff+0x88>
 8006e6e:	1b33      	subs	r3, r6, r4
 8006e70:	3b15      	subs	r3, #21
 8006e72:	f023 0303 	bic.w	r3, r3, #3
 8006e76:	3415      	adds	r4, #21
 8006e78:	3304      	adds	r3, #4
 8006e7a:	42a6      	cmp	r6, r4
 8006e7c:	bf38      	it	cc
 8006e7e:	2304      	movcc	r3, #4
 8006e80:	441d      	add	r5, r3
 8006e82:	445b      	add	r3, fp
 8006e84:	461e      	mov	r6, r3
 8006e86:	462c      	mov	r4, r5
 8006e88:	4544      	cmp	r4, r8
 8006e8a:	d30e      	bcc.n	8006eaa <__mdiff+0xf6>
 8006e8c:	f108 0103 	add.w	r1, r8, #3
 8006e90:	1b49      	subs	r1, r1, r5
 8006e92:	f021 0103 	bic.w	r1, r1, #3
 8006e96:	3d03      	subs	r5, #3
 8006e98:	45a8      	cmp	r8, r5
 8006e9a:	bf38      	it	cc
 8006e9c:	2100      	movcc	r1, #0
 8006e9e:	440b      	add	r3, r1
 8006ea0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006ea4:	b199      	cbz	r1, 8006ece <__mdiff+0x11a>
 8006ea6:	6117      	str	r7, [r2, #16]
 8006ea8:	e79e      	b.n	8006de8 <__mdiff+0x34>
 8006eaa:	46e6      	mov	lr, ip
 8006eac:	f854 1b04 	ldr.w	r1, [r4], #4
 8006eb0:	fa1f fc81 	uxth.w	ip, r1
 8006eb4:	44f4      	add	ip, lr
 8006eb6:	0c08      	lsrs	r0, r1, #16
 8006eb8:	4471      	add	r1, lr
 8006eba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006ebe:	b289      	uxth	r1, r1
 8006ec0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006ec4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ec8:	f846 1b04 	str.w	r1, [r6], #4
 8006ecc:	e7dc      	b.n	8006e88 <__mdiff+0xd4>
 8006ece:	3f01      	subs	r7, #1
 8006ed0:	e7e6      	b.n	8006ea0 <__mdiff+0xec>
 8006ed2:	bf00      	nop
 8006ed4:	0800993d 	.word	0x0800993d
 8006ed8:	0800994e 	.word	0x0800994e

08006edc <__ulp>:
 8006edc:	4b0e      	ldr	r3, [pc, #56]	@ (8006f18 <__ulp+0x3c>)
 8006ede:	400b      	ands	r3, r1
 8006ee0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	dc08      	bgt.n	8006efa <__ulp+0x1e>
 8006ee8:	425b      	negs	r3, r3
 8006eea:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006eee:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006ef2:	da04      	bge.n	8006efe <__ulp+0x22>
 8006ef4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006ef8:	4113      	asrs	r3, r2
 8006efa:	2200      	movs	r2, #0
 8006efc:	e008      	b.n	8006f10 <__ulp+0x34>
 8006efe:	f1a2 0314 	sub.w	r3, r2, #20
 8006f02:	2b1e      	cmp	r3, #30
 8006f04:	bfd6      	itet	le
 8006f06:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006f0a:	2201      	movgt	r2, #1
 8006f0c:	40da      	lsrle	r2, r3
 8006f0e:	2300      	movs	r3, #0
 8006f10:	4619      	mov	r1, r3
 8006f12:	4610      	mov	r0, r2
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	7ff00000 	.word	0x7ff00000

08006f1c <__b2d>:
 8006f1c:	6902      	ldr	r2, [r0, #16]
 8006f1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f20:	f100 0614 	add.w	r6, r0, #20
 8006f24:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006f28:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006f2c:	4f1e      	ldr	r7, [pc, #120]	@ (8006fa8 <__b2d+0x8c>)
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f7ff fd5a 	bl	80069e8 <__hi0bits>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f1c0 0020 	rsb	r0, r0, #32
 8006f3a:	2b0a      	cmp	r3, #10
 8006f3c:	f1a2 0504 	sub.w	r5, r2, #4
 8006f40:	6008      	str	r0, [r1, #0]
 8006f42:	dc12      	bgt.n	8006f6a <__b2d+0x4e>
 8006f44:	42ae      	cmp	r6, r5
 8006f46:	bf2c      	ite	cs
 8006f48:	2200      	movcs	r2, #0
 8006f4a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006f4e:	f1c3 0c0b 	rsb	ip, r3, #11
 8006f52:	3315      	adds	r3, #21
 8006f54:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006f58:	fa04 f303 	lsl.w	r3, r4, r3
 8006f5c:	fa22 f20c 	lsr.w	r2, r2, ip
 8006f60:	ea4e 0107 	orr.w	r1, lr, r7
 8006f64:	431a      	orrs	r2, r3
 8006f66:	4610      	mov	r0, r2
 8006f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f6a:	42ae      	cmp	r6, r5
 8006f6c:	bf36      	itet	cc
 8006f6e:	f1a2 0508 	subcc.w	r5, r2, #8
 8006f72:	2200      	movcs	r2, #0
 8006f74:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006f78:	3b0b      	subs	r3, #11
 8006f7a:	d012      	beq.n	8006fa2 <__b2d+0x86>
 8006f7c:	f1c3 0720 	rsb	r7, r3, #32
 8006f80:	fa22 f107 	lsr.w	r1, r2, r7
 8006f84:	409c      	lsls	r4, r3
 8006f86:	430c      	orrs	r4, r1
 8006f88:	42b5      	cmp	r5, r6
 8006f8a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006f8e:	bf94      	ite	ls
 8006f90:	2400      	movls	r4, #0
 8006f92:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006f96:	409a      	lsls	r2, r3
 8006f98:	40fc      	lsrs	r4, r7
 8006f9a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006f9e:	4322      	orrs	r2, r4
 8006fa0:	e7e1      	b.n	8006f66 <__b2d+0x4a>
 8006fa2:	ea44 0107 	orr.w	r1, r4, r7
 8006fa6:	e7de      	b.n	8006f66 <__b2d+0x4a>
 8006fa8:	3ff00000 	.word	0x3ff00000

08006fac <__d2b>:
 8006fac:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	4690      	mov	r8, r2
 8006fb4:	4699      	mov	r9, r3
 8006fb6:	9e08      	ldr	r6, [sp, #32]
 8006fb8:	f7ff fc24 	bl	8006804 <_Balloc>
 8006fbc:	4604      	mov	r4, r0
 8006fbe:	b930      	cbnz	r0, 8006fce <__d2b+0x22>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	f240 310f 	movw	r1, #783	@ 0x30f
 8006fc6:	4b23      	ldr	r3, [pc, #140]	@ (8007054 <__d2b+0xa8>)
 8006fc8:	4823      	ldr	r0, [pc, #140]	@ (8007058 <__d2b+0xac>)
 8006fca:	f001 fd05 	bl	80089d8 <__assert_func>
 8006fce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006fd2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006fd6:	b10d      	cbz	r5, 8006fdc <__d2b+0x30>
 8006fd8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fdc:	9301      	str	r3, [sp, #4]
 8006fde:	f1b8 0300 	subs.w	r3, r8, #0
 8006fe2:	d024      	beq.n	800702e <__d2b+0x82>
 8006fe4:	4668      	mov	r0, sp
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	f7ff fd1d 	bl	8006a26 <__lo0bits>
 8006fec:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006ff0:	b1d8      	cbz	r0, 800702a <__d2b+0x7e>
 8006ff2:	f1c0 0320 	rsb	r3, r0, #32
 8006ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8006ffa:	430b      	orrs	r3, r1
 8006ffc:	40c2      	lsrs	r2, r0
 8006ffe:	6163      	str	r3, [r4, #20]
 8007000:	9201      	str	r2, [sp, #4]
 8007002:	9b01      	ldr	r3, [sp, #4]
 8007004:	2b00      	cmp	r3, #0
 8007006:	bf0c      	ite	eq
 8007008:	2201      	moveq	r2, #1
 800700a:	2202      	movne	r2, #2
 800700c:	61a3      	str	r3, [r4, #24]
 800700e:	6122      	str	r2, [r4, #16]
 8007010:	b1ad      	cbz	r5, 800703e <__d2b+0x92>
 8007012:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007016:	4405      	add	r5, r0
 8007018:	6035      	str	r5, [r6, #0]
 800701a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800701e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007020:	6018      	str	r0, [r3, #0]
 8007022:	4620      	mov	r0, r4
 8007024:	b002      	add	sp, #8
 8007026:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800702a:	6161      	str	r1, [r4, #20]
 800702c:	e7e9      	b.n	8007002 <__d2b+0x56>
 800702e:	a801      	add	r0, sp, #4
 8007030:	f7ff fcf9 	bl	8006a26 <__lo0bits>
 8007034:	9b01      	ldr	r3, [sp, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	6163      	str	r3, [r4, #20]
 800703a:	3020      	adds	r0, #32
 800703c:	e7e7      	b.n	800700e <__d2b+0x62>
 800703e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007042:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007046:	6030      	str	r0, [r6, #0]
 8007048:	6918      	ldr	r0, [r3, #16]
 800704a:	f7ff fccd 	bl	80069e8 <__hi0bits>
 800704e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007052:	e7e4      	b.n	800701e <__d2b+0x72>
 8007054:	0800993d 	.word	0x0800993d
 8007058:	0800994e 	.word	0x0800994e

0800705c <__ratio>:
 800705c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007060:	b085      	sub	sp, #20
 8007062:	e9cd 1000 	strd	r1, r0, [sp]
 8007066:	a902      	add	r1, sp, #8
 8007068:	f7ff ff58 	bl	8006f1c <__b2d>
 800706c:	468b      	mov	fp, r1
 800706e:	4606      	mov	r6, r0
 8007070:	460f      	mov	r7, r1
 8007072:	9800      	ldr	r0, [sp, #0]
 8007074:	a903      	add	r1, sp, #12
 8007076:	f7ff ff51 	bl	8006f1c <__b2d>
 800707a:	460d      	mov	r5, r1
 800707c:	9b01      	ldr	r3, [sp, #4]
 800707e:	4689      	mov	r9, r1
 8007080:	6919      	ldr	r1, [r3, #16]
 8007082:	9b00      	ldr	r3, [sp, #0]
 8007084:	4604      	mov	r4, r0
 8007086:	691b      	ldr	r3, [r3, #16]
 8007088:	4630      	mov	r0, r6
 800708a:	1ac9      	subs	r1, r1, r3
 800708c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007090:	1a9b      	subs	r3, r3, r2
 8007092:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007096:	2b00      	cmp	r3, #0
 8007098:	bfcd      	iteet	gt
 800709a:	463a      	movgt	r2, r7
 800709c:	462a      	movle	r2, r5
 800709e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80070a2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80070a6:	bfd8      	it	le
 80070a8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80070ac:	464b      	mov	r3, r9
 80070ae:	4622      	mov	r2, r4
 80070b0:	4659      	mov	r1, fp
 80070b2:	f7f9 fb3b 	bl	800072c <__aeabi_ddiv>
 80070b6:	b005      	add	sp, #20
 80070b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080070bc <__copybits>:
 80070bc:	3901      	subs	r1, #1
 80070be:	b570      	push	{r4, r5, r6, lr}
 80070c0:	1149      	asrs	r1, r1, #5
 80070c2:	6914      	ldr	r4, [r2, #16]
 80070c4:	3101      	adds	r1, #1
 80070c6:	f102 0314 	add.w	r3, r2, #20
 80070ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80070ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80070d2:	1f05      	subs	r5, r0, #4
 80070d4:	42a3      	cmp	r3, r4
 80070d6:	d30c      	bcc.n	80070f2 <__copybits+0x36>
 80070d8:	1aa3      	subs	r3, r4, r2
 80070da:	3b11      	subs	r3, #17
 80070dc:	f023 0303 	bic.w	r3, r3, #3
 80070e0:	3211      	adds	r2, #17
 80070e2:	42a2      	cmp	r2, r4
 80070e4:	bf88      	it	hi
 80070e6:	2300      	movhi	r3, #0
 80070e8:	4418      	add	r0, r3
 80070ea:	2300      	movs	r3, #0
 80070ec:	4288      	cmp	r0, r1
 80070ee:	d305      	bcc.n	80070fc <__copybits+0x40>
 80070f0:	bd70      	pop	{r4, r5, r6, pc}
 80070f2:	f853 6b04 	ldr.w	r6, [r3], #4
 80070f6:	f845 6f04 	str.w	r6, [r5, #4]!
 80070fa:	e7eb      	b.n	80070d4 <__copybits+0x18>
 80070fc:	f840 3b04 	str.w	r3, [r0], #4
 8007100:	e7f4      	b.n	80070ec <__copybits+0x30>

08007102 <__any_on>:
 8007102:	f100 0214 	add.w	r2, r0, #20
 8007106:	6900      	ldr	r0, [r0, #16]
 8007108:	114b      	asrs	r3, r1, #5
 800710a:	4298      	cmp	r0, r3
 800710c:	b510      	push	{r4, lr}
 800710e:	db11      	blt.n	8007134 <__any_on+0x32>
 8007110:	dd0a      	ble.n	8007128 <__any_on+0x26>
 8007112:	f011 011f 	ands.w	r1, r1, #31
 8007116:	d007      	beq.n	8007128 <__any_on+0x26>
 8007118:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800711c:	fa24 f001 	lsr.w	r0, r4, r1
 8007120:	fa00 f101 	lsl.w	r1, r0, r1
 8007124:	428c      	cmp	r4, r1
 8007126:	d10b      	bne.n	8007140 <__any_on+0x3e>
 8007128:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800712c:	4293      	cmp	r3, r2
 800712e:	d803      	bhi.n	8007138 <__any_on+0x36>
 8007130:	2000      	movs	r0, #0
 8007132:	bd10      	pop	{r4, pc}
 8007134:	4603      	mov	r3, r0
 8007136:	e7f7      	b.n	8007128 <__any_on+0x26>
 8007138:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800713c:	2900      	cmp	r1, #0
 800713e:	d0f5      	beq.n	800712c <__any_on+0x2a>
 8007140:	2001      	movs	r0, #1
 8007142:	e7f6      	b.n	8007132 <__any_on+0x30>

08007144 <sulp>:
 8007144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007148:	460f      	mov	r7, r1
 800714a:	4690      	mov	r8, r2
 800714c:	f7ff fec6 	bl	8006edc <__ulp>
 8007150:	4604      	mov	r4, r0
 8007152:	460d      	mov	r5, r1
 8007154:	f1b8 0f00 	cmp.w	r8, #0
 8007158:	d011      	beq.n	800717e <sulp+0x3a>
 800715a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800715e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007162:	2b00      	cmp	r3, #0
 8007164:	dd0b      	ble.n	800717e <sulp+0x3a>
 8007166:	2400      	movs	r4, #0
 8007168:	051b      	lsls	r3, r3, #20
 800716a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800716e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007172:	4622      	mov	r2, r4
 8007174:	462b      	mov	r3, r5
 8007176:	f7f9 f9af 	bl	80004d8 <__aeabi_dmul>
 800717a:	4604      	mov	r4, r0
 800717c:	460d      	mov	r5, r1
 800717e:	4620      	mov	r0, r4
 8007180:	4629      	mov	r1, r5
 8007182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007188 <_strtod_l>:
 8007188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800718c:	b09f      	sub	sp, #124	@ 0x7c
 800718e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007190:	2200      	movs	r2, #0
 8007192:	460c      	mov	r4, r1
 8007194:	921a      	str	r2, [sp, #104]	@ 0x68
 8007196:	f04f 0a00 	mov.w	sl, #0
 800719a:	f04f 0b00 	mov.w	fp, #0
 800719e:	460a      	mov	r2, r1
 80071a0:	9005      	str	r0, [sp, #20]
 80071a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80071a4:	7811      	ldrb	r1, [r2, #0]
 80071a6:	292b      	cmp	r1, #43	@ 0x2b
 80071a8:	d048      	beq.n	800723c <_strtod_l+0xb4>
 80071aa:	d836      	bhi.n	800721a <_strtod_l+0x92>
 80071ac:	290d      	cmp	r1, #13
 80071ae:	d830      	bhi.n	8007212 <_strtod_l+0x8a>
 80071b0:	2908      	cmp	r1, #8
 80071b2:	d830      	bhi.n	8007216 <_strtod_l+0x8e>
 80071b4:	2900      	cmp	r1, #0
 80071b6:	d039      	beq.n	800722c <_strtod_l+0xa4>
 80071b8:	2200      	movs	r2, #0
 80071ba:	920e      	str	r2, [sp, #56]	@ 0x38
 80071bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80071be:	782a      	ldrb	r2, [r5, #0]
 80071c0:	2a30      	cmp	r2, #48	@ 0x30
 80071c2:	f040 80b0 	bne.w	8007326 <_strtod_l+0x19e>
 80071c6:	786a      	ldrb	r2, [r5, #1]
 80071c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80071cc:	2a58      	cmp	r2, #88	@ 0x58
 80071ce:	d16c      	bne.n	80072aa <_strtod_l+0x122>
 80071d0:	9302      	str	r3, [sp, #8]
 80071d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071d4:	4a8f      	ldr	r2, [pc, #572]	@ (8007414 <_strtod_l+0x28c>)
 80071d6:	9301      	str	r3, [sp, #4]
 80071d8:	ab1a      	add	r3, sp, #104	@ 0x68
 80071da:	9300      	str	r3, [sp, #0]
 80071dc:	9805      	ldr	r0, [sp, #20]
 80071de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80071e0:	a919      	add	r1, sp, #100	@ 0x64
 80071e2:	f001 fc93 	bl	8008b0c <__gethex>
 80071e6:	f010 060f 	ands.w	r6, r0, #15
 80071ea:	4604      	mov	r4, r0
 80071ec:	d005      	beq.n	80071fa <_strtod_l+0x72>
 80071ee:	2e06      	cmp	r6, #6
 80071f0:	d126      	bne.n	8007240 <_strtod_l+0xb8>
 80071f2:	2300      	movs	r3, #0
 80071f4:	3501      	adds	r5, #1
 80071f6:	9519      	str	r5, [sp, #100]	@ 0x64
 80071f8:	930e      	str	r3, [sp, #56]	@ 0x38
 80071fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	f040 8582 	bne.w	8007d06 <_strtod_l+0xb7e>
 8007202:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007204:	b1bb      	cbz	r3, 8007236 <_strtod_l+0xae>
 8007206:	4650      	mov	r0, sl
 8007208:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800720c:	b01f      	add	sp, #124	@ 0x7c
 800720e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007212:	2920      	cmp	r1, #32
 8007214:	d1d0      	bne.n	80071b8 <_strtod_l+0x30>
 8007216:	3201      	adds	r2, #1
 8007218:	e7c3      	b.n	80071a2 <_strtod_l+0x1a>
 800721a:	292d      	cmp	r1, #45	@ 0x2d
 800721c:	d1cc      	bne.n	80071b8 <_strtod_l+0x30>
 800721e:	2101      	movs	r1, #1
 8007220:	910e      	str	r1, [sp, #56]	@ 0x38
 8007222:	1c51      	adds	r1, r2, #1
 8007224:	9119      	str	r1, [sp, #100]	@ 0x64
 8007226:	7852      	ldrb	r2, [r2, #1]
 8007228:	2a00      	cmp	r2, #0
 800722a:	d1c7      	bne.n	80071bc <_strtod_l+0x34>
 800722c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800722e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007230:	2b00      	cmp	r3, #0
 8007232:	f040 8566 	bne.w	8007d02 <_strtod_l+0xb7a>
 8007236:	4650      	mov	r0, sl
 8007238:	4659      	mov	r1, fp
 800723a:	e7e7      	b.n	800720c <_strtod_l+0x84>
 800723c:	2100      	movs	r1, #0
 800723e:	e7ef      	b.n	8007220 <_strtod_l+0x98>
 8007240:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007242:	b13a      	cbz	r2, 8007254 <_strtod_l+0xcc>
 8007244:	2135      	movs	r1, #53	@ 0x35
 8007246:	a81c      	add	r0, sp, #112	@ 0x70
 8007248:	f7ff ff38 	bl	80070bc <__copybits>
 800724c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800724e:	9805      	ldr	r0, [sp, #20]
 8007250:	f7ff fb18 	bl	8006884 <_Bfree>
 8007254:	3e01      	subs	r6, #1
 8007256:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007258:	2e04      	cmp	r6, #4
 800725a:	d806      	bhi.n	800726a <_strtod_l+0xe2>
 800725c:	e8df f006 	tbb	[pc, r6]
 8007260:	201d0314 	.word	0x201d0314
 8007264:	14          	.byte	0x14
 8007265:	00          	.byte	0x00
 8007266:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800726a:	05e1      	lsls	r1, r4, #23
 800726c:	bf48      	it	mi
 800726e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007272:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007276:	0d1b      	lsrs	r3, r3, #20
 8007278:	051b      	lsls	r3, r3, #20
 800727a:	2b00      	cmp	r3, #0
 800727c:	d1bd      	bne.n	80071fa <_strtod_l+0x72>
 800727e:	f7fe fb19 	bl	80058b4 <__errno>
 8007282:	2322      	movs	r3, #34	@ 0x22
 8007284:	6003      	str	r3, [r0, #0]
 8007286:	e7b8      	b.n	80071fa <_strtod_l+0x72>
 8007288:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800728c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007290:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007294:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007298:	e7e7      	b.n	800726a <_strtod_l+0xe2>
 800729a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007418 <_strtod_l+0x290>
 800729e:	e7e4      	b.n	800726a <_strtod_l+0xe2>
 80072a0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80072a4:	f04f 3aff 	mov.w	sl, #4294967295
 80072a8:	e7df      	b.n	800726a <_strtod_l+0xe2>
 80072aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072ac:	1c5a      	adds	r2, r3, #1
 80072ae:	9219      	str	r2, [sp, #100]	@ 0x64
 80072b0:	785b      	ldrb	r3, [r3, #1]
 80072b2:	2b30      	cmp	r3, #48	@ 0x30
 80072b4:	d0f9      	beq.n	80072aa <_strtod_l+0x122>
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d09f      	beq.n	80071fa <_strtod_l+0x72>
 80072ba:	2301      	movs	r3, #1
 80072bc:	2700      	movs	r7, #0
 80072be:	220a      	movs	r2, #10
 80072c0:	46b9      	mov	r9, r7
 80072c2:	9308      	str	r3, [sp, #32]
 80072c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072c6:	970b      	str	r7, [sp, #44]	@ 0x2c
 80072c8:	930c      	str	r3, [sp, #48]	@ 0x30
 80072ca:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80072cc:	7805      	ldrb	r5, [r0, #0]
 80072ce:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80072d2:	b2d9      	uxtb	r1, r3
 80072d4:	2909      	cmp	r1, #9
 80072d6:	d928      	bls.n	800732a <_strtod_l+0x1a2>
 80072d8:	2201      	movs	r2, #1
 80072da:	4950      	ldr	r1, [pc, #320]	@ (800741c <_strtod_l+0x294>)
 80072dc:	f001 fb53 	bl	8008986 <strncmp>
 80072e0:	2800      	cmp	r0, #0
 80072e2:	d032      	beq.n	800734a <_strtod_l+0x1c2>
 80072e4:	2000      	movs	r0, #0
 80072e6:	462a      	mov	r2, r5
 80072e8:	4603      	mov	r3, r0
 80072ea:	464d      	mov	r5, r9
 80072ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80072ee:	2a65      	cmp	r2, #101	@ 0x65
 80072f0:	d001      	beq.n	80072f6 <_strtod_l+0x16e>
 80072f2:	2a45      	cmp	r2, #69	@ 0x45
 80072f4:	d114      	bne.n	8007320 <_strtod_l+0x198>
 80072f6:	b91d      	cbnz	r5, 8007300 <_strtod_l+0x178>
 80072f8:	9a08      	ldr	r2, [sp, #32]
 80072fa:	4302      	orrs	r2, r0
 80072fc:	d096      	beq.n	800722c <_strtod_l+0xa4>
 80072fe:	2500      	movs	r5, #0
 8007300:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007302:	1c62      	adds	r2, r4, #1
 8007304:	9219      	str	r2, [sp, #100]	@ 0x64
 8007306:	7862      	ldrb	r2, [r4, #1]
 8007308:	2a2b      	cmp	r2, #43	@ 0x2b
 800730a:	d07a      	beq.n	8007402 <_strtod_l+0x27a>
 800730c:	2a2d      	cmp	r2, #45	@ 0x2d
 800730e:	d07e      	beq.n	800740e <_strtod_l+0x286>
 8007310:	f04f 0c00 	mov.w	ip, #0
 8007314:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007318:	2909      	cmp	r1, #9
 800731a:	f240 8085 	bls.w	8007428 <_strtod_l+0x2a0>
 800731e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007320:	f04f 0800 	mov.w	r8, #0
 8007324:	e0a5      	b.n	8007472 <_strtod_l+0x2ea>
 8007326:	2300      	movs	r3, #0
 8007328:	e7c8      	b.n	80072bc <_strtod_l+0x134>
 800732a:	f1b9 0f08 	cmp.w	r9, #8
 800732e:	bfd8      	it	le
 8007330:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007332:	f100 0001 	add.w	r0, r0, #1
 8007336:	bfd6      	itet	le
 8007338:	fb02 3301 	mlale	r3, r2, r1, r3
 800733c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007340:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007342:	f109 0901 	add.w	r9, r9, #1
 8007346:	9019      	str	r0, [sp, #100]	@ 0x64
 8007348:	e7bf      	b.n	80072ca <_strtod_l+0x142>
 800734a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800734c:	1c5a      	adds	r2, r3, #1
 800734e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007350:	785a      	ldrb	r2, [r3, #1]
 8007352:	f1b9 0f00 	cmp.w	r9, #0
 8007356:	d03b      	beq.n	80073d0 <_strtod_l+0x248>
 8007358:	464d      	mov	r5, r9
 800735a:	900a      	str	r0, [sp, #40]	@ 0x28
 800735c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007360:	2b09      	cmp	r3, #9
 8007362:	d912      	bls.n	800738a <_strtod_l+0x202>
 8007364:	2301      	movs	r3, #1
 8007366:	e7c2      	b.n	80072ee <_strtod_l+0x166>
 8007368:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800736a:	3001      	adds	r0, #1
 800736c:	1c5a      	adds	r2, r3, #1
 800736e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007370:	785a      	ldrb	r2, [r3, #1]
 8007372:	2a30      	cmp	r2, #48	@ 0x30
 8007374:	d0f8      	beq.n	8007368 <_strtod_l+0x1e0>
 8007376:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800737a:	2b08      	cmp	r3, #8
 800737c:	f200 84c8 	bhi.w	8007d10 <_strtod_l+0xb88>
 8007380:	900a      	str	r0, [sp, #40]	@ 0x28
 8007382:	2000      	movs	r0, #0
 8007384:	4605      	mov	r5, r0
 8007386:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007388:	930c      	str	r3, [sp, #48]	@ 0x30
 800738a:	3a30      	subs	r2, #48	@ 0x30
 800738c:	f100 0301 	add.w	r3, r0, #1
 8007390:	d018      	beq.n	80073c4 <_strtod_l+0x23c>
 8007392:	462e      	mov	r6, r5
 8007394:	f04f 0e0a 	mov.w	lr, #10
 8007398:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800739a:	4419      	add	r1, r3
 800739c:	910a      	str	r1, [sp, #40]	@ 0x28
 800739e:	1c71      	adds	r1, r6, #1
 80073a0:	eba1 0c05 	sub.w	ip, r1, r5
 80073a4:	4563      	cmp	r3, ip
 80073a6:	dc15      	bgt.n	80073d4 <_strtod_l+0x24c>
 80073a8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80073ac:	182b      	adds	r3, r5, r0
 80073ae:	2b08      	cmp	r3, #8
 80073b0:	f105 0501 	add.w	r5, r5, #1
 80073b4:	4405      	add	r5, r0
 80073b6:	dc1a      	bgt.n	80073ee <_strtod_l+0x266>
 80073b8:	230a      	movs	r3, #10
 80073ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80073bc:	fb03 2301 	mla	r3, r3, r1, r2
 80073c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073c2:	2300      	movs	r3, #0
 80073c4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80073c6:	4618      	mov	r0, r3
 80073c8:	1c51      	adds	r1, r2, #1
 80073ca:	9119      	str	r1, [sp, #100]	@ 0x64
 80073cc:	7852      	ldrb	r2, [r2, #1]
 80073ce:	e7c5      	b.n	800735c <_strtod_l+0x1d4>
 80073d0:	4648      	mov	r0, r9
 80073d2:	e7ce      	b.n	8007372 <_strtod_l+0x1ea>
 80073d4:	2e08      	cmp	r6, #8
 80073d6:	dc05      	bgt.n	80073e4 <_strtod_l+0x25c>
 80073d8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80073da:	fb0e f606 	mul.w	r6, lr, r6
 80073de:	960b      	str	r6, [sp, #44]	@ 0x2c
 80073e0:	460e      	mov	r6, r1
 80073e2:	e7dc      	b.n	800739e <_strtod_l+0x216>
 80073e4:	2910      	cmp	r1, #16
 80073e6:	bfd8      	it	le
 80073e8:	fb0e f707 	mulle.w	r7, lr, r7
 80073ec:	e7f8      	b.n	80073e0 <_strtod_l+0x258>
 80073ee:	2b0f      	cmp	r3, #15
 80073f0:	bfdc      	itt	le
 80073f2:	230a      	movle	r3, #10
 80073f4:	fb03 2707 	mlale	r7, r3, r7, r2
 80073f8:	e7e3      	b.n	80073c2 <_strtod_l+0x23a>
 80073fa:	2300      	movs	r3, #0
 80073fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80073fe:	2301      	movs	r3, #1
 8007400:	e77a      	b.n	80072f8 <_strtod_l+0x170>
 8007402:	f04f 0c00 	mov.w	ip, #0
 8007406:	1ca2      	adds	r2, r4, #2
 8007408:	9219      	str	r2, [sp, #100]	@ 0x64
 800740a:	78a2      	ldrb	r2, [r4, #2]
 800740c:	e782      	b.n	8007314 <_strtod_l+0x18c>
 800740e:	f04f 0c01 	mov.w	ip, #1
 8007412:	e7f8      	b.n	8007406 <_strtod_l+0x27e>
 8007414:	08009b8c 	.word	0x08009b8c
 8007418:	7ff00000 	.word	0x7ff00000
 800741c:	080099a7 	.word	0x080099a7
 8007420:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007422:	1c51      	adds	r1, r2, #1
 8007424:	9119      	str	r1, [sp, #100]	@ 0x64
 8007426:	7852      	ldrb	r2, [r2, #1]
 8007428:	2a30      	cmp	r2, #48	@ 0x30
 800742a:	d0f9      	beq.n	8007420 <_strtod_l+0x298>
 800742c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007430:	2908      	cmp	r1, #8
 8007432:	f63f af75 	bhi.w	8007320 <_strtod_l+0x198>
 8007436:	f04f 080a 	mov.w	r8, #10
 800743a:	3a30      	subs	r2, #48	@ 0x30
 800743c:	9209      	str	r2, [sp, #36]	@ 0x24
 800743e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007440:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007442:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007444:	1c56      	adds	r6, r2, #1
 8007446:	9619      	str	r6, [sp, #100]	@ 0x64
 8007448:	7852      	ldrb	r2, [r2, #1]
 800744a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800744e:	f1be 0f09 	cmp.w	lr, #9
 8007452:	d939      	bls.n	80074c8 <_strtod_l+0x340>
 8007454:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007456:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800745a:	1a76      	subs	r6, r6, r1
 800745c:	2e08      	cmp	r6, #8
 800745e:	dc03      	bgt.n	8007468 <_strtod_l+0x2e0>
 8007460:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007462:	4588      	cmp	r8, r1
 8007464:	bfa8      	it	ge
 8007466:	4688      	movge	r8, r1
 8007468:	f1bc 0f00 	cmp.w	ip, #0
 800746c:	d001      	beq.n	8007472 <_strtod_l+0x2ea>
 800746e:	f1c8 0800 	rsb	r8, r8, #0
 8007472:	2d00      	cmp	r5, #0
 8007474:	d14e      	bne.n	8007514 <_strtod_l+0x38c>
 8007476:	9908      	ldr	r1, [sp, #32]
 8007478:	4308      	orrs	r0, r1
 800747a:	f47f aebe 	bne.w	80071fa <_strtod_l+0x72>
 800747e:	2b00      	cmp	r3, #0
 8007480:	f47f aed4 	bne.w	800722c <_strtod_l+0xa4>
 8007484:	2a69      	cmp	r2, #105	@ 0x69
 8007486:	d028      	beq.n	80074da <_strtod_l+0x352>
 8007488:	dc25      	bgt.n	80074d6 <_strtod_l+0x34e>
 800748a:	2a49      	cmp	r2, #73	@ 0x49
 800748c:	d025      	beq.n	80074da <_strtod_l+0x352>
 800748e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007490:	f47f aecc 	bne.w	800722c <_strtod_l+0xa4>
 8007494:	4999      	ldr	r1, [pc, #612]	@ (80076fc <_strtod_l+0x574>)
 8007496:	a819      	add	r0, sp, #100	@ 0x64
 8007498:	f001 fd5a 	bl	8008f50 <__match>
 800749c:	2800      	cmp	r0, #0
 800749e:	f43f aec5 	beq.w	800722c <_strtod_l+0xa4>
 80074a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	2b28      	cmp	r3, #40	@ 0x28
 80074a8:	d12e      	bne.n	8007508 <_strtod_l+0x380>
 80074aa:	4995      	ldr	r1, [pc, #596]	@ (8007700 <_strtod_l+0x578>)
 80074ac:	aa1c      	add	r2, sp, #112	@ 0x70
 80074ae:	a819      	add	r0, sp, #100	@ 0x64
 80074b0:	f001 fd62 	bl	8008f78 <__hexnan>
 80074b4:	2805      	cmp	r0, #5
 80074b6:	d127      	bne.n	8007508 <_strtod_l+0x380>
 80074b8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80074ba:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80074be:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80074c2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80074c6:	e698      	b.n	80071fa <_strtod_l+0x72>
 80074c8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074ca:	fb08 2101 	mla	r1, r8, r1, r2
 80074ce:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80074d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80074d4:	e7b5      	b.n	8007442 <_strtod_l+0x2ba>
 80074d6:	2a6e      	cmp	r2, #110	@ 0x6e
 80074d8:	e7da      	b.n	8007490 <_strtod_l+0x308>
 80074da:	498a      	ldr	r1, [pc, #552]	@ (8007704 <_strtod_l+0x57c>)
 80074dc:	a819      	add	r0, sp, #100	@ 0x64
 80074de:	f001 fd37 	bl	8008f50 <__match>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	f43f aea2 	beq.w	800722c <_strtod_l+0xa4>
 80074e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074ea:	4987      	ldr	r1, [pc, #540]	@ (8007708 <_strtod_l+0x580>)
 80074ec:	3b01      	subs	r3, #1
 80074ee:	a819      	add	r0, sp, #100	@ 0x64
 80074f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80074f2:	f001 fd2d 	bl	8008f50 <__match>
 80074f6:	b910      	cbnz	r0, 80074fe <_strtod_l+0x376>
 80074f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074fa:	3301      	adds	r3, #1
 80074fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80074fe:	f04f 0a00 	mov.w	sl, #0
 8007502:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800770c <_strtod_l+0x584>
 8007506:	e678      	b.n	80071fa <_strtod_l+0x72>
 8007508:	4881      	ldr	r0, [pc, #516]	@ (8007710 <_strtod_l+0x588>)
 800750a:	f001 fa5f 	bl	80089cc <nan>
 800750e:	4682      	mov	sl, r0
 8007510:	468b      	mov	fp, r1
 8007512:	e672      	b.n	80071fa <_strtod_l+0x72>
 8007514:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007516:	f1b9 0f00 	cmp.w	r9, #0
 800751a:	bf08      	it	eq
 800751c:	46a9      	moveq	r9, r5
 800751e:	eba8 0303 	sub.w	r3, r8, r3
 8007522:	2d10      	cmp	r5, #16
 8007524:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007526:	462c      	mov	r4, r5
 8007528:	9309      	str	r3, [sp, #36]	@ 0x24
 800752a:	bfa8      	it	ge
 800752c:	2410      	movge	r4, #16
 800752e:	f7f8 ff59 	bl	80003e4 <__aeabi_ui2d>
 8007532:	2d09      	cmp	r5, #9
 8007534:	4682      	mov	sl, r0
 8007536:	468b      	mov	fp, r1
 8007538:	dc11      	bgt.n	800755e <_strtod_l+0x3d6>
 800753a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800753c:	2b00      	cmp	r3, #0
 800753e:	f43f ae5c 	beq.w	80071fa <_strtod_l+0x72>
 8007542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007544:	dd76      	ble.n	8007634 <_strtod_l+0x4ac>
 8007546:	2b16      	cmp	r3, #22
 8007548:	dc5d      	bgt.n	8007606 <_strtod_l+0x47e>
 800754a:	4972      	ldr	r1, [pc, #456]	@ (8007714 <_strtod_l+0x58c>)
 800754c:	4652      	mov	r2, sl
 800754e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007552:	465b      	mov	r3, fp
 8007554:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007558:	f7f8 ffbe 	bl	80004d8 <__aeabi_dmul>
 800755c:	e7d7      	b.n	800750e <_strtod_l+0x386>
 800755e:	4b6d      	ldr	r3, [pc, #436]	@ (8007714 <_strtod_l+0x58c>)
 8007560:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007564:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007568:	f7f8 ffb6 	bl	80004d8 <__aeabi_dmul>
 800756c:	4682      	mov	sl, r0
 800756e:	4638      	mov	r0, r7
 8007570:	468b      	mov	fp, r1
 8007572:	f7f8 ff37 	bl	80003e4 <__aeabi_ui2d>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	4650      	mov	r0, sl
 800757c:	4659      	mov	r1, fp
 800757e:	f7f8 fdf5 	bl	800016c <__adddf3>
 8007582:	2d0f      	cmp	r5, #15
 8007584:	4682      	mov	sl, r0
 8007586:	468b      	mov	fp, r1
 8007588:	ddd7      	ble.n	800753a <_strtod_l+0x3b2>
 800758a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800758c:	1b2c      	subs	r4, r5, r4
 800758e:	441c      	add	r4, r3
 8007590:	2c00      	cmp	r4, #0
 8007592:	f340 8093 	ble.w	80076bc <_strtod_l+0x534>
 8007596:	f014 030f 	ands.w	r3, r4, #15
 800759a:	d00a      	beq.n	80075b2 <_strtod_l+0x42a>
 800759c:	495d      	ldr	r1, [pc, #372]	@ (8007714 <_strtod_l+0x58c>)
 800759e:	4652      	mov	r2, sl
 80075a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80075a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075a8:	465b      	mov	r3, fp
 80075aa:	f7f8 ff95 	bl	80004d8 <__aeabi_dmul>
 80075ae:	4682      	mov	sl, r0
 80075b0:	468b      	mov	fp, r1
 80075b2:	f034 040f 	bics.w	r4, r4, #15
 80075b6:	d073      	beq.n	80076a0 <_strtod_l+0x518>
 80075b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80075bc:	dd49      	ble.n	8007652 <_strtod_l+0x4ca>
 80075be:	2400      	movs	r4, #0
 80075c0:	46a0      	mov	r8, r4
 80075c2:	46a1      	mov	r9, r4
 80075c4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80075c6:	2322      	movs	r3, #34	@ 0x22
 80075c8:	f04f 0a00 	mov.w	sl, #0
 80075cc:	9a05      	ldr	r2, [sp, #20]
 80075ce:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800770c <_strtod_l+0x584>
 80075d2:	6013      	str	r3, [r2, #0]
 80075d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f43f ae0f 	beq.w	80071fa <_strtod_l+0x72>
 80075dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075de:	9805      	ldr	r0, [sp, #20]
 80075e0:	f7ff f950 	bl	8006884 <_Bfree>
 80075e4:	4649      	mov	r1, r9
 80075e6:	9805      	ldr	r0, [sp, #20]
 80075e8:	f7ff f94c 	bl	8006884 <_Bfree>
 80075ec:	4641      	mov	r1, r8
 80075ee:	9805      	ldr	r0, [sp, #20]
 80075f0:	f7ff f948 	bl	8006884 <_Bfree>
 80075f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80075f6:	9805      	ldr	r0, [sp, #20]
 80075f8:	f7ff f944 	bl	8006884 <_Bfree>
 80075fc:	4621      	mov	r1, r4
 80075fe:	9805      	ldr	r0, [sp, #20]
 8007600:	f7ff f940 	bl	8006884 <_Bfree>
 8007604:	e5f9      	b.n	80071fa <_strtod_l+0x72>
 8007606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007608:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800760c:	4293      	cmp	r3, r2
 800760e:	dbbc      	blt.n	800758a <_strtod_l+0x402>
 8007610:	4c40      	ldr	r4, [pc, #256]	@ (8007714 <_strtod_l+0x58c>)
 8007612:	f1c5 050f 	rsb	r5, r5, #15
 8007616:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800761a:	4652      	mov	r2, sl
 800761c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007620:	465b      	mov	r3, fp
 8007622:	f7f8 ff59 	bl	80004d8 <__aeabi_dmul>
 8007626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007628:	1b5d      	subs	r5, r3, r5
 800762a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800762e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007632:	e791      	b.n	8007558 <_strtod_l+0x3d0>
 8007634:	3316      	adds	r3, #22
 8007636:	dba8      	blt.n	800758a <_strtod_l+0x402>
 8007638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800763a:	4650      	mov	r0, sl
 800763c:	eba3 0808 	sub.w	r8, r3, r8
 8007640:	4b34      	ldr	r3, [pc, #208]	@ (8007714 <_strtod_l+0x58c>)
 8007642:	4659      	mov	r1, fp
 8007644:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007648:	e9d8 2300 	ldrd	r2, r3, [r8]
 800764c:	f7f9 f86e 	bl	800072c <__aeabi_ddiv>
 8007650:	e75d      	b.n	800750e <_strtod_l+0x386>
 8007652:	2300      	movs	r3, #0
 8007654:	4650      	mov	r0, sl
 8007656:	4659      	mov	r1, fp
 8007658:	461e      	mov	r6, r3
 800765a:	4f2f      	ldr	r7, [pc, #188]	@ (8007718 <_strtod_l+0x590>)
 800765c:	1124      	asrs	r4, r4, #4
 800765e:	2c01      	cmp	r4, #1
 8007660:	dc21      	bgt.n	80076a6 <_strtod_l+0x51e>
 8007662:	b10b      	cbz	r3, 8007668 <_strtod_l+0x4e0>
 8007664:	4682      	mov	sl, r0
 8007666:	468b      	mov	fp, r1
 8007668:	492b      	ldr	r1, [pc, #172]	@ (8007718 <_strtod_l+0x590>)
 800766a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800766e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007672:	4652      	mov	r2, sl
 8007674:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007678:	465b      	mov	r3, fp
 800767a:	f7f8 ff2d 	bl	80004d8 <__aeabi_dmul>
 800767e:	4b23      	ldr	r3, [pc, #140]	@ (800770c <_strtod_l+0x584>)
 8007680:	460a      	mov	r2, r1
 8007682:	400b      	ands	r3, r1
 8007684:	4925      	ldr	r1, [pc, #148]	@ (800771c <_strtod_l+0x594>)
 8007686:	4682      	mov	sl, r0
 8007688:	428b      	cmp	r3, r1
 800768a:	d898      	bhi.n	80075be <_strtod_l+0x436>
 800768c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007690:	428b      	cmp	r3, r1
 8007692:	bf86      	itte	hi
 8007694:	f04f 3aff 	movhi.w	sl, #4294967295
 8007698:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007720 <_strtod_l+0x598>
 800769c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80076a0:	2300      	movs	r3, #0
 80076a2:	9308      	str	r3, [sp, #32]
 80076a4:	e076      	b.n	8007794 <_strtod_l+0x60c>
 80076a6:	07e2      	lsls	r2, r4, #31
 80076a8:	d504      	bpl.n	80076b4 <_strtod_l+0x52c>
 80076aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076ae:	f7f8 ff13 	bl	80004d8 <__aeabi_dmul>
 80076b2:	2301      	movs	r3, #1
 80076b4:	3601      	adds	r6, #1
 80076b6:	1064      	asrs	r4, r4, #1
 80076b8:	3708      	adds	r7, #8
 80076ba:	e7d0      	b.n	800765e <_strtod_l+0x4d6>
 80076bc:	d0f0      	beq.n	80076a0 <_strtod_l+0x518>
 80076be:	4264      	negs	r4, r4
 80076c0:	f014 020f 	ands.w	r2, r4, #15
 80076c4:	d00a      	beq.n	80076dc <_strtod_l+0x554>
 80076c6:	4b13      	ldr	r3, [pc, #76]	@ (8007714 <_strtod_l+0x58c>)
 80076c8:	4650      	mov	r0, sl
 80076ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076ce:	4659      	mov	r1, fp
 80076d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d4:	f7f9 f82a 	bl	800072c <__aeabi_ddiv>
 80076d8:	4682      	mov	sl, r0
 80076da:	468b      	mov	fp, r1
 80076dc:	1124      	asrs	r4, r4, #4
 80076de:	d0df      	beq.n	80076a0 <_strtod_l+0x518>
 80076e0:	2c1f      	cmp	r4, #31
 80076e2:	dd1f      	ble.n	8007724 <_strtod_l+0x59c>
 80076e4:	2400      	movs	r4, #0
 80076e6:	46a0      	mov	r8, r4
 80076e8:	46a1      	mov	r9, r4
 80076ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80076ec:	2322      	movs	r3, #34	@ 0x22
 80076ee:	9a05      	ldr	r2, [sp, #20]
 80076f0:	f04f 0a00 	mov.w	sl, #0
 80076f4:	f04f 0b00 	mov.w	fp, #0
 80076f8:	6013      	str	r3, [r2, #0]
 80076fa:	e76b      	b.n	80075d4 <_strtod_l+0x44c>
 80076fc:	08009897 	.word	0x08009897
 8007700:	08009b78 	.word	0x08009b78
 8007704:	0800988f 	.word	0x0800988f
 8007708:	080098c4 	.word	0x080098c4
 800770c:	7ff00000 	.word	0x7ff00000
 8007710:	08009a18 	.word	0x08009a18
 8007714:	08009ab0 	.word	0x08009ab0
 8007718:	08009a88 	.word	0x08009a88
 800771c:	7ca00000 	.word	0x7ca00000
 8007720:	7fefffff 	.word	0x7fefffff
 8007724:	f014 0310 	ands.w	r3, r4, #16
 8007728:	bf18      	it	ne
 800772a:	236a      	movne	r3, #106	@ 0x6a
 800772c:	4650      	mov	r0, sl
 800772e:	9308      	str	r3, [sp, #32]
 8007730:	4659      	mov	r1, fp
 8007732:	2300      	movs	r3, #0
 8007734:	4e77      	ldr	r6, [pc, #476]	@ (8007914 <_strtod_l+0x78c>)
 8007736:	07e7      	lsls	r7, r4, #31
 8007738:	d504      	bpl.n	8007744 <_strtod_l+0x5bc>
 800773a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800773e:	f7f8 fecb 	bl	80004d8 <__aeabi_dmul>
 8007742:	2301      	movs	r3, #1
 8007744:	1064      	asrs	r4, r4, #1
 8007746:	f106 0608 	add.w	r6, r6, #8
 800774a:	d1f4      	bne.n	8007736 <_strtod_l+0x5ae>
 800774c:	b10b      	cbz	r3, 8007752 <_strtod_l+0x5ca>
 800774e:	4682      	mov	sl, r0
 8007750:	468b      	mov	fp, r1
 8007752:	9b08      	ldr	r3, [sp, #32]
 8007754:	b1b3      	cbz	r3, 8007784 <_strtod_l+0x5fc>
 8007756:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800775a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800775e:	2b00      	cmp	r3, #0
 8007760:	4659      	mov	r1, fp
 8007762:	dd0f      	ble.n	8007784 <_strtod_l+0x5fc>
 8007764:	2b1f      	cmp	r3, #31
 8007766:	dd58      	ble.n	800781a <_strtod_l+0x692>
 8007768:	2b34      	cmp	r3, #52	@ 0x34
 800776a:	bfd8      	it	le
 800776c:	f04f 33ff 	movle.w	r3, #4294967295
 8007770:	f04f 0a00 	mov.w	sl, #0
 8007774:	bfcf      	iteee	gt
 8007776:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800777a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800777e:	4093      	lslle	r3, r2
 8007780:	ea03 0b01 	andle.w	fp, r3, r1
 8007784:	2200      	movs	r2, #0
 8007786:	2300      	movs	r3, #0
 8007788:	4650      	mov	r0, sl
 800778a:	4659      	mov	r1, fp
 800778c:	f7f9 f90c 	bl	80009a8 <__aeabi_dcmpeq>
 8007790:	2800      	cmp	r0, #0
 8007792:	d1a7      	bne.n	80076e4 <_strtod_l+0x55c>
 8007794:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007796:	464a      	mov	r2, r9
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800779c:	462b      	mov	r3, r5
 800779e:	9805      	ldr	r0, [sp, #20]
 80077a0:	f7ff f8d8 	bl	8006954 <__s2b>
 80077a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80077a6:	2800      	cmp	r0, #0
 80077a8:	f43f af09 	beq.w	80075be <_strtod_l+0x436>
 80077ac:	2400      	movs	r4, #0
 80077ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077b2:	2a00      	cmp	r2, #0
 80077b4:	eba3 0308 	sub.w	r3, r3, r8
 80077b8:	bfa8      	it	ge
 80077ba:	2300      	movge	r3, #0
 80077bc:	46a0      	mov	r8, r4
 80077be:	9312      	str	r3, [sp, #72]	@ 0x48
 80077c0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80077c4:	9316      	str	r3, [sp, #88]	@ 0x58
 80077c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077c8:	9805      	ldr	r0, [sp, #20]
 80077ca:	6859      	ldr	r1, [r3, #4]
 80077cc:	f7ff f81a 	bl	8006804 <_Balloc>
 80077d0:	4681      	mov	r9, r0
 80077d2:	2800      	cmp	r0, #0
 80077d4:	f43f aef7 	beq.w	80075c6 <_strtod_l+0x43e>
 80077d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077da:	300c      	adds	r0, #12
 80077dc:	691a      	ldr	r2, [r3, #16]
 80077de:	f103 010c 	add.w	r1, r3, #12
 80077e2:	3202      	adds	r2, #2
 80077e4:	0092      	lsls	r2, r2, #2
 80077e6:	f7fe f8a0 	bl	800592a <memcpy>
 80077ea:	ab1c      	add	r3, sp, #112	@ 0x70
 80077ec:	9301      	str	r3, [sp, #4]
 80077ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 80077f0:	9300      	str	r3, [sp, #0]
 80077f2:	4652      	mov	r2, sl
 80077f4:	465b      	mov	r3, fp
 80077f6:	9805      	ldr	r0, [sp, #20]
 80077f8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80077fc:	f7ff fbd6 	bl	8006fac <__d2b>
 8007800:	901a      	str	r0, [sp, #104]	@ 0x68
 8007802:	2800      	cmp	r0, #0
 8007804:	f43f aedf 	beq.w	80075c6 <_strtod_l+0x43e>
 8007808:	2101      	movs	r1, #1
 800780a:	9805      	ldr	r0, [sp, #20]
 800780c:	f7ff f938 	bl	8006a80 <__i2b>
 8007810:	4680      	mov	r8, r0
 8007812:	b948      	cbnz	r0, 8007828 <_strtod_l+0x6a0>
 8007814:	f04f 0800 	mov.w	r8, #0
 8007818:	e6d5      	b.n	80075c6 <_strtod_l+0x43e>
 800781a:	f04f 32ff 	mov.w	r2, #4294967295
 800781e:	fa02 f303 	lsl.w	r3, r2, r3
 8007822:	ea03 0a0a 	and.w	sl, r3, sl
 8007826:	e7ad      	b.n	8007784 <_strtod_l+0x5fc>
 8007828:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800782a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800782c:	2d00      	cmp	r5, #0
 800782e:	bfab      	itete	ge
 8007830:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007832:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007834:	18ef      	addge	r7, r5, r3
 8007836:	1b5e      	sublt	r6, r3, r5
 8007838:	9b08      	ldr	r3, [sp, #32]
 800783a:	bfa8      	it	ge
 800783c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800783e:	eba5 0503 	sub.w	r5, r5, r3
 8007842:	4415      	add	r5, r2
 8007844:	4b34      	ldr	r3, [pc, #208]	@ (8007918 <_strtod_l+0x790>)
 8007846:	f105 35ff 	add.w	r5, r5, #4294967295
 800784a:	bfb8      	it	lt
 800784c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800784e:	429d      	cmp	r5, r3
 8007850:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007854:	da50      	bge.n	80078f8 <_strtod_l+0x770>
 8007856:	1b5b      	subs	r3, r3, r5
 8007858:	2b1f      	cmp	r3, #31
 800785a:	f04f 0101 	mov.w	r1, #1
 800785e:	eba2 0203 	sub.w	r2, r2, r3
 8007862:	dc3d      	bgt.n	80078e0 <_strtod_l+0x758>
 8007864:	fa01 f303 	lsl.w	r3, r1, r3
 8007868:	9313      	str	r3, [sp, #76]	@ 0x4c
 800786a:	2300      	movs	r3, #0
 800786c:	9310      	str	r3, [sp, #64]	@ 0x40
 800786e:	18bd      	adds	r5, r7, r2
 8007870:	9b08      	ldr	r3, [sp, #32]
 8007872:	42af      	cmp	r7, r5
 8007874:	4416      	add	r6, r2
 8007876:	441e      	add	r6, r3
 8007878:	463b      	mov	r3, r7
 800787a:	bfa8      	it	ge
 800787c:	462b      	movge	r3, r5
 800787e:	42b3      	cmp	r3, r6
 8007880:	bfa8      	it	ge
 8007882:	4633      	movge	r3, r6
 8007884:	2b00      	cmp	r3, #0
 8007886:	bfc2      	ittt	gt
 8007888:	1aed      	subgt	r5, r5, r3
 800788a:	1af6      	subgt	r6, r6, r3
 800788c:	1aff      	subgt	r7, r7, r3
 800788e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007890:	2b00      	cmp	r3, #0
 8007892:	dd16      	ble.n	80078c2 <_strtod_l+0x73a>
 8007894:	4641      	mov	r1, r8
 8007896:	461a      	mov	r2, r3
 8007898:	9805      	ldr	r0, [sp, #20]
 800789a:	f7ff f9a9 	bl	8006bf0 <__pow5mult>
 800789e:	4680      	mov	r8, r0
 80078a0:	2800      	cmp	r0, #0
 80078a2:	d0b7      	beq.n	8007814 <_strtod_l+0x68c>
 80078a4:	4601      	mov	r1, r0
 80078a6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80078a8:	9805      	ldr	r0, [sp, #20]
 80078aa:	f7ff f8ff 	bl	8006aac <__multiply>
 80078ae:	900a      	str	r0, [sp, #40]	@ 0x28
 80078b0:	2800      	cmp	r0, #0
 80078b2:	f43f ae88 	beq.w	80075c6 <_strtod_l+0x43e>
 80078b6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80078b8:	9805      	ldr	r0, [sp, #20]
 80078ba:	f7fe ffe3 	bl	8006884 <_Bfree>
 80078be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80078c2:	2d00      	cmp	r5, #0
 80078c4:	dc1d      	bgt.n	8007902 <_strtod_l+0x77a>
 80078c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	dd27      	ble.n	800791c <_strtod_l+0x794>
 80078cc:	4649      	mov	r1, r9
 80078ce:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80078d0:	9805      	ldr	r0, [sp, #20]
 80078d2:	f7ff f98d 	bl	8006bf0 <__pow5mult>
 80078d6:	4681      	mov	r9, r0
 80078d8:	bb00      	cbnz	r0, 800791c <_strtod_l+0x794>
 80078da:	f04f 0900 	mov.w	r9, #0
 80078de:	e672      	b.n	80075c6 <_strtod_l+0x43e>
 80078e0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80078e4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80078e8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80078ec:	35e2      	adds	r5, #226	@ 0xe2
 80078ee:	fa01 f305 	lsl.w	r3, r1, r5
 80078f2:	9310      	str	r3, [sp, #64]	@ 0x40
 80078f4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80078f6:	e7ba      	b.n	800786e <_strtod_l+0x6e6>
 80078f8:	2300      	movs	r3, #0
 80078fa:	9310      	str	r3, [sp, #64]	@ 0x40
 80078fc:	2301      	movs	r3, #1
 80078fe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007900:	e7b5      	b.n	800786e <_strtod_l+0x6e6>
 8007902:	462a      	mov	r2, r5
 8007904:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007906:	9805      	ldr	r0, [sp, #20]
 8007908:	f7ff f9cc 	bl	8006ca4 <__lshift>
 800790c:	901a      	str	r0, [sp, #104]	@ 0x68
 800790e:	2800      	cmp	r0, #0
 8007910:	d1d9      	bne.n	80078c6 <_strtod_l+0x73e>
 8007912:	e658      	b.n	80075c6 <_strtod_l+0x43e>
 8007914:	08009ba0 	.word	0x08009ba0
 8007918:	fffffc02 	.word	0xfffffc02
 800791c:	2e00      	cmp	r6, #0
 800791e:	dd07      	ble.n	8007930 <_strtod_l+0x7a8>
 8007920:	4649      	mov	r1, r9
 8007922:	4632      	mov	r2, r6
 8007924:	9805      	ldr	r0, [sp, #20]
 8007926:	f7ff f9bd 	bl	8006ca4 <__lshift>
 800792a:	4681      	mov	r9, r0
 800792c:	2800      	cmp	r0, #0
 800792e:	d0d4      	beq.n	80078da <_strtod_l+0x752>
 8007930:	2f00      	cmp	r7, #0
 8007932:	dd08      	ble.n	8007946 <_strtod_l+0x7be>
 8007934:	4641      	mov	r1, r8
 8007936:	463a      	mov	r2, r7
 8007938:	9805      	ldr	r0, [sp, #20]
 800793a:	f7ff f9b3 	bl	8006ca4 <__lshift>
 800793e:	4680      	mov	r8, r0
 8007940:	2800      	cmp	r0, #0
 8007942:	f43f ae40 	beq.w	80075c6 <_strtod_l+0x43e>
 8007946:	464a      	mov	r2, r9
 8007948:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800794a:	9805      	ldr	r0, [sp, #20]
 800794c:	f7ff fa32 	bl	8006db4 <__mdiff>
 8007950:	4604      	mov	r4, r0
 8007952:	2800      	cmp	r0, #0
 8007954:	f43f ae37 	beq.w	80075c6 <_strtod_l+0x43e>
 8007958:	68c3      	ldr	r3, [r0, #12]
 800795a:	4641      	mov	r1, r8
 800795c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800795e:	2300      	movs	r3, #0
 8007960:	60c3      	str	r3, [r0, #12]
 8007962:	f7ff fa0b 	bl	8006d7c <__mcmp>
 8007966:	2800      	cmp	r0, #0
 8007968:	da3d      	bge.n	80079e6 <_strtod_l+0x85e>
 800796a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800796c:	ea53 030a 	orrs.w	r3, r3, sl
 8007970:	d163      	bne.n	8007a3a <_strtod_l+0x8b2>
 8007972:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007976:	2b00      	cmp	r3, #0
 8007978:	d15f      	bne.n	8007a3a <_strtod_l+0x8b2>
 800797a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800797e:	0d1b      	lsrs	r3, r3, #20
 8007980:	051b      	lsls	r3, r3, #20
 8007982:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007986:	d958      	bls.n	8007a3a <_strtod_l+0x8b2>
 8007988:	6963      	ldr	r3, [r4, #20]
 800798a:	b913      	cbnz	r3, 8007992 <_strtod_l+0x80a>
 800798c:	6923      	ldr	r3, [r4, #16]
 800798e:	2b01      	cmp	r3, #1
 8007990:	dd53      	ble.n	8007a3a <_strtod_l+0x8b2>
 8007992:	4621      	mov	r1, r4
 8007994:	2201      	movs	r2, #1
 8007996:	9805      	ldr	r0, [sp, #20]
 8007998:	f7ff f984 	bl	8006ca4 <__lshift>
 800799c:	4641      	mov	r1, r8
 800799e:	4604      	mov	r4, r0
 80079a0:	f7ff f9ec 	bl	8006d7c <__mcmp>
 80079a4:	2800      	cmp	r0, #0
 80079a6:	dd48      	ble.n	8007a3a <_strtod_l+0x8b2>
 80079a8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80079ac:	9a08      	ldr	r2, [sp, #32]
 80079ae:	0d1b      	lsrs	r3, r3, #20
 80079b0:	051b      	lsls	r3, r3, #20
 80079b2:	2a00      	cmp	r2, #0
 80079b4:	d062      	beq.n	8007a7c <_strtod_l+0x8f4>
 80079b6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80079ba:	d85f      	bhi.n	8007a7c <_strtod_l+0x8f4>
 80079bc:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80079c0:	f67f ae94 	bls.w	80076ec <_strtod_l+0x564>
 80079c4:	4650      	mov	r0, sl
 80079c6:	4659      	mov	r1, fp
 80079c8:	4ba3      	ldr	r3, [pc, #652]	@ (8007c58 <_strtod_l+0xad0>)
 80079ca:	2200      	movs	r2, #0
 80079cc:	f7f8 fd84 	bl	80004d8 <__aeabi_dmul>
 80079d0:	4ba2      	ldr	r3, [pc, #648]	@ (8007c5c <_strtod_l+0xad4>)
 80079d2:	4682      	mov	sl, r0
 80079d4:	400b      	ands	r3, r1
 80079d6:	468b      	mov	fp, r1
 80079d8:	2b00      	cmp	r3, #0
 80079da:	f47f adff 	bne.w	80075dc <_strtod_l+0x454>
 80079de:	2322      	movs	r3, #34	@ 0x22
 80079e0:	9a05      	ldr	r2, [sp, #20]
 80079e2:	6013      	str	r3, [r2, #0]
 80079e4:	e5fa      	b.n	80075dc <_strtod_l+0x454>
 80079e6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80079ea:	d165      	bne.n	8007ab8 <_strtod_l+0x930>
 80079ec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80079ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80079f2:	b35a      	cbz	r2, 8007a4c <_strtod_l+0x8c4>
 80079f4:	4a9a      	ldr	r2, [pc, #616]	@ (8007c60 <_strtod_l+0xad8>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d12b      	bne.n	8007a52 <_strtod_l+0x8ca>
 80079fa:	9b08      	ldr	r3, [sp, #32]
 80079fc:	4651      	mov	r1, sl
 80079fe:	b303      	cbz	r3, 8007a42 <_strtod_l+0x8ba>
 8007a00:	465a      	mov	r2, fp
 8007a02:	4b96      	ldr	r3, [pc, #600]	@ (8007c5c <_strtod_l+0xad4>)
 8007a04:	4013      	ands	r3, r2
 8007a06:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a0e:	d81b      	bhi.n	8007a48 <_strtod_l+0x8c0>
 8007a10:	0d1b      	lsrs	r3, r3, #20
 8007a12:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007a16:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1a:	4299      	cmp	r1, r3
 8007a1c:	d119      	bne.n	8007a52 <_strtod_l+0x8ca>
 8007a1e:	4b91      	ldr	r3, [pc, #580]	@ (8007c64 <_strtod_l+0xadc>)
 8007a20:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d102      	bne.n	8007a2c <_strtod_l+0x8a4>
 8007a26:	3101      	adds	r1, #1
 8007a28:	f43f adcd 	beq.w	80075c6 <_strtod_l+0x43e>
 8007a2c:	f04f 0a00 	mov.w	sl, #0
 8007a30:	4b8a      	ldr	r3, [pc, #552]	@ (8007c5c <_strtod_l+0xad4>)
 8007a32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a34:	401a      	ands	r2, r3
 8007a36:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007a3a:	9b08      	ldr	r3, [sp, #32]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d1c1      	bne.n	80079c4 <_strtod_l+0x83c>
 8007a40:	e5cc      	b.n	80075dc <_strtod_l+0x454>
 8007a42:	f04f 33ff 	mov.w	r3, #4294967295
 8007a46:	e7e8      	b.n	8007a1a <_strtod_l+0x892>
 8007a48:	4613      	mov	r3, r2
 8007a4a:	e7e6      	b.n	8007a1a <_strtod_l+0x892>
 8007a4c:	ea53 030a 	orrs.w	r3, r3, sl
 8007a50:	d0aa      	beq.n	80079a8 <_strtod_l+0x820>
 8007a52:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007a54:	b1db      	cbz	r3, 8007a8e <_strtod_l+0x906>
 8007a56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a58:	4213      	tst	r3, r2
 8007a5a:	d0ee      	beq.n	8007a3a <_strtod_l+0x8b2>
 8007a5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a5e:	4650      	mov	r0, sl
 8007a60:	4659      	mov	r1, fp
 8007a62:	9a08      	ldr	r2, [sp, #32]
 8007a64:	b1bb      	cbz	r3, 8007a96 <_strtod_l+0x90e>
 8007a66:	f7ff fb6d 	bl	8007144 <sulp>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a72:	f7f8 fb7b 	bl	800016c <__adddf3>
 8007a76:	4682      	mov	sl, r0
 8007a78:	468b      	mov	fp, r1
 8007a7a:	e7de      	b.n	8007a3a <_strtod_l+0x8b2>
 8007a7c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007a80:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007a84:	f04f 3aff 	mov.w	sl, #4294967295
 8007a88:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007a8c:	e7d5      	b.n	8007a3a <_strtod_l+0x8b2>
 8007a8e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a90:	ea13 0f0a 	tst.w	r3, sl
 8007a94:	e7e1      	b.n	8007a5a <_strtod_l+0x8d2>
 8007a96:	f7ff fb55 	bl	8007144 <sulp>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007aa2:	f7f8 fb61 	bl	8000168 <__aeabi_dsub>
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	4682      	mov	sl, r0
 8007aac:	468b      	mov	fp, r1
 8007aae:	f7f8 ff7b 	bl	80009a8 <__aeabi_dcmpeq>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	d0c1      	beq.n	8007a3a <_strtod_l+0x8b2>
 8007ab6:	e619      	b.n	80076ec <_strtod_l+0x564>
 8007ab8:	4641      	mov	r1, r8
 8007aba:	4620      	mov	r0, r4
 8007abc:	f7ff face 	bl	800705c <__ratio>
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	460f      	mov	r7, r1
 8007aca:	f7f8 ff81 	bl	80009d0 <__aeabi_dcmple>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d06d      	beq.n	8007bae <_strtod_l+0xa26>
 8007ad2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d178      	bne.n	8007bca <_strtod_l+0xa42>
 8007ad8:	f1ba 0f00 	cmp.w	sl, #0
 8007adc:	d156      	bne.n	8007b8c <_strtod_l+0xa04>
 8007ade:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ae0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d158      	bne.n	8007b9a <_strtod_l+0xa12>
 8007ae8:	2200      	movs	r2, #0
 8007aea:	4630      	mov	r0, r6
 8007aec:	4639      	mov	r1, r7
 8007aee:	4b5e      	ldr	r3, [pc, #376]	@ (8007c68 <_strtod_l+0xae0>)
 8007af0:	f7f8 ff64 	bl	80009bc <__aeabi_dcmplt>
 8007af4:	2800      	cmp	r0, #0
 8007af6:	d157      	bne.n	8007ba8 <_strtod_l+0xa20>
 8007af8:	4630      	mov	r0, r6
 8007afa:	4639      	mov	r1, r7
 8007afc:	2200      	movs	r2, #0
 8007afe:	4b5b      	ldr	r3, [pc, #364]	@ (8007c6c <_strtod_l+0xae4>)
 8007b00:	f7f8 fcea 	bl	80004d8 <__aeabi_dmul>
 8007b04:	4606      	mov	r6, r0
 8007b06:	460f      	mov	r7, r1
 8007b08:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007b0c:	9606      	str	r6, [sp, #24]
 8007b0e:	9307      	str	r3, [sp, #28]
 8007b10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b14:	4d51      	ldr	r5, [pc, #324]	@ (8007c5c <_strtod_l+0xad4>)
 8007b16:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007b1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b1c:	401d      	ands	r5, r3
 8007b1e:	4b54      	ldr	r3, [pc, #336]	@ (8007c70 <_strtod_l+0xae8>)
 8007b20:	429d      	cmp	r5, r3
 8007b22:	f040 80ab 	bne.w	8007c7c <_strtod_l+0xaf4>
 8007b26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b28:	4650      	mov	r0, sl
 8007b2a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007b2e:	4659      	mov	r1, fp
 8007b30:	f7ff f9d4 	bl	8006edc <__ulp>
 8007b34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b38:	f7f8 fcce 	bl	80004d8 <__aeabi_dmul>
 8007b3c:	4652      	mov	r2, sl
 8007b3e:	465b      	mov	r3, fp
 8007b40:	f7f8 fb14 	bl	800016c <__adddf3>
 8007b44:	460b      	mov	r3, r1
 8007b46:	4945      	ldr	r1, [pc, #276]	@ (8007c5c <_strtod_l+0xad4>)
 8007b48:	4a4a      	ldr	r2, [pc, #296]	@ (8007c74 <_strtod_l+0xaec>)
 8007b4a:	4019      	ands	r1, r3
 8007b4c:	4291      	cmp	r1, r2
 8007b4e:	4682      	mov	sl, r0
 8007b50:	d942      	bls.n	8007bd8 <_strtod_l+0xa50>
 8007b52:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b54:	4b43      	ldr	r3, [pc, #268]	@ (8007c64 <_strtod_l+0xadc>)
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d103      	bne.n	8007b62 <_strtod_l+0x9da>
 8007b5a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	f43f ad32 	beq.w	80075c6 <_strtod_l+0x43e>
 8007b62:	f04f 3aff 	mov.w	sl, #4294967295
 8007b66:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8007c64 <_strtod_l+0xadc>
 8007b6a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b6c:	9805      	ldr	r0, [sp, #20]
 8007b6e:	f7fe fe89 	bl	8006884 <_Bfree>
 8007b72:	4649      	mov	r1, r9
 8007b74:	9805      	ldr	r0, [sp, #20]
 8007b76:	f7fe fe85 	bl	8006884 <_Bfree>
 8007b7a:	4641      	mov	r1, r8
 8007b7c:	9805      	ldr	r0, [sp, #20]
 8007b7e:	f7fe fe81 	bl	8006884 <_Bfree>
 8007b82:	4621      	mov	r1, r4
 8007b84:	9805      	ldr	r0, [sp, #20]
 8007b86:	f7fe fe7d 	bl	8006884 <_Bfree>
 8007b8a:	e61c      	b.n	80077c6 <_strtod_l+0x63e>
 8007b8c:	f1ba 0f01 	cmp.w	sl, #1
 8007b90:	d103      	bne.n	8007b9a <_strtod_l+0xa12>
 8007b92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f43f ada9 	beq.w	80076ec <_strtod_l+0x564>
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	4b36      	ldr	r3, [pc, #216]	@ (8007c78 <_strtod_l+0xaf0>)
 8007b9e:	2600      	movs	r6, #0
 8007ba0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007ba4:	4f30      	ldr	r7, [pc, #192]	@ (8007c68 <_strtod_l+0xae0>)
 8007ba6:	e7b3      	b.n	8007b10 <_strtod_l+0x988>
 8007ba8:	2600      	movs	r6, #0
 8007baa:	4f30      	ldr	r7, [pc, #192]	@ (8007c6c <_strtod_l+0xae4>)
 8007bac:	e7ac      	b.n	8007b08 <_strtod_l+0x980>
 8007bae:	4630      	mov	r0, r6
 8007bb0:	4639      	mov	r1, r7
 8007bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8007c6c <_strtod_l+0xae4>)
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f7f8 fc8f 	bl	80004d8 <__aeabi_dmul>
 8007bba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bbc:	4606      	mov	r6, r0
 8007bbe:	460f      	mov	r7, r1
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d0a1      	beq.n	8007b08 <_strtod_l+0x980>
 8007bc4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007bc8:	e7a2      	b.n	8007b10 <_strtod_l+0x988>
 8007bca:	2200      	movs	r2, #0
 8007bcc:	4b26      	ldr	r3, [pc, #152]	@ (8007c68 <_strtod_l+0xae0>)
 8007bce:	4616      	mov	r6, r2
 8007bd0:	461f      	mov	r7, r3
 8007bd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007bd6:	e79b      	b.n	8007b10 <_strtod_l+0x988>
 8007bd8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007bdc:	9b08      	ldr	r3, [sp, #32]
 8007bde:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1c1      	bne.n	8007b6a <_strtod_l+0x9e2>
 8007be6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007bea:	0d1b      	lsrs	r3, r3, #20
 8007bec:	051b      	lsls	r3, r3, #20
 8007bee:	429d      	cmp	r5, r3
 8007bf0:	d1bb      	bne.n	8007b6a <_strtod_l+0x9e2>
 8007bf2:	4630      	mov	r0, r6
 8007bf4:	4639      	mov	r1, r7
 8007bf6:	f7f9 fa15 	bl	8001024 <__aeabi_d2lz>
 8007bfa:	f7f8 fc3f 	bl	800047c <__aeabi_l2d>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	460b      	mov	r3, r1
 8007c02:	4630      	mov	r0, r6
 8007c04:	4639      	mov	r1, r7
 8007c06:	f7f8 faaf 	bl	8000168 <__aeabi_dsub>
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007c12:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007c16:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c18:	ea46 060a 	orr.w	r6, r6, sl
 8007c1c:	431e      	orrs	r6, r3
 8007c1e:	d06a      	beq.n	8007cf6 <_strtod_l+0xb6e>
 8007c20:	a309      	add	r3, pc, #36	@ (adr r3, 8007c48 <_strtod_l+0xac0>)
 8007c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c26:	f7f8 fec9 	bl	80009bc <__aeabi_dcmplt>
 8007c2a:	2800      	cmp	r0, #0
 8007c2c:	f47f acd6 	bne.w	80075dc <_strtod_l+0x454>
 8007c30:	a307      	add	r3, pc, #28	@ (adr r3, 8007c50 <_strtod_l+0xac8>)
 8007c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c3a:	f7f8 fedd 	bl	80009f8 <__aeabi_dcmpgt>
 8007c3e:	2800      	cmp	r0, #0
 8007c40:	d093      	beq.n	8007b6a <_strtod_l+0x9e2>
 8007c42:	e4cb      	b.n	80075dc <_strtod_l+0x454>
 8007c44:	f3af 8000 	nop.w
 8007c48:	94a03595 	.word	0x94a03595
 8007c4c:	3fdfffff 	.word	0x3fdfffff
 8007c50:	35afe535 	.word	0x35afe535
 8007c54:	3fe00000 	.word	0x3fe00000
 8007c58:	39500000 	.word	0x39500000
 8007c5c:	7ff00000 	.word	0x7ff00000
 8007c60:	000fffff 	.word	0x000fffff
 8007c64:	7fefffff 	.word	0x7fefffff
 8007c68:	3ff00000 	.word	0x3ff00000
 8007c6c:	3fe00000 	.word	0x3fe00000
 8007c70:	7fe00000 	.word	0x7fe00000
 8007c74:	7c9fffff 	.word	0x7c9fffff
 8007c78:	bff00000 	.word	0xbff00000
 8007c7c:	9b08      	ldr	r3, [sp, #32]
 8007c7e:	b323      	cbz	r3, 8007cca <_strtod_l+0xb42>
 8007c80:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007c84:	d821      	bhi.n	8007cca <_strtod_l+0xb42>
 8007c86:	a328      	add	r3, pc, #160	@ (adr r3, 8007d28 <_strtod_l+0xba0>)
 8007c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c8c:	4630      	mov	r0, r6
 8007c8e:	4639      	mov	r1, r7
 8007c90:	f7f8 fe9e 	bl	80009d0 <__aeabi_dcmple>
 8007c94:	b1a0      	cbz	r0, 8007cc0 <_strtod_l+0xb38>
 8007c96:	4639      	mov	r1, r7
 8007c98:	4630      	mov	r0, r6
 8007c9a:	f7f8 fef5 	bl	8000a88 <__aeabi_d2uiz>
 8007c9e:	2801      	cmp	r0, #1
 8007ca0:	bf38      	it	cc
 8007ca2:	2001      	movcc	r0, #1
 8007ca4:	f7f8 fb9e 	bl	80003e4 <__aeabi_ui2d>
 8007ca8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007caa:	4606      	mov	r6, r0
 8007cac:	460f      	mov	r7, r1
 8007cae:	b9fb      	cbnz	r3, 8007cf0 <_strtod_l+0xb68>
 8007cb0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007cb4:	9014      	str	r0, [sp, #80]	@ 0x50
 8007cb6:	9315      	str	r3, [sp, #84]	@ 0x54
 8007cb8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007cbc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007cc0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007cc2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007cc6:	1b5b      	subs	r3, r3, r5
 8007cc8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007cca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007cce:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007cd2:	f7ff f903 	bl	8006edc <__ulp>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	460b      	mov	r3, r1
 8007cda:	4650      	mov	r0, sl
 8007cdc:	4659      	mov	r1, fp
 8007cde:	f7f8 fbfb 	bl	80004d8 <__aeabi_dmul>
 8007ce2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007ce6:	f7f8 fa41 	bl	800016c <__adddf3>
 8007cea:	4682      	mov	sl, r0
 8007cec:	468b      	mov	fp, r1
 8007cee:	e775      	b.n	8007bdc <_strtod_l+0xa54>
 8007cf0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007cf4:	e7e0      	b.n	8007cb8 <_strtod_l+0xb30>
 8007cf6:	a30e      	add	r3, pc, #56	@ (adr r3, 8007d30 <_strtod_l+0xba8>)
 8007cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfc:	f7f8 fe5e 	bl	80009bc <__aeabi_dcmplt>
 8007d00:	e79d      	b.n	8007c3e <_strtod_l+0xab6>
 8007d02:	2300      	movs	r3, #0
 8007d04:	930e      	str	r3, [sp, #56]	@ 0x38
 8007d06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d08:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007d0a:	6013      	str	r3, [r2, #0]
 8007d0c:	f7ff ba79 	b.w	8007202 <_strtod_l+0x7a>
 8007d10:	2a65      	cmp	r2, #101	@ 0x65
 8007d12:	f43f ab72 	beq.w	80073fa <_strtod_l+0x272>
 8007d16:	2a45      	cmp	r2, #69	@ 0x45
 8007d18:	f43f ab6f 	beq.w	80073fa <_strtod_l+0x272>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	f7ff bbaa 	b.w	8007476 <_strtod_l+0x2ee>
 8007d22:	bf00      	nop
 8007d24:	f3af 8000 	nop.w
 8007d28:	ffc00000 	.word	0xffc00000
 8007d2c:	41dfffff 	.word	0x41dfffff
 8007d30:	94a03595 	.word	0x94a03595
 8007d34:	3fcfffff 	.word	0x3fcfffff

08007d38 <_strtod_r>:
 8007d38:	4b01      	ldr	r3, [pc, #4]	@ (8007d40 <_strtod_r+0x8>)
 8007d3a:	f7ff ba25 	b.w	8007188 <_strtod_l>
 8007d3e:	bf00      	nop
 8007d40:	20000080 	.word	0x20000080

08007d44 <_strtol_l.isra.0>:
 8007d44:	2b24      	cmp	r3, #36	@ 0x24
 8007d46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d4a:	4686      	mov	lr, r0
 8007d4c:	4690      	mov	r8, r2
 8007d4e:	d801      	bhi.n	8007d54 <_strtol_l.isra.0+0x10>
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d106      	bne.n	8007d62 <_strtol_l.isra.0+0x1e>
 8007d54:	f7fd fdae 	bl	80058b4 <__errno>
 8007d58:	2316      	movs	r3, #22
 8007d5a:	6003      	str	r3, [r0, #0]
 8007d5c:	2000      	movs	r0, #0
 8007d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d62:	460d      	mov	r5, r1
 8007d64:	4833      	ldr	r0, [pc, #204]	@ (8007e34 <_strtol_l.isra.0+0xf0>)
 8007d66:	462a      	mov	r2, r5
 8007d68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d6c:	5d06      	ldrb	r6, [r0, r4]
 8007d6e:	f016 0608 	ands.w	r6, r6, #8
 8007d72:	d1f8      	bne.n	8007d66 <_strtol_l.isra.0+0x22>
 8007d74:	2c2d      	cmp	r4, #45	@ 0x2d
 8007d76:	d110      	bne.n	8007d9a <_strtol_l.isra.0+0x56>
 8007d78:	2601      	movs	r6, #1
 8007d7a:	782c      	ldrb	r4, [r5, #0]
 8007d7c:	1c95      	adds	r5, r2, #2
 8007d7e:	f033 0210 	bics.w	r2, r3, #16
 8007d82:	d115      	bne.n	8007db0 <_strtol_l.isra.0+0x6c>
 8007d84:	2c30      	cmp	r4, #48	@ 0x30
 8007d86:	d10d      	bne.n	8007da4 <_strtol_l.isra.0+0x60>
 8007d88:	782a      	ldrb	r2, [r5, #0]
 8007d8a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007d8e:	2a58      	cmp	r2, #88	@ 0x58
 8007d90:	d108      	bne.n	8007da4 <_strtol_l.isra.0+0x60>
 8007d92:	786c      	ldrb	r4, [r5, #1]
 8007d94:	3502      	adds	r5, #2
 8007d96:	2310      	movs	r3, #16
 8007d98:	e00a      	b.n	8007db0 <_strtol_l.isra.0+0x6c>
 8007d9a:	2c2b      	cmp	r4, #43	@ 0x2b
 8007d9c:	bf04      	itt	eq
 8007d9e:	782c      	ldrbeq	r4, [r5, #0]
 8007da0:	1c95      	addeq	r5, r2, #2
 8007da2:	e7ec      	b.n	8007d7e <_strtol_l.isra.0+0x3a>
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1f6      	bne.n	8007d96 <_strtol_l.isra.0+0x52>
 8007da8:	2c30      	cmp	r4, #48	@ 0x30
 8007daa:	bf14      	ite	ne
 8007dac:	230a      	movne	r3, #10
 8007dae:	2308      	moveq	r3, #8
 8007db0:	2200      	movs	r2, #0
 8007db2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007db6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007dba:	fbbc f9f3 	udiv	r9, ip, r3
 8007dbe:	4610      	mov	r0, r2
 8007dc0:	fb03 ca19 	mls	sl, r3, r9, ip
 8007dc4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007dc8:	2f09      	cmp	r7, #9
 8007dca:	d80f      	bhi.n	8007dec <_strtol_l.isra.0+0xa8>
 8007dcc:	463c      	mov	r4, r7
 8007dce:	42a3      	cmp	r3, r4
 8007dd0:	dd1b      	ble.n	8007e0a <_strtol_l.isra.0+0xc6>
 8007dd2:	1c57      	adds	r7, r2, #1
 8007dd4:	d007      	beq.n	8007de6 <_strtol_l.isra.0+0xa2>
 8007dd6:	4581      	cmp	r9, r0
 8007dd8:	d314      	bcc.n	8007e04 <_strtol_l.isra.0+0xc0>
 8007dda:	d101      	bne.n	8007de0 <_strtol_l.isra.0+0x9c>
 8007ddc:	45a2      	cmp	sl, r4
 8007dde:	db11      	blt.n	8007e04 <_strtol_l.isra.0+0xc0>
 8007de0:	2201      	movs	r2, #1
 8007de2:	fb00 4003 	mla	r0, r0, r3, r4
 8007de6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007dea:	e7eb      	b.n	8007dc4 <_strtol_l.isra.0+0x80>
 8007dec:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007df0:	2f19      	cmp	r7, #25
 8007df2:	d801      	bhi.n	8007df8 <_strtol_l.isra.0+0xb4>
 8007df4:	3c37      	subs	r4, #55	@ 0x37
 8007df6:	e7ea      	b.n	8007dce <_strtol_l.isra.0+0x8a>
 8007df8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007dfc:	2f19      	cmp	r7, #25
 8007dfe:	d804      	bhi.n	8007e0a <_strtol_l.isra.0+0xc6>
 8007e00:	3c57      	subs	r4, #87	@ 0x57
 8007e02:	e7e4      	b.n	8007dce <_strtol_l.isra.0+0x8a>
 8007e04:	f04f 32ff 	mov.w	r2, #4294967295
 8007e08:	e7ed      	b.n	8007de6 <_strtol_l.isra.0+0xa2>
 8007e0a:	1c53      	adds	r3, r2, #1
 8007e0c:	d108      	bne.n	8007e20 <_strtol_l.isra.0+0xdc>
 8007e0e:	2322      	movs	r3, #34	@ 0x22
 8007e10:	4660      	mov	r0, ip
 8007e12:	f8ce 3000 	str.w	r3, [lr]
 8007e16:	f1b8 0f00 	cmp.w	r8, #0
 8007e1a:	d0a0      	beq.n	8007d5e <_strtol_l.isra.0+0x1a>
 8007e1c:	1e69      	subs	r1, r5, #1
 8007e1e:	e006      	b.n	8007e2e <_strtol_l.isra.0+0xea>
 8007e20:	b106      	cbz	r6, 8007e24 <_strtol_l.isra.0+0xe0>
 8007e22:	4240      	negs	r0, r0
 8007e24:	f1b8 0f00 	cmp.w	r8, #0
 8007e28:	d099      	beq.n	8007d5e <_strtol_l.isra.0+0x1a>
 8007e2a:	2a00      	cmp	r2, #0
 8007e2c:	d1f6      	bne.n	8007e1c <_strtol_l.isra.0+0xd8>
 8007e2e:	f8c8 1000 	str.w	r1, [r8]
 8007e32:	e794      	b.n	8007d5e <_strtol_l.isra.0+0x1a>
 8007e34:	08009bc9 	.word	0x08009bc9

08007e38 <_strtol_r>:
 8007e38:	f7ff bf84 	b.w	8007d44 <_strtol_l.isra.0>

08007e3c <__ssputs_r>:
 8007e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e40:	461f      	mov	r7, r3
 8007e42:	688e      	ldr	r6, [r1, #8]
 8007e44:	4682      	mov	sl, r0
 8007e46:	42be      	cmp	r6, r7
 8007e48:	460c      	mov	r4, r1
 8007e4a:	4690      	mov	r8, r2
 8007e4c:	680b      	ldr	r3, [r1, #0]
 8007e4e:	d82d      	bhi.n	8007eac <__ssputs_r+0x70>
 8007e50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e58:	d026      	beq.n	8007ea8 <__ssputs_r+0x6c>
 8007e5a:	6965      	ldr	r5, [r4, #20]
 8007e5c:	6909      	ldr	r1, [r1, #16]
 8007e5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e62:	eba3 0901 	sub.w	r9, r3, r1
 8007e66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e6a:	1c7b      	adds	r3, r7, #1
 8007e6c:	444b      	add	r3, r9
 8007e6e:	106d      	asrs	r5, r5, #1
 8007e70:	429d      	cmp	r5, r3
 8007e72:	bf38      	it	cc
 8007e74:	461d      	movcc	r5, r3
 8007e76:	0553      	lsls	r3, r2, #21
 8007e78:	d527      	bpl.n	8007eca <__ssputs_r+0x8e>
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	f7fe fc36 	bl	80066ec <_malloc_r>
 8007e80:	4606      	mov	r6, r0
 8007e82:	b360      	cbz	r0, 8007ede <__ssputs_r+0xa2>
 8007e84:	464a      	mov	r2, r9
 8007e86:	6921      	ldr	r1, [r4, #16]
 8007e88:	f7fd fd4f 	bl	800592a <memcpy>
 8007e8c:	89a3      	ldrh	r3, [r4, #12]
 8007e8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e96:	81a3      	strh	r3, [r4, #12]
 8007e98:	6126      	str	r6, [r4, #16]
 8007e9a:	444e      	add	r6, r9
 8007e9c:	6026      	str	r6, [r4, #0]
 8007e9e:	463e      	mov	r6, r7
 8007ea0:	6165      	str	r5, [r4, #20]
 8007ea2:	eba5 0509 	sub.w	r5, r5, r9
 8007ea6:	60a5      	str	r5, [r4, #8]
 8007ea8:	42be      	cmp	r6, r7
 8007eaa:	d900      	bls.n	8007eae <__ssputs_r+0x72>
 8007eac:	463e      	mov	r6, r7
 8007eae:	4632      	mov	r2, r6
 8007eb0:	4641      	mov	r1, r8
 8007eb2:	6820      	ldr	r0, [r4, #0]
 8007eb4:	f000 fd4d 	bl	8008952 <memmove>
 8007eb8:	2000      	movs	r0, #0
 8007eba:	68a3      	ldr	r3, [r4, #8]
 8007ebc:	1b9b      	subs	r3, r3, r6
 8007ebe:	60a3      	str	r3, [r4, #8]
 8007ec0:	6823      	ldr	r3, [r4, #0]
 8007ec2:	4433      	add	r3, r6
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eca:	462a      	mov	r2, r5
 8007ecc:	f001 f901 	bl	80090d2 <_realloc_r>
 8007ed0:	4606      	mov	r6, r0
 8007ed2:	2800      	cmp	r0, #0
 8007ed4:	d1e0      	bne.n	8007e98 <__ssputs_r+0x5c>
 8007ed6:	4650      	mov	r0, sl
 8007ed8:	6921      	ldr	r1, [r4, #16]
 8007eda:	f7fe fb95 	bl	8006608 <_free_r>
 8007ede:	230c      	movs	r3, #12
 8007ee0:	f8ca 3000 	str.w	r3, [sl]
 8007ee4:	89a3      	ldrh	r3, [r4, #12]
 8007ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8007eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007eee:	81a3      	strh	r3, [r4, #12]
 8007ef0:	e7e9      	b.n	8007ec6 <__ssputs_r+0x8a>
	...

08007ef4 <_svfiprintf_r>:
 8007ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef8:	4698      	mov	r8, r3
 8007efa:	898b      	ldrh	r3, [r1, #12]
 8007efc:	4607      	mov	r7, r0
 8007efe:	061b      	lsls	r3, r3, #24
 8007f00:	460d      	mov	r5, r1
 8007f02:	4614      	mov	r4, r2
 8007f04:	b09d      	sub	sp, #116	@ 0x74
 8007f06:	d510      	bpl.n	8007f2a <_svfiprintf_r+0x36>
 8007f08:	690b      	ldr	r3, [r1, #16]
 8007f0a:	b973      	cbnz	r3, 8007f2a <_svfiprintf_r+0x36>
 8007f0c:	2140      	movs	r1, #64	@ 0x40
 8007f0e:	f7fe fbed 	bl	80066ec <_malloc_r>
 8007f12:	6028      	str	r0, [r5, #0]
 8007f14:	6128      	str	r0, [r5, #16]
 8007f16:	b930      	cbnz	r0, 8007f26 <_svfiprintf_r+0x32>
 8007f18:	230c      	movs	r3, #12
 8007f1a:	603b      	str	r3, [r7, #0]
 8007f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f20:	b01d      	add	sp, #116	@ 0x74
 8007f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f26:	2340      	movs	r3, #64	@ 0x40
 8007f28:	616b      	str	r3, [r5, #20]
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f2e:	2320      	movs	r3, #32
 8007f30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f34:	2330      	movs	r3, #48	@ 0x30
 8007f36:	f04f 0901 	mov.w	r9, #1
 8007f3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f3e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80080d8 <_svfiprintf_r+0x1e4>
 8007f42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f46:	4623      	mov	r3, r4
 8007f48:	469a      	mov	sl, r3
 8007f4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f4e:	b10a      	cbz	r2, 8007f54 <_svfiprintf_r+0x60>
 8007f50:	2a25      	cmp	r2, #37	@ 0x25
 8007f52:	d1f9      	bne.n	8007f48 <_svfiprintf_r+0x54>
 8007f54:	ebba 0b04 	subs.w	fp, sl, r4
 8007f58:	d00b      	beq.n	8007f72 <_svfiprintf_r+0x7e>
 8007f5a:	465b      	mov	r3, fp
 8007f5c:	4622      	mov	r2, r4
 8007f5e:	4629      	mov	r1, r5
 8007f60:	4638      	mov	r0, r7
 8007f62:	f7ff ff6b 	bl	8007e3c <__ssputs_r>
 8007f66:	3001      	adds	r0, #1
 8007f68:	f000 80a7 	beq.w	80080ba <_svfiprintf_r+0x1c6>
 8007f6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f6e:	445a      	add	r2, fp
 8007f70:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f72:	f89a 3000 	ldrb.w	r3, [sl]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f000 809f 	beq.w	80080ba <_svfiprintf_r+0x1c6>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f86:	f10a 0a01 	add.w	sl, sl, #1
 8007f8a:	9304      	str	r3, [sp, #16]
 8007f8c:	9307      	str	r3, [sp, #28]
 8007f8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f92:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f94:	4654      	mov	r4, sl
 8007f96:	2205      	movs	r2, #5
 8007f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f9c:	484e      	ldr	r0, [pc, #312]	@ (80080d8 <_svfiprintf_r+0x1e4>)
 8007f9e:	f7fd fcb6 	bl	800590e <memchr>
 8007fa2:	9a04      	ldr	r2, [sp, #16]
 8007fa4:	b9d8      	cbnz	r0, 8007fde <_svfiprintf_r+0xea>
 8007fa6:	06d0      	lsls	r0, r2, #27
 8007fa8:	bf44      	itt	mi
 8007faa:	2320      	movmi	r3, #32
 8007fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fb0:	0711      	lsls	r1, r2, #28
 8007fb2:	bf44      	itt	mi
 8007fb4:	232b      	movmi	r3, #43	@ 0x2b
 8007fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fba:	f89a 3000 	ldrb.w	r3, [sl]
 8007fbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fc0:	d015      	beq.n	8007fee <_svfiprintf_r+0xfa>
 8007fc2:	4654      	mov	r4, sl
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	f04f 0c0a 	mov.w	ip, #10
 8007fca:	9a07      	ldr	r2, [sp, #28]
 8007fcc:	4621      	mov	r1, r4
 8007fce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fd2:	3b30      	subs	r3, #48	@ 0x30
 8007fd4:	2b09      	cmp	r3, #9
 8007fd6:	d94b      	bls.n	8008070 <_svfiprintf_r+0x17c>
 8007fd8:	b1b0      	cbz	r0, 8008008 <_svfiprintf_r+0x114>
 8007fda:	9207      	str	r2, [sp, #28]
 8007fdc:	e014      	b.n	8008008 <_svfiprintf_r+0x114>
 8007fde:	eba0 0308 	sub.w	r3, r0, r8
 8007fe2:	fa09 f303 	lsl.w	r3, r9, r3
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	46a2      	mov	sl, r4
 8007fea:	9304      	str	r3, [sp, #16]
 8007fec:	e7d2      	b.n	8007f94 <_svfiprintf_r+0xa0>
 8007fee:	9b03      	ldr	r3, [sp, #12]
 8007ff0:	1d19      	adds	r1, r3, #4
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	9103      	str	r1, [sp, #12]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	bfbb      	ittet	lt
 8007ffa:	425b      	neglt	r3, r3
 8007ffc:	f042 0202 	orrlt.w	r2, r2, #2
 8008000:	9307      	strge	r3, [sp, #28]
 8008002:	9307      	strlt	r3, [sp, #28]
 8008004:	bfb8      	it	lt
 8008006:	9204      	strlt	r2, [sp, #16]
 8008008:	7823      	ldrb	r3, [r4, #0]
 800800a:	2b2e      	cmp	r3, #46	@ 0x2e
 800800c:	d10a      	bne.n	8008024 <_svfiprintf_r+0x130>
 800800e:	7863      	ldrb	r3, [r4, #1]
 8008010:	2b2a      	cmp	r3, #42	@ 0x2a
 8008012:	d132      	bne.n	800807a <_svfiprintf_r+0x186>
 8008014:	9b03      	ldr	r3, [sp, #12]
 8008016:	3402      	adds	r4, #2
 8008018:	1d1a      	adds	r2, r3, #4
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	9203      	str	r2, [sp, #12]
 800801e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008022:	9305      	str	r3, [sp, #20]
 8008024:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80080dc <_svfiprintf_r+0x1e8>
 8008028:	2203      	movs	r2, #3
 800802a:	4650      	mov	r0, sl
 800802c:	7821      	ldrb	r1, [r4, #0]
 800802e:	f7fd fc6e 	bl	800590e <memchr>
 8008032:	b138      	cbz	r0, 8008044 <_svfiprintf_r+0x150>
 8008034:	2240      	movs	r2, #64	@ 0x40
 8008036:	9b04      	ldr	r3, [sp, #16]
 8008038:	eba0 000a 	sub.w	r0, r0, sl
 800803c:	4082      	lsls	r2, r0
 800803e:	4313      	orrs	r3, r2
 8008040:	3401      	adds	r4, #1
 8008042:	9304      	str	r3, [sp, #16]
 8008044:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008048:	2206      	movs	r2, #6
 800804a:	4825      	ldr	r0, [pc, #148]	@ (80080e0 <_svfiprintf_r+0x1ec>)
 800804c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008050:	f7fd fc5d 	bl	800590e <memchr>
 8008054:	2800      	cmp	r0, #0
 8008056:	d036      	beq.n	80080c6 <_svfiprintf_r+0x1d2>
 8008058:	4b22      	ldr	r3, [pc, #136]	@ (80080e4 <_svfiprintf_r+0x1f0>)
 800805a:	bb1b      	cbnz	r3, 80080a4 <_svfiprintf_r+0x1b0>
 800805c:	9b03      	ldr	r3, [sp, #12]
 800805e:	3307      	adds	r3, #7
 8008060:	f023 0307 	bic.w	r3, r3, #7
 8008064:	3308      	adds	r3, #8
 8008066:	9303      	str	r3, [sp, #12]
 8008068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800806a:	4433      	add	r3, r6
 800806c:	9309      	str	r3, [sp, #36]	@ 0x24
 800806e:	e76a      	b.n	8007f46 <_svfiprintf_r+0x52>
 8008070:	460c      	mov	r4, r1
 8008072:	2001      	movs	r0, #1
 8008074:	fb0c 3202 	mla	r2, ip, r2, r3
 8008078:	e7a8      	b.n	8007fcc <_svfiprintf_r+0xd8>
 800807a:	2300      	movs	r3, #0
 800807c:	f04f 0c0a 	mov.w	ip, #10
 8008080:	4619      	mov	r1, r3
 8008082:	3401      	adds	r4, #1
 8008084:	9305      	str	r3, [sp, #20]
 8008086:	4620      	mov	r0, r4
 8008088:	f810 2b01 	ldrb.w	r2, [r0], #1
 800808c:	3a30      	subs	r2, #48	@ 0x30
 800808e:	2a09      	cmp	r2, #9
 8008090:	d903      	bls.n	800809a <_svfiprintf_r+0x1a6>
 8008092:	2b00      	cmp	r3, #0
 8008094:	d0c6      	beq.n	8008024 <_svfiprintf_r+0x130>
 8008096:	9105      	str	r1, [sp, #20]
 8008098:	e7c4      	b.n	8008024 <_svfiprintf_r+0x130>
 800809a:	4604      	mov	r4, r0
 800809c:	2301      	movs	r3, #1
 800809e:	fb0c 2101 	mla	r1, ip, r1, r2
 80080a2:	e7f0      	b.n	8008086 <_svfiprintf_r+0x192>
 80080a4:	ab03      	add	r3, sp, #12
 80080a6:	9300      	str	r3, [sp, #0]
 80080a8:	462a      	mov	r2, r5
 80080aa:	4638      	mov	r0, r7
 80080ac:	4b0e      	ldr	r3, [pc, #56]	@ (80080e8 <_svfiprintf_r+0x1f4>)
 80080ae:	a904      	add	r1, sp, #16
 80080b0:	f7fc fc5c 	bl	800496c <_printf_float>
 80080b4:	1c42      	adds	r2, r0, #1
 80080b6:	4606      	mov	r6, r0
 80080b8:	d1d6      	bne.n	8008068 <_svfiprintf_r+0x174>
 80080ba:	89ab      	ldrh	r3, [r5, #12]
 80080bc:	065b      	lsls	r3, r3, #25
 80080be:	f53f af2d 	bmi.w	8007f1c <_svfiprintf_r+0x28>
 80080c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080c4:	e72c      	b.n	8007f20 <_svfiprintf_r+0x2c>
 80080c6:	ab03      	add	r3, sp, #12
 80080c8:	9300      	str	r3, [sp, #0]
 80080ca:	462a      	mov	r2, r5
 80080cc:	4638      	mov	r0, r7
 80080ce:	4b06      	ldr	r3, [pc, #24]	@ (80080e8 <_svfiprintf_r+0x1f4>)
 80080d0:	a904      	add	r1, sp, #16
 80080d2:	f7fc fee9 	bl	8004ea8 <_printf_i>
 80080d6:	e7ed      	b.n	80080b4 <_svfiprintf_r+0x1c0>
 80080d8:	080099a9 	.word	0x080099a9
 80080dc:	080099af 	.word	0x080099af
 80080e0:	080099b3 	.word	0x080099b3
 80080e4:	0800496d 	.word	0x0800496d
 80080e8:	08007e3d 	.word	0x08007e3d

080080ec <_sungetc_r>:
 80080ec:	b538      	push	{r3, r4, r5, lr}
 80080ee:	1c4b      	adds	r3, r1, #1
 80080f0:	4614      	mov	r4, r2
 80080f2:	d103      	bne.n	80080fc <_sungetc_r+0x10>
 80080f4:	f04f 35ff 	mov.w	r5, #4294967295
 80080f8:	4628      	mov	r0, r5
 80080fa:	bd38      	pop	{r3, r4, r5, pc}
 80080fc:	8993      	ldrh	r3, [r2, #12]
 80080fe:	b2cd      	uxtb	r5, r1
 8008100:	f023 0320 	bic.w	r3, r3, #32
 8008104:	8193      	strh	r3, [r2, #12]
 8008106:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008108:	6852      	ldr	r2, [r2, #4]
 800810a:	b18b      	cbz	r3, 8008130 <_sungetc_r+0x44>
 800810c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800810e:	4293      	cmp	r3, r2
 8008110:	dd08      	ble.n	8008124 <_sungetc_r+0x38>
 8008112:	6823      	ldr	r3, [r4, #0]
 8008114:	1e5a      	subs	r2, r3, #1
 8008116:	6022      	str	r2, [r4, #0]
 8008118:	f803 5c01 	strb.w	r5, [r3, #-1]
 800811c:	6863      	ldr	r3, [r4, #4]
 800811e:	3301      	adds	r3, #1
 8008120:	6063      	str	r3, [r4, #4]
 8008122:	e7e9      	b.n	80080f8 <_sungetc_r+0xc>
 8008124:	4621      	mov	r1, r4
 8008126:	f000 fbdc 	bl	80088e2 <__submore>
 800812a:	2800      	cmp	r0, #0
 800812c:	d0f1      	beq.n	8008112 <_sungetc_r+0x26>
 800812e:	e7e1      	b.n	80080f4 <_sungetc_r+0x8>
 8008130:	6921      	ldr	r1, [r4, #16]
 8008132:	6823      	ldr	r3, [r4, #0]
 8008134:	b151      	cbz	r1, 800814c <_sungetc_r+0x60>
 8008136:	4299      	cmp	r1, r3
 8008138:	d208      	bcs.n	800814c <_sungetc_r+0x60>
 800813a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800813e:	42a9      	cmp	r1, r5
 8008140:	d104      	bne.n	800814c <_sungetc_r+0x60>
 8008142:	3b01      	subs	r3, #1
 8008144:	3201      	adds	r2, #1
 8008146:	6023      	str	r3, [r4, #0]
 8008148:	6062      	str	r2, [r4, #4]
 800814a:	e7d5      	b.n	80080f8 <_sungetc_r+0xc>
 800814c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008150:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008154:	6363      	str	r3, [r4, #52]	@ 0x34
 8008156:	2303      	movs	r3, #3
 8008158:	63a3      	str	r3, [r4, #56]	@ 0x38
 800815a:	4623      	mov	r3, r4
 800815c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008160:	6023      	str	r3, [r4, #0]
 8008162:	2301      	movs	r3, #1
 8008164:	e7dc      	b.n	8008120 <_sungetc_r+0x34>

08008166 <__ssrefill_r>:
 8008166:	b510      	push	{r4, lr}
 8008168:	460c      	mov	r4, r1
 800816a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800816c:	b169      	cbz	r1, 800818a <__ssrefill_r+0x24>
 800816e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008172:	4299      	cmp	r1, r3
 8008174:	d001      	beq.n	800817a <__ssrefill_r+0x14>
 8008176:	f7fe fa47 	bl	8006608 <_free_r>
 800817a:	2000      	movs	r0, #0
 800817c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800817e:	6360      	str	r0, [r4, #52]	@ 0x34
 8008180:	6063      	str	r3, [r4, #4]
 8008182:	b113      	cbz	r3, 800818a <__ssrefill_r+0x24>
 8008184:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008186:	6023      	str	r3, [r4, #0]
 8008188:	bd10      	pop	{r4, pc}
 800818a:	6923      	ldr	r3, [r4, #16]
 800818c:	f04f 30ff 	mov.w	r0, #4294967295
 8008190:	6023      	str	r3, [r4, #0]
 8008192:	2300      	movs	r3, #0
 8008194:	6063      	str	r3, [r4, #4]
 8008196:	89a3      	ldrh	r3, [r4, #12]
 8008198:	f043 0320 	orr.w	r3, r3, #32
 800819c:	81a3      	strh	r3, [r4, #12]
 800819e:	e7f3      	b.n	8008188 <__ssrefill_r+0x22>

080081a0 <__ssvfiscanf_r>:
 80081a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a4:	460c      	mov	r4, r1
 80081a6:	2100      	movs	r1, #0
 80081a8:	4606      	mov	r6, r0
 80081aa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80081ae:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80081b2:	49ab      	ldr	r1, [pc, #684]	@ (8008460 <__ssvfiscanf_r+0x2c0>)
 80081b4:	f10d 0804 	add.w	r8, sp, #4
 80081b8:	91a0      	str	r1, [sp, #640]	@ 0x280
 80081ba:	49aa      	ldr	r1, [pc, #680]	@ (8008464 <__ssvfiscanf_r+0x2c4>)
 80081bc:	4faa      	ldr	r7, [pc, #680]	@ (8008468 <__ssvfiscanf_r+0x2c8>)
 80081be:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80081c2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80081c4:	9300      	str	r3, [sp, #0]
 80081c6:	f892 9000 	ldrb.w	r9, [r2]
 80081ca:	f1b9 0f00 	cmp.w	r9, #0
 80081ce:	f000 8159 	beq.w	8008484 <__ssvfiscanf_r+0x2e4>
 80081d2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80081d6:	1c55      	adds	r5, r2, #1
 80081d8:	f013 0308 	ands.w	r3, r3, #8
 80081dc:	d019      	beq.n	8008212 <__ssvfiscanf_r+0x72>
 80081de:	6863      	ldr	r3, [r4, #4]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	dd0f      	ble.n	8008204 <__ssvfiscanf_r+0x64>
 80081e4:	6823      	ldr	r3, [r4, #0]
 80081e6:	781a      	ldrb	r2, [r3, #0]
 80081e8:	5cba      	ldrb	r2, [r7, r2]
 80081ea:	0712      	lsls	r2, r2, #28
 80081ec:	d401      	bmi.n	80081f2 <__ssvfiscanf_r+0x52>
 80081ee:	462a      	mov	r2, r5
 80081f0:	e7e9      	b.n	80081c6 <__ssvfiscanf_r+0x26>
 80081f2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80081f4:	3301      	adds	r3, #1
 80081f6:	3201      	adds	r2, #1
 80081f8:	9245      	str	r2, [sp, #276]	@ 0x114
 80081fa:	6862      	ldr	r2, [r4, #4]
 80081fc:	6023      	str	r3, [r4, #0]
 80081fe:	3a01      	subs	r2, #1
 8008200:	6062      	str	r2, [r4, #4]
 8008202:	e7ec      	b.n	80081de <__ssvfiscanf_r+0x3e>
 8008204:	4621      	mov	r1, r4
 8008206:	4630      	mov	r0, r6
 8008208:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800820a:	4798      	blx	r3
 800820c:	2800      	cmp	r0, #0
 800820e:	d0e9      	beq.n	80081e4 <__ssvfiscanf_r+0x44>
 8008210:	e7ed      	b.n	80081ee <__ssvfiscanf_r+0x4e>
 8008212:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8008216:	f040 8086 	bne.w	8008326 <__ssvfiscanf_r+0x186>
 800821a:	9341      	str	r3, [sp, #260]	@ 0x104
 800821c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800821e:	7853      	ldrb	r3, [r2, #1]
 8008220:	2b2a      	cmp	r3, #42	@ 0x2a
 8008222:	bf04      	itt	eq
 8008224:	2310      	moveq	r3, #16
 8008226:	1c95      	addeq	r5, r2, #2
 8008228:	f04f 020a 	mov.w	r2, #10
 800822c:	bf08      	it	eq
 800822e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008230:	46aa      	mov	sl, r5
 8008232:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008236:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800823a:	2b09      	cmp	r3, #9
 800823c:	d91e      	bls.n	800827c <__ssvfiscanf_r+0xdc>
 800823e:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800846c <__ssvfiscanf_r+0x2cc>
 8008242:	2203      	movs	r2, #3
 8008244:	4658      	mov	r0, fp
 8008246:	f7fd fb62 	bl	800590e <memchr>
 800824a:	b138      	cbz	r0, 800825c <__ssvfiscanf_r+0xbc>
 800824c:	2301      	movs	r3, #1
 800824e:	4655      	mov	r5, sl
 8008250:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008252:	eba0 000b 	sub.w	r0, r0, fp
 8008256:	4083      	lsls	r3, r0
 8008258:	4313      	orrs	r3, r2
 800825a:	9341      	str	r3, [sp, #260]	@ 0x104
 800825c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008260:	2b78      	cmp	r3, #120	@ 0x78
 8008262:	d806      	bhi.n	8008272 <__ssvfiscanf_r+0xd2>
 8008264:	2b57      	cmp	r3, #87	@ 0x57
 8008266:	d810      	bhi.n	800828a <__ssvfiscanf_r+0xea>
 8008268:	2b25      	cmp	r3, #37	@ 0x25
 800826a:	d05c      	beq.n	8008326 <__ssvfiscanf_r+0x186>
 800826c:	d856      	bhi.n	800831c <__ssvfiscanf_r+0x17c>
 800826e:	2b00      	cmp	r3, #0
 8008270:	d074      	beq.n	800835c <__ssvfiscanf_r+0x1bc>
 8008272:	2303      	movs	r3, #3
 8008274:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008276:	230a      	movs	r3, #10
 8008278:	9342      	str	r3, [sp, #264]	@ 0x108
 800827a:	e087      	b.n	800838c <__ssvfiscanf_r+0x1ec>
 800827c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800827e:	4655      	mov	r5, sl
 8008280:	fb02 1103 	mla	r1, r2, r3, r1
 8008284:	3930      	subs	r1, #48	@ 0x30
 8008286:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008288:	e7d2      	b.n	8008230 <__ssvfiscanf_r+0x90>
 800828a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800828e:	2a20      	cmp	r2, #32
 8008290:	d8ef      	bhi.n	8008272 <__ssvfiscanf_r+0xd2>
 8008292:	a101      	add	r1, pc, #4	@ (adr r1, 8008298 <__ssvfiscanf_r+0xf8>)
 8008294:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008298:	0800836b 	.word	0x0800836b
 800829c:	08008273 	.word	0x08008273
 80082a0:	08008273 	.word	0x08008273
 80082a4:	080083c5 	.word	0x080083c5
 80082a8:	08008273 	.word	0x08008273
 80082ac:	08008273 	.word	0x08008273
 80082b0:	08008273 	.word	0x08008273
 80082b4:	08008273 	.word	0x08008273
 80082b8:	08008273 	.word	0x08008273
 80082bc:	08008273 	.word	0x08008273
 80082c0:	08008273 	.word	0x08008273
 80082c4:	080083db 	.word	0x080083db
 80082c8:	080083c1 	.word	0x080083c1
 80082cc:	08008323 	.word	0x08008323
 80082d0:	08008323 	.word	0x08008323
 80082d4:	08008323 	.word	0x08008323
 80082d8:	08008273 	.word	0x08008273
 80082dc:	0800837d 	.word	0x0800837d
 80082e0:	08008273 	.word	0x08008273
 80082e4:	08008273 	.word	0x08008273
 80082e8:	08008273 	.word	0x08008273
 80082ec:	08008273 	.word	0x08008273
 80082f0:	080083eb 	.word	0x080083eb
 80082f4:	08008385 	.word	0x08008385
 80082f8:	08008363 	.word	0x08008363
 80082fc:	08008273 	.word	0x08008273
 8008300:	08008273 	.word	0x08008273
 8008304:	080083e7 	.word	0x080083e7
 8008308:	08008273 	.word	0x08008273
 800830c:	080083c1 	.word	0x080083c1
 8008310:	08008273 	.word	0x08008273
 8008314:	08008273 	.word	0x08008273
 8008318:	0800836b 	.word	0x0800836b
 800831c:	3b45      	subs	r3, #69	@ 0x45
 800831e:	2b02      	cmp	r3, #2
 8008320:	d8a7      	bhi.n	8008272 <__ssvfiscanf_r+0xd2>
 8008322:	2305      	movs	r3, #5
 8008324:	e031      	b.n	800838a <__ssvfiscanf_r+0x1ea>
 8008326:	6863      	ldr	r3, [r4, #4]
 8008328:	2b00      	cmp	r3, #0
 800832a:	dd0d      	ble.n	8008348 <__ssvfiscanf_r+0x1a8>
 800832c:	6823      	ldr	r3, [r4, #0]
 800832e:	781a      	ldrb	r2, [r3, #0]
 8008330:	454a      	cmp	r2, r9
 8008332:	f040 80a7 	bne.w	8008484 <__ssvfiscanf_r+0x2e4>
 8008336:	3301      	adds	r3, #1
 8008338:	6862      	ldr	r2, [r4, #4]
 800833a:	6023      	str	r3, [r4, #0]
 800833c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800833e:	3a01      	subs	r2, #1
 8008340:	3301      	adds	r3, #1
 8008342:	6062      	str	r2, [r4, #4]
 8008344:	9345      	str	r3, [sp, #276]	@ 0x114
 8008346:	e752      	b.n	80081ee <__ssvfiscanf_r+0x4e>
 8008348:	4621      	mov	r1, r4
 800834a:	4630      	mov	r0, r6
 800834c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800834e:	4798      	blx	r3
 8008350:	2800      	cmp	r0, #0
 8008352:	d0eb      	beq.n	800832c <__ssvfiscanf_r+0x18c>
 8008354:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008356:	2800      	cmp	r0, #0
 8008358:	f040 808c 	bne.w	8008474 <__ssvfiscanf_r+0x2d4>
 800835c:	f04f 30ff 	mov.w	r0, #4294967295
 8008360:	e08c      	b.n	800847c <__ssvfiscanf_r+0x2dc>
 8008362:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008364:	f042 0220 	orr.w	r2, r2, #32
 8008368:	9241      	str	r2, [sp, #260]	@ 0x104
 800836a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800836c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008370:	9241      	str	r2, [sp, #260]	@ 0x104
 8008372:	2210      	movs	r2, #16
 8008374:	2b6e      	cmp	r3, #110	@ 0x6e
 8008376:	9242      	str	r2, [sp, #264]	@ 0x108
 8008378:	d902      	bls.n	8008380 <__ssvfiscanf_r+0x1e0>
 800837a:	e005      	b.n	8008388 <__ssvfiscanf_r+0x1e8>
 800837c:	2300      	movs	r3, #0
 800837e:	9342      	str	r3, [sp, #264]	@ 0x108
 8008380:	2303      	movs	r3, #3
 8008382:	e002      	b.n	800838a <__ssvfiscanf_r+0x1ea>
 8008384:	2308      	movs	r3, #8
 8008386:	9342      	str	r3, [sp, #264]	@ 0x108
 8008388:	2304      	movs	r3, #4
 800838a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800838c:	6863      	ldr	r3, [r4, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	dd39      	ble.n	8008406 <__ssvfiscanf_r+0x266>
 8008392:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008394:	0659      	lsls	r1, r3, #25
 8008396:	d404      	bmi.n	80083a2 <__ssvfiscanf_r+0x202>
 8008398:	6823      	ldr	r3, [r4, #0]
 800839a:	781a      	ldrb	r2, [r3, #0]
 800839c:	5cba      	ldrb	r2, [r7, r2]
 800839e:	0712      	lsls	r2, r2, #28
 80083a0:	d438      	bmi.n	8008414 <__ssvfiscanf_r+0x274>
 80083a2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80083a4:	2b02      	cmp	r3, #2
 80083a6:	dc47      	bgt.n	8008438 <__ssvfiscanf_r+0x298>
 80083a8:	466b      	mov	r3, sp
 80083aa:	4622      	mov	r2, r4
 80083ac:	4630      	mov	r0, r6
 80083ae:	a941      	add	r1, sp, #260	@ 0x104
 80083b0:	f000 f86a 	bl	8008488 <_scanf_chars>
 80083b4:	2801      	cmp	r0, #1
 80083b6:	d065      	beq.n	8008484 <__ssvfiscanf_r+0x2e4>
 80083b8:	2802      	cmp	r0, #2
 80083ba:	f47f af18 	bne.w	80081ee <__ssvfiscanf_r+0x4e>
 80083be:	e7c9      	b.n	8008354 <__ssvfiscanf_r+0x1b4>
 80083c0:	220a      	movs	r2, #10
 80083c2:	e7d7      	b.n	8008374 <__ssvfiscanf_r+0x1d4>
 80083c4:	4629      	mov	r1, r5
 80083c6:	4640      	mov	r0, r8
 80083c8:	f000 fa52 	bl	8008870 <__sccl>
 80083cc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80083ce:	4605      	mov	r5, r0
 80083d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083d4:	9341      	str	r3, [sp, #260]	@ 0x104
 80083d6:	2301      	movs	r3, #1
 80083d8:	e7d7      	b.n	800838a <__ssvfiscanf_r+0x1ea>
 80083da:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80083dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083e0:	9341      	str	r3, [sp, #260]	@ 0x104
 80083e2:	2300      	movs	r3, #0
 80083e4:	e7d1      	b.n	800838a <__ssvfiscanf_r+0x1ea>
 80083e6:	2302      	movs	r3, #2
 80083e8:	e7cf      	b.n	800838a <__ssvfiscanf_r+0x1ea>
 80083ea:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80083ec:	06c3      	lsls	r3, r0, #27
 80083ee:	f53f aefe 	bmi.w	80081ee <__ssvfiscanf_r+0x4e>
 80083f2:	9b00      	ldr	r3, [sp, #0]
 80083f4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80083f6:	1d19      	adds	r1, r3, #4
 80083f8:	9100      	str	r1, [sp, #0]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	07c0      	lsls	r0, r0, #31
 80083fe:	bf4c      	ite	mi
 8008400:	801a      	strhmi	r2, [r3, #0]
 8008402:	601a      	strpl	r2, [r3, #0]
 8008404:	e6f3      	b.n	80081ee <__ssvfiscanf_r+0x4e>
 8008406:	4621      	mov	r1, r4
 8008408:	4630      	mov	r0, r6
 800840a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800840c:	4798      	blx	r3
 800840e:	2800      	cmp	r0, #0
 8008410:	d0bf      	beq.n	8008392 <__ssvfiscanf_r+0x1f2>
 8008412:	e79f      	b.n	8008354 <__ssvfiscanf_r+0x1b4>
 8008414:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008416:	3201      	adds	r2, #1
 8008418:	9245      	str	r2, [sp, #276]	@ 0x114
 800841a:	6862      	ldr	r2, [r4, #4]
 800841c:	3a01      	subs	r2, #1
 800841e:	2a00      	cmp	r2, #0
 8008420:	6062      	str	r2, [r4, #4]
 8008422:	dd02      	ble.n	800842a <__ssvfiscanf_r+0x28a>
 8008424:	3301      	adds	r3, #1
 8008426:	6023      	str	r3, [r4, #0]
 8008428:	e7b6      	b.n	8008398 <__ssvfiscanf_r+0x1f8>
 800842a:	4621      	mov	r1, r4
 800842c:	4630      	mov	r0, r6
 800842e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008430:	4798      	blx	r3
 8008432:	2800      	cmp	r0, #0
 8008434:	d0b0      	beq.n	8008398 <__ssvfiscanf_r+0x1f8>
 8008436:	e78d      	b.n	8008354 <__ssvfiscanf_r+0x1b4>
 8008438:	2b04      	cmp	r3, #4
 800843a:	dc06      	bgt.n	800844a <__ssvfiscanf_r+0x2aa>
 800843c:	466b      	mov	r3, sp
 800843e:	4622      	mov	r2, r4
 8008440:	4630      	mov	r0, r6
 8008442:	a941      	add	r1, sp, #260	@ 0x104
 8008444:	f000 f87a 	bl	800853c <_scanf_i>
 8008448:	e7b4      	b.n	80083b4 <__ssvfiscanf_r+0x214>
 800844a:	4b09      	ldr	r3, [pc, #36]	@ (8008470 <__ssvfiscanf_r+0x2d0>)
 800844c:	2b00      	cmp	r3, #0
 800844e:	f43f aece 	beq.w	80081ee <__ssvfiscanf_r+0x4e>
 8008452:	466b      	mov	r3, sp
 8008454:	4622      	mov	r2, r4
 8008456:	4630      	mov	r0, r6
 8008458:	a941      	add	r1, sp, #260	@ 0x104
 800845a:	f7fc fe43 	bl	80050e4 <_scanf_float>
 800845e:	e7a9      	b.n	80083b4 <__ssvfiscanf_r+0x214>
 8008460:	080080ed 	.word	0x080080ed
 8008464:	08008167 	.word	0x08008167
 8008468:	08009bc9 	.word	0x08009bc9
 800846c:	080099af 	.word	0x080099af
 8008470:	080050e5 	.word	0x080050e5
 8008474:	89a3      	ldrh	r3, [r4, #12]
 8008476:	065b      	lsls	r3, r3, #25
 8008478:	f53f af70 	bmi.w	800835c <__ssvfiscanf_r+0x1bc>
 800847c:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008484:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008486:	e7f9      	b.n	800847c <__ssvfiscanf_r+0x2dc>

08008488 <_scanf_chars>:
 8008488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800848c:	4615      	mov	r5, r2
 800848e:	688a      	ldr	r2, [r1, #8]
 8008490:	4680      	mov	r8, r0
 8008492:	460c      	mov	r4, r1
 8008494:	b932      	cbnz	r2, 80084a4 <_scanf_chars+0x1c>
 8008496:	698a      	ldr	r2, [r1, #24]
 8008498:	2a00      	cmp	r2, #0
 800849a:	bf14      	ite	ne
 800849c:	f04f 32ff 	movne.w	r2, #4294967295
 80084a0:	2201      	moveq	r2, #1
 80084a2:	608a      	str	r2, [r1, #8]
 80084a4:	2700      	movs	r7, #0
 80084a6:	6822      	ldr	r2, [r4, #0]
 80084a8:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008538 <_scanf_chars+0xb0>
 80084ac:	06d1      	lsls	r1, r2, #27
 80084ae:	bf5f      	itttt	pl
 80084b0:	681a      	ldrpl	r2, [r3, #0]
 80084b2:	1d11      	addpl	r1, r2, #4
 80084b4:	6019      	strpl	r1, [r3, #0]
 80084b6:	6816      	ldrpl	r6, [r2, #0]
 80084b8:	69a0      	ldr	r0, [r4, #24]
 80084ba:	b188      	cbz	r0, 80084e0 <_scanf_chars+0x58>
 80084bc:	2801      	cmp	r0, #1
 80084be:	d107      	bne.n	80084d0 <_scanf_chars+0x48>
 80084c0:	682b      	ldr	r3, [r5, #0]
 80084c2:	781a      	ldrb	r2, [r3, #0]
 80084c4:	6963      	ldr	r3, [r4, #20]
 80084c6:	5c9b      	ldrb	r3, [r3, r2]
 80084c8:	b953      	cbnz	r3, 80084e0 <_scanf_chars+0x58>
 80084ca:	2f00      	cmp	r7, #0
 80084cc:	d031      	beq.n	8008532 <_scanf_chars+0xaa>
 80084ce:	e022      	b.n	8008516 <_scanf_chars+0x8e>
 80084d0:	2802      	cmp	r0, #2
 80084d2:	d120      	bne.n	8008516 <_scanf_chars+0x8e>
 80084d4:	682b      	ldr	r3, [r5, #0]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	f819 3003 	ldrb.w	r3, [r9, r3]
 80084dc:	071b      	lsls	r3, r3, #28
 80084de:	d41a      	bmi.n	8008516 <_scanf_chars+0x8e>
 80084e0:	6823      	ldr	r3, [r4, #0]
 80084e2:	3701      	adds	r7, #1
 80084e4:	06da      	lsls	r2, r3, #27
 80084e6:	bf5e      	ittt	pl
 80084e8:	682b      	ldrpl	r3, [r5, #0]
 80084ea:	781b      	ldrbpl	r3, [r3, #0]
 80084ec:	f806 3b01 	strbpl.w	r3, [r6], #1
 80084f0:	682a      	ldr	r2, [r5, #0]
 80084f2:	686b      	ldr	r3, [r5, #4]
 80084f4:	3201      	adds	r2, #1
 80084f6:	602a      	str	r2, [r5, #0]
 80084f8:	68a2      	ldr	r2, [r4, #8]
 80084fa:	3b01      	subs	r3, #1
 80084fc:	3a01      	subs	r2, #1
 80084fe:	606b      	str	r3, [r5, #4]
 8008500:	60a2      	str	r2, [r4, #8]
 8008502:	b142      	cbz	r2, 8008516 <_scanf_chars+0x8e>
 8008504:	2b00      	cmp	r3, #0
 8008506:	dcd7      	bgt.n	80084b8 <_scanf_chars+0x30>
 8008508:	4629      	mov	r1, r5
 800850a:	4640      	mov	r0, r8
 800850c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008510:	4798      	blx	r3
 8008512:	2800      	cmp	r0, #0
 8008514:	d0d0      	beq.n	80084b8 <_scanf_chars+0x30>
 8008516:	6823      	ldr	r3, [r4, #0]
 8008518:	f013 0310 	ands.w	r3, r3, #16
 800851c:	d105      	bne.n	800852a <_scanf_chars+0xa2>
 800851e:	68e2      	ldr	r2, [r4, #12]
 8008520:	3201      	adds	r2, #1
 8008522:	60e2      	str	r2, [r4, #12]
 8008524:	69a2      	ldr	r2, [r4, #24]
 8008526:	b102      	cbz	r2, 800852a <_scanf_chars+0xa2>
 8008528:	7033      	strb	r3, [r6, #0]
 800852a:	2000      	movs	r0, #0
 800852c:	6923      	ldr	r3, [r4, #16]
 800852e:	443b      	add	r3, r7
 8008530:	6123      	str	r3, [r4, #16]
 8008532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008536:	bf00      	nop
 8008538:	08009bc9 	.word	0x08009bc9

0800853c <_scanf_i>:
 800853c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008540:	460c      	mov	r4, r1
 8008542:	4698      	mov	r8, r3
 8008544:	4b72      	ldr	r3, [pc, #456]	@ (8008710 <_scanf_i+0x1d4>)
 8008546:	b087      	sub	sp, #28
 8008548:	4682      	mov	sl, r0
 800854a:	4616      	mov	r6, r2
 800854c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008550:	ab03      	add	r3, sp, #12
 8008552:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008556:	4b6f      	ldr	r3, [pc, #444]	@ (8008714 <_scanf_i+0x1d8>)
 8008558:	69a1      	ldr	r1, [r4, #24]
 800855a:	4a6f      	ldr	r2, [pc, #444]	@ (8008718 <_scanf_i+0x1dc>)
 800855c:	4627      	mov	r7, r4
 800855e:	2903      	cmp	r1, #3
 8008560:	bf08      	it	eq
 8008562:	461a      	moveq	r2, r3
 8008564:	68a3      	ldr	r3, [r4, #8]
 8008566:	9201      	str	r2, [sp, #4]
 8008568:	1e5a      	subs	r2, r3, #1
 800856a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800856e:	bf81      	itttt	hi
 8008570:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008574:	eb03 0905 	addhi.w	r9, r3, r5
 8008578:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800857c:	60a3      	strhi	r3, [r4, #8]
 800857e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008582:	bf98      	it	ls
 8008584:	f04f 0900 	movls.w	r9, #0
 8008588:	463d      	mov	r5, r7
 800858a:	f04f 0b00 	mov.w	fp, #0
 800858e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008592:	6023      	str	r3, [r4, #0]
 8008594:	6831      	ldr	r1, [r6, #0]
 8008596:	ab03      	add	r3, sp, #12
 8008598:	2202      	movs	r2, #2
 800859a:	7809      	ldrb	r1, [r1, #0]
 800859c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80085a0:	f7fd f9b5 	bl	800590e <memchr>
 80085a4:	b328      	cbz	r0, 80085f2 <_scanf_i+0xb6>
 80085a6:	f1bb 0f01 	cmp.w	fp, #1
 80085aa:	d159      	bne.n	8008660 <_scanf_i+0x124>
 80085ac:	6862      	ldr	r2, [r4, #4]
 80085ae:	b92a      	cbnz	r2, 80085bc <_scanf_i+0x80>
 80085b0:	2108      	movs	r1, #8
 80085b2:	6822      	ldr	r2, [r4, #0]
 80085b4:	6061      	str	r1, [r4, #4]
 80085b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80085ba:	6022      	str	r2, [r4, #0]
 80085bc:	6822      	ldr	r2, [r4, #0]
 80085be:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80085c2:	6022      	str	r2, [r4, #0]
 80085c4:	68a2      	ldr	r2, [r4, #8]
 80085c6:	1e51      	subs	r1, r2, #1
 80085c8:	60a1      	str	r1, [r4, #8]
 80085ca:	b192      	cbz	r2, 80085f2 <_scanf_i+0xb6>
 80085cc:	6832      	ldr	r2, [r6, #0]
 80085ce:	1c51      	adds	r1, r2, #1
 80085d0:	6031      	str	r1, [r6, #0]
 80085d2:	7812      	ldrb	r2, [r2, #0]
 80085d4:	f805 2b01 	strb.w	r2, [r5], #1
 80085d8:	6872      	ldr	r2, [r6, #4]
 80085da:	3a01      	subs	r2, #1
 80085dc:	2a00      	cmp	r2, #0
 80085de:	6072      	str	r2, [r6, #4]
 80085e0:	dc07      	bgt.n	80085f2 <_scanf_i+0xb6>
 80085e2:	4631      	mov	r1, r6
 80085e4:	4650      	mov	r0, sl
 80085e6:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80085ea:	4790      	blx	r2
 80085ec:	2800      	cmp	r0, #0
 80085ee:	f040 8085 	bne.w	80086fc <_scanf_i+0x1c0>
 80085f2:	f10b 0b01 	add.w	fp, fp, #1
 80085f6:	f1bb 0f03 	cmp.w	fp, #3
 80085fa:	d1cb      	bne.n	8008594 <_scanf_i+0x58>
 80085fc:	6863      	ldr	r3, [r4, #4]
 80085fe:	b90b      	cbnz	r3, 8008604 <_scanf_i+0xc8>
 8008600:	230a      	movs	r3, #10
 8008602:	6063      	str	r3, [r4, #4]
 8008604:	6863      	ldr	r3, [r4, #4]
 8008606:	4945      	ldr	r1, [pc, #276]	@ (800871c <_scanf_i+0x1e0>)
 8008608:	6960      	ldr	r0, [r4, #20]
 800860a:	1ac9      	subs	r1, r1, r3
 800860c:	f000 f930 	bl	8008870 <__sccl>
 8008610:	f04f 0b00 	mov.w	fp, #0
 8008614:	68a3      	ldr	r3, [r4, #8]
 8008616:	6822      	ldr	r2, [r4, #0]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d03d      	beq.n	8008698 <_scanf_i+0x15c>
 800861c:	6831      	ldr	r1, [r6, #0]
 800861e:	6960      	ldr	r0, [r4, #20]
 8008620:	f891 c000 	ldrb.w	ip, [r1]
 8008624:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008628:	2800      	cmp	r0, #0
 800862a:	d035      	beq.n	8008698 <_scanf_i+0x15c>
 800862c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008630:	d124      	bne.n	800867c <_scanf_i+0x140>
 8008632:	0510      	lsls	r0, r2, #20
 8008634:	d522      	bpl.n	800867c <_scanf_i+0x140>
 8008636:	f10b 0b01 	add.w	fp, fp, #1
 800863a:	f1b9 0f00 	cmp.w	r9, #0
 800863e:	d003      	beq.n	8008648 <_scanf_i+0x10c>
 8008640:	3301      	adds	r3, #1
 8008642:	f109 39ff 	add.w	r9, r9, #4294967295
 8008646:	60a3      	str	r3, [r4, #8]
 8008648:	6873      	ldr	r3, [r6, #4]
 800864a:	3b01      	subs	r3, #1
 800864c:	2b00      	cmp	r3, #0
 800864e:	6073      	str	r3, [r6, #4]
 8008650:	dd1b      	ble.n	800868a <_scanf_i+0x14e>
 8008652:	6833      	ldr	r3, [r6, #0]
 8008654:	3301      	adds	r3, #1
 8008656:	6033      	str	r3, [r6, #0]
 8008658:	68a3      	ldr	r3, [r4, #8]
 800865a:	3b01      	subs	r3, #1
 800865c:	60a3      	str	r3, [r4, #8]
 800865e:	e7d9      	b.n	8008614 <_scanf_i+0xd8>
 8008660:	f1bb 0f02 	cmp.w	fp, #2
 8008664:	d1ae      	bne.n	80085c4 <_scanf_i+0x88>
 8008666:	6822      	ldr	r2, [r4, #0]
 8008668:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800866c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008670:	d1c4      	bne.n	80085fc <_scanf_i+0xc0>
 8008672:	2110      	movs	r1, #16
 8008674:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008678:	6061      	str	r1, [r4, #4]
 800867a:	e7a2      	b.n	80085c2 <_scanf_i+0x86>
 800867c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008680:	6022      	str	r2, [r4, #0]
 8008682:	780b      	ldrb	r3, [r1, #0]
 8008684:	f805 3b01 	strb.w	r3, [r5], #1
 8008688:	e7de      	b.n	8008648 <_scanf_i+0x10c>
 800868a:	4631      	mov	r1, r6
 800868c:	4650      	mov	r0, sl
 800868e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008692:	4798      	blx	r3
 8008694:	2800      	cmp	r0, #0
 8008696:	d0df      	beq.n	8008658 <_scanf_i+0x11c>
 8008698:	6823      	ldr	r3, [r4, #0]
 800869a:	05d9      	lsls	r1, r3, #23
 800869c:	d50d      	bpl.n	80086ba <_scanf_i+0x17e>
 800869e:	42bd      	cmp	r5, r7
 80086a0:	d909      	bls.n	80086b6 <_scanf_i+0x17a>
 80086a2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80086a6:	4632      	mov	r2, r6
 80086a8:	4650      	mov	r0, sl
 80086aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80086ae:	f105 39ff 	add.w	r9, r5, #4294967295
 80086b2:	4798      	blx	r3
 80086b4:	464d      	mov	r5, r9
 80086b6:	42bd      	cmp	r5, r7
 80086b8:	d028      	beq.n	800870c <_scanf_i+0x1d0>
 80086ba:	6822      	ldr	r2, [r4, #0]
 80086bc:	f012 0210 	ands.w	r2, r2, #16
 80086c0:	d113      	bne.n	80086ea <_scanf_i+0x1ae>
 80086c2:	702a      	strb	r2, [r5, #0]
 80086c4:	4639      	mov	r1, r7
 80086c6:	6863      	ldr	r3, [r4, #4]
 80086c8:	4650      	mov	r0, sl
 80086ca:	9e01      	ldr	r6, [sp, #4]
 80086cc:	47b0      	blx	r6
 80086ce:	f8d8 3000 	ldr.w	r3, [r8]
 80086d2:	6821      	ldr	r1, [r4, #0]
 80086d4:	1d1a      	adds	r2, r3, #4
 80086d6:	f8c8 2000 	str.w	r2, [r8]
 80086da:	f011 0f20 	tst.w	r1, #32
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	d00f      	beq.n	8008702 <_scanf_i+0x1c6>
 80086e2:	6018      	str	r0, [r3, #0]
 80086e4:	68e3      	ldr	r3, [r4, #12]
 80086e6:	3301      	adds	r3, #1
 80086e8:	60e3      	str	r3, [r4, #12]
 80086ea:	2000      	movs	r0, #0
 80086ec:	6923      	ldr	r3, [r4, #16]
 80086ee:	1bed      	subs	r5, r5, r7
 80086f0:	445d      	add	r5, fp
 80086f2:	442b      	add	r3, r5
 80086f4:	6123      	str	r3, [r4, #16]
 80086f6:	b007      	add	sp, #28
 80086f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086fc:	f04f 0b00 	mov.w	fp, #0
 8008700:	e7ca      	b.n	8008698 <_scanf_i+0x15c>
 8008702:	07ca      	lsls	r2, r1, #31
 8008704:	bf4c      	ite	mi
 8008706:	8018      	strhmi	r0, [r3, #0]
 8008708:	6018      	strpl	r0, [r3, #0]
 800870a:	e7eb      	b.n	80086e4 <_scanf_i+0x1a8>
 800870c:	2001      	movs	r0, #1
 800870e:	e7f2      	b.n	80086f6 <_scanf_i+0x1ba>
 8008710:	0800985c 	.word	0x0800985c
 8008714:	08007e39 	.word	0x08007e39
 8008718:	0800920d 	.word	0x0800920d
 800871c:	080099ca 	.word	0x080099ca

08008720 <__sflush_r>:
 8008720:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008726:	0716      	lsls	r6, r2, #28
 8008728:	4605      	mov	r5, r0
 800872a:	460c      	mov	r4, r1
 800872c:	d454      	bmi.n	80087d8 <__sflush_r+0xb8>
 800872e:	684b      	ldr	r3, [r1, #4]
 8008730:	2b00      	cmp	r3, #0
 8008732:	dc02      	bgt.n	800873a <__sflush_r+0x1a>
 8008734:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008736:	2b00      	cmp	r3, #0
 8008738:	dd48      	ble.n	80087cc <__sflush_r+0xac>
 800873a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800873c:	2e00      	cmp	r6, #0
 800873e:	d045      	beq.n	80087cc <__sflush_r+0xac>
 8008740:	2300      	movs	r3, #0
 8008742:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008746:	682f      	ldr	r7, [r5, #0]
 8008748:	6a21      	ldr	r1, [r4, #32]
 800874a:	602b      	str	r3, [r5, #0]
 800874c:	d030      	beq.n	80087b0 <__sflush_r+0x90>
 800874e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008750:	89a3      	ldrh	r3, [r4, #12]
 8008752:	0759      	lsls	r1, r3, #29
 8008754:	d505      	bpl.n	8008762 <__sflush_r+0x42>
 8008756:	6863      	ldr	r3, [r4, #4]
 8008758:	1ad2      	subs	r2, r2, r3
 800875a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800875c:	b10b      	cbz	r3, 8008762 <__sflush_r+0x42>
 800875e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008760:	1ad2      	subs	r2, r2, r3
 8008762:	2300      	movs	r3, #0
 8008764:	4628      	mov	r0, r5
 8008766:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008768:	6a21      	ldr	r1, [r4, #32]
 800876a:	47b0      	blx	r6
 800876c:	1c43      	adds	r3, r0, #1
 800876e:	89a3      	ldrh	r3, [r4, #12]
 8008770:	d106      	bne.n	8008780 <__sflush_r+0x60>
 8008772:	6829      	ldr	r1, [r5, #0]
 8008774:	291d      	cmp	r1, #29
 8008776:	d82b      	bhi.n	80087d0 <__sflush_r+0xb0>
 8008778:	4a28      	ldr	r2, [pc, #160]	@ (800881c <__sflush_r+0xfc>)
 800877a:	40ca      	lsrs	r2, r1
 800877c:	07d6      	lsls	r6, r2, #31
 800877e:	d527      	bpl.n	80087d0 <__sflush_r+0xb0>
 8008780:	2200      	movs	r2, #0
 8008782:	6062      	str	r2, [r4, #4]
 8008784:	6922      	ldr	r2, [r4, #16]
 8008786:	04d9      	lsls	r1, r3, #19
 8008788:	6022      	str	r2, [r4, #0]
 800878a:	d504      	bpl.n	8008796 <__sflush_r+0x76>
 800878c:	1c42      	adds	r2, r0, #1
 800878e:	d101      	bne.n	8008794 <__sflush_r+0x74>
 8008790:	682b      	ldr	r3, [r5, #0]
 8008792:	b903      	cbnz	r3, 8008796 <__sflush_r+0x76>
 8008794:	6560      	str	r0, [r4, #84]	@ 0x54
 8008796:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008798:	602f      	str	r7, [r5, #0]
 800879a:	b1b9      	cbz	r1, 80087cc <__sflush_r+0xac>
 800879c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087a0:	4299      	cmp	r1, r3
 80087a2:	d002      	beq.n	80087aa <__sflush_r+0x8a>
 80087a4:	4628      	mov	r0, r5
 80087a6:	f7fd ff2f 	bl	8006608 <_free_r>
 80087aa:	2300      	movs	r3, #0
 80087ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80087ae:	e00d      	b.n	80087cc <__sflush_r+0xac>
 80087b0:	2301      	movs	r3, #1
 80087b2:	4628      	mov	r0, r5
 80087b4:	47b0      	blx	r6
 80087b6:	4602      	mov	r2, r0
 80087b8:	1c50      	adds	r0, r2, #1
 80087ba:	d1c9      	bne.n	8008750 <__sflush_r+0x30>
 80087bc:	682b      	ldr	r3, [r5, #0]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d0c6      	beq.n	8008750 <__sflush_r+0x30>
 80087c2:	2b1d      	cmp	r3, #29
 80087c4:	d001      	beq.n	80087ca <__sflush_r+0xaa>
 80087c6:	2b16      	cmp	r3, #22
 80087c8:	d11d      	bne.n	8008806 <__sflush_r+0xe6>
 80087ca:	602f      	str	r7, [r5, #0]
 80087cc:	2000      	movs	r0, #0
 80087ce:	e021      	b.n	8008814 <__sflush_r+0xf4>
 80087d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087d4:	b21b      	sxth	r3, r3
 80087d6:	e01a      	b.n	800880e <__sflush_r+0xee>
 80087d8:	690f      	ldr	r7, [r1, #16]
 80087da:	2f00      	cmp	r7, #0
 80087dc:	d0f6      	beq.n	80087cc <__sflush_r+0xac>
 80087de:	0793      	lsls	r3, r2, #30
 80087e0:	bf18      	it	ne
 80087e2:	2300      	movne	r3, #0
 80087e4:	680e      	ldr	r6, [r1, #0]
 80087e6:	bf08      	it	eq
 80087e8:	694b      	ldreq	r3, [r1, #20]
 80087ea:	1bf6      	subs	r6, r6, r7
 80087ec:	600f      	str	r7, [r1, #0]
 80087ee:	608b      	str	r3, [r1, #8]
 80087f0:	2e00      	cmp	r6, #0
 80087f2:	ddeb      	ble.n	80087cc <__sflush_r+0xac>
 80087f4:	4633      	mov	r3, r6
 80087f6:	463a      	mov	r2, r7
 80087f8:	4628      	mov	r0, r5
 80087fa:	6a21      	ldr	r1, [r4, #32]
 80087fc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008800:	47e0      	blx	ip
 8008802:	2800      	cmp	r0, #0
 8008804:	dc07      	bgt.n	8008816 <__sflush_r+0xf6>
 8008806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800880a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800880e:	f04f 30ff 	mov.w	r0, #4294967295
 8008812:	81a3      	strh	r3, [r4, #12]
 8008814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008816:	4407      	add	r7, r0
 8008818:	1a36      	subs	r6, r6, r0
 800881a:	e7e9      	b.n	80087f0 <__sflush_r+0xd0>
 800881c:	20400001 	.word	0x20400001

08008820 <_fflush_r>:
 8008820:	b538      	push	{r3, r4, r5, lr}
 8008822:	690b      	ldr	r3, [r1, #16]
 8008824:	4605      	mov	r5, r0
 8008826:	460c      	mov	r4, r1
 8008828:	b913      	cbnz	r3, 8008830 <_fflush_r+0x10>
 800882a:	2500      	movs	r5, #0
 800882c:	4628      	mov	r0, r5
 800882e:	bd38      	pop	{r3, r4, r5, pc}
 8008830:	b118      	cbz	r0, 800883a <_fflush_r+0x1a>
 8008832:	6a03      	ldr	r3, [r0, #32]
 8008834:	b90b      	cbnz	r3, 800883a <_fflush_r+0x1a>
 8008836:	f7fc feeb 	bl	8005610 <__sinit>
 800883a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d0f3      	beq.n	800882a <_fflush_r+0xa>
 8008842:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008844:	07d0      	lsls	r0, r2, #31
 8008846:	d404      	bmi.n	8008852 <_fflush_r+0x32>
 8008848:	0599      	lsls	r1, r3, #22
 800884a:	d402      	bmi.n	8008852 <_fflush_r+0x32>
 800884c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800884e:	f7fd f85c 	bl	800590a <__retarget_lock_acquire_recursive>
 8008852:	4628      	mov	r0, r5
 8008854:	4621      	mov	r1, r4
 8008856:	f7ff ff63 	bl	8008720 <__sflush_r>
 800885a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800885c:	4605      	mov	r5, r0
 800885e:	07da      	lsls	r2, r3, #31
 8008860:	d4e4      	bmi.n	800882c <_fflush_r+0xc>
 8008862:	89a3      	ldrh	r3, [r4, #12]
 8008864:	059b      	lsls	r3, r3, #22
 8008866:	d4e1      	bmi.n	800882c <_fflush_r+0xc>
 8008868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800886a:	f7fd f84f 	bl	800590c <__retarget_lock_release_recursive>
 800886e:	e7dd      	b.n	800882c <_fflush_r+0xc>

08008870 <__sccl>:
 8008870:	b570      	push	{r4, r5, r6, lr}
 8008872:	780b      	ldrb	r3, [r1, #0]
 8008874:	4604      	mov	r4, r0
 8008876:	2b5e      	cmp	r3, #94	@ 0x5e
 8008878:	bf0b      	itete	eq
 800887a:	784b      	ldrbeq	r3, [r1, #1]
 800887c:	1c4a      	addne	r2, r1, #1
 800887e:	1c8a      	addeq	r2, r1, #2
 8008880:	2100      	movne	r1, #0
 8008882:	bf08      	it	eq
 8008884:	2101      	moveq	r1, #1
 8008886:	3801      	subs	r0, #1
 8008888:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800888c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008890:	42a8      	cmp	r0, r5
 8008892:	d1fb      	bne.n	800888c <__sccl+0x1c>
 8008894:	b90b      	cbnz	r3, 800889a <__sccl+0x2a>
 8008896:	1e50      	subs	r0, r2, #1
 8008898:	bd70      	pop	{r4, r5, r6, pc}
 800889a:	f081 0101 	eor.w	r1, r1, #1
 800889e:	4610      	mov	r0, r2
 80088a0:	54e1      	strb	r1, [r4, r3]
 80088a2:	4602      	mov	r2, r0
 80088a4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80088a8:	2d2d      	cmp	r5, #45	@ 0x2d
 80088aa:	d005      	beq.n	80088b8 <__sccl+0x48>
 80088ac:	2d5d      	cmp	r5, #93	@ 0x5d
 80088ae:	d016      	beq.n	80088de <__sccl+0x6e>
 80088b0:	2d00      	cmp	r5, #0
 80088b2:	d0f1      	beq.n	8008898 <__sccl+0x28>
 80088b4:	462b      	mov	r3, r5
 80088b6:	e7f2      	b.n	800889e <__sccl+0x2e>
 80088b8:	7846      	ldrb	r6, [r0, #1]
 80088ba:	2e5d      	cmp	r6, #93	@ 0x5d
 80088bc:	d0fa      	beq.n	80088b4 <__sccl+0x44>
 80088be:	42b3      	cmp	r3, r6
 80088c0:	dcf8      	bgt.n	80088b4 <__sccl+0x44>
 80088c2:	461a      	mov	r2, r3
 80088c4:	3002      	adds	r0, #2
 80088c6:	3201      	adds	r2, #1
 80088c8:	4296      	cmp	r6, r2
 80088ca:	54a1      	strb	r1, [r4, r2]
 80088cc:	dcfb      	bgt.n	80088c6 <__sccl+0x56>
 80088ce:	1af2      	subs	r2, r6, r3
 80088d0:	3a01      	subs	r2, #1
 80088d2:	42b3      	cmp	r3, r6
 80088d4:	bfa8      	it	ge
 80088d6:	2200      	movge	r2, #0
 80088d8:	1c5d      	adds	r5, r3, #1
 80088da:	18ab      	adds	r3, r5, r2
 80088dc:	e7e1      	b.n	80088a2 <__sccl+0x32>
 80088de:	4610      	mov	r0, r2
 80088e0:	e7da      	b.n	8008898 <__sccl+0x28>

080088e2 <__submore>:
 80088e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088e6:	460c      	mov	r4, r1
 80088e8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80088ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088ee:	4299      	cmp	r1, r3
 80088f0:	d11b      	bne.n	800892a <__submore+0x48>
 80088f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80088f6:	f7fd fef9 	bl	80066ec <_malloc_r>
 80088fa:	b918      	cbnz	r0, 8008904 <__submore+0x22>
 80088fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008908:	63a3      	str	r3, [r4, #56]	@ 0x38
 800890a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800890e:	6360      	str	r0, [r4, #52]	@ 0x34
 8008910:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008914:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008918:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800891c:	7043      	strb	r3, [r0, #1]
 800891e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008922:	7003      	strb	r3, [r0, #0]
 8008924:	6020      	str	r0, [r4, #0]
 8008926:	2000      	movs	r0, #0
 8008928:	e7ea      	b.n	8008900 <__submore+0x1e>
 800892a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800892c:	0077      	lsls	r7, r6, #1
 800892e:	463a      	mov	r2, r7
 8008930:	f000 fbcf 	bl	80090d2 <_realloc_r>
 8008934:	4605      	mov	r5, r0
 8008936:	2800      	cmp	r0, #0
 8008938:	d0e0      	beq.n	80088fc <__submore+0x1a>
 800893a:	eb00 0806 	add.w	r8, r0, r6
 800893e:	4601      	mov	r1, r0
 8008940:	4632      	mov	r2, r6
 8008942:	4640      	mov	r0, r8
 8008944:	f7fc fff1 	bl	800592a <memcpy>
 8008948:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800894c:	f8c4 8000 	str.w	r8, [r4]
 8008950:	e7e9      	b.n	8008926 <__submore+0x44>

08008952 <memmove>:
 8008952:	4288      	cmp	r0, r1
 8008954:	b510      	push	{r4, lr}
 8008956:	eb01 0402 	add.w	r4, r1, r2
 800895a:	d902      	bls.n	8008962 <memmove+0x10>
 800895c:	4284      	cmp	r4, r0
 800895e:	4623      	mov	r3, r4
 8008960:	d807      	bhi.n	8008972 <memmove+0x20>
 8008962:	1e43      	subs	r3, r0, #1
 8008964:	42a1      	cmp	r1, r4
 8008966:	d008      	beq.n	800897a <memmove+0x28>
 8008968:	f811 2b01 	ldrb.w	r2, [r1], #1
 800896c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008970:	e7f8      	b.n	8008964 <memmove+0x12>
 8008972:	4601      	mov	r1, r0
 8008974:	4402      	add	r2, r0
 8008976:	428a      	cmp	r2, r1
 8008978:	d100      	bne.n	800897c <memmove+0x2a>
 800897a:	bd10      	pop	{r4, pc}
 800897c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008980:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008984:	e7f7      	b.n	8008976 <memmove+0x24>

08008986 <strncmp>:
 8008986:	b510      	push	{r4, lr}
 8008988:	b16a      	cbz	r2, 80089a6 <strncmp+0x20>
 800898a:	3901      	subs	r1, #1
 800898c:	1884      	adds	r4, r0, r2
 800898e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008992:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008996:	429a      	cmp	r2, r3
 8008998:	d103      	bne.n	80089a2 <strncmp+0x1c>
 800899a:	42a0      	cmp	r0, r4
 800899c:	d001      	beq.n	80089a2 <strncmp+0x1c>
 800899e:	2a00      	cmp	r2, #0
 80089a0:	d1f5      	bne.n	800898e <strncmp+0x8>
 80089a2:	1ad0      	subs	r0, r2, r3
 80089a4:	bd10      	pop	{r4, pc}
 80089a6:	4610      	mov	r0, r2
 80089a8:	e7fc      	b.n	80089a4 <strncmp+0x1e>
	...

080089ac <_sbrk_r>:
 80089ac:	b538      	push	{r3, r4, r5, lr}
 80089ae:	2300      	movs	r3, #0
 80089b0:	4d05      	ldr	r5, [pc, #20]	@ (80089c8 <_sbrk_r+0x1c>)
 80089b2:	4604      	mov	r4, r0
 80089b4:	4608      	mov	r0, r1
 80089b6:	602b      	str	r3, [r5, #0]
 80089b8:	f7fa f820 	bl	80029fc <_sbrk>
 80089bc:	1c43      	adds	r3, r0, #1
 80089be:	d102      	bne.n	80089c6 <_sbrk_r+0x1a>
 80089c0:	682b      	ldr	r3, [r5, #0]
 80089c2:	b103      	cbz	r3, 80089c6 <_sbrk_r+0x1a>
 80089c4:	6023      	str	r3, [r4, #0]
 80089c6:	bd38      	pop	{r3, r4, r5, pc}
 80089c8:	200006ec 	.word	0x200006ec

080089cc <nan>:
 80089cc:	2000      	movs	r0, #0
 80089ce:	4901      	ldr	r1, [pc, #4]	@ (80089d4 <nan+0x8>)
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	7ff80000 	.word	0x7ff80000

080089d8 <__assert_func>:
 80089d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089da:	4614      	mov	r4, r2
 80089dc:	461a      	mov	r2, r3
 80089de:	4b09      	ldr	r3, [pc, #36]	@ (8008a04 <__assert_func+0x2c>)
 80089e0:	4605      	mov	r5, r0
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	68d8      	ldr	r0, [r3, #12]
 80089e6:	b14c      	cbz	r4, 80089fc <__assert_func+0x24>
 80089e8:	4b07      	ldr	r3, [pc, #28]	@ (8008a08 <__assert_func+0x30>)
 80089ea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089ee:	9100      	str	r1, [sp, #0]
 80089f0:	462b      	mov	r3, r5
 80089f2:	4906      	ldr	r1, [pc, #24]	@ (8008a0c <__assert_func+0x34>)
 80089f4:	f000 fc1a 	bl	800922c <fiprintf>
 80089f8:	f000 fc2a 	bl	8009250 <abort>
 80089fc:	4b04      	ldr	r3, [pc, #16]	@ (8008a10 <__assert_func+0x38>)
 80089fe:	461c      	mov	r4, r3
 8008a00:	e7f3      	b.n	80089ea <__assert_func+0x12>
 8008a02:	bf00      	nop
 8008a04:	20000030 	.word	0x20000030
 8008a08:	080099dd 	.word	0x080099dd
 8008a0c:	080099ea 	.word	0x080099ea
 8008a10:	08009a18 	.word	0x08009a18

08008a14 <_calloc_r>:
 8008a14:	b570      	push	{r4, r5, r6, lr}
 8008a16:	fba1 5402 	umull	r5, r4, r1, r2
 8008a1a:	b934      	cbnz	r4, 8008a2a <_calloc_r+0x16>
 8008a1c:	4629      	mov	r1, r5
 8008a1e:	f7fd fe65 	bl	80066ec <_malloc_r>
 8008a22:	4606      	mov	r6, r0
 8008a24:	b928      	cbnz	r0, 8008a32 <_calloc_r+0x1e>
 8008a26:	4630      	mov	r0, r6
 8008a28:	bd70      	pop	{r4, r5, r6, pc}
 8008a2a:	220c      	movs	r2, #12
 8008a2c:	2600      	movs	r6, #0
 8008a2e:	6002      	str	r2, [r0, #0]
 8008a30:	e7f9      	b.n	8008a26 <_calloc_r+0x12>
 8008a32:	462a      	mov	r2, r5
 8008a34:	4621      	mov	r1, r4
 8008a36:	f7fc feea 	bl	800580e <memset>
 8008a3a:	e7f4      	b.n	8008a26 <_calloc_r+0x12>

08008a3c <rshift>:
 8008a3c:	6903      	ldr	r3, [r0, #16]
 8008a3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a42:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008a46:	f100 0414 	add.w	r4, r0, #20
 8008a4a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008a4e:	dd46      	ble.n	8008ade <rshift+0xa2>
 8008a50:	f011 011f 	ands.w	r1, r1, #31
 8008a54:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008a58:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008a5c:	d10c      	bne.n	8008a78 <rshift+0x3c>
 8008a5e:	4629      	mov	r1, r5
 8008a60:	f100 0710 	add.w	r7, r0, #16
 8008a64:	42b1      	cmp	r1, r6
 8008a66:	d335      	bcc.n	8008ad4 <rshift+0x98>
 8008a68:	1a9b      	subs	r3, r3, r2
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	1eea      	subs	r2, r5, #3
 8008a6e:	4296      	cmp	r6, r2
 8008a70:	bf38      	it	cc
 8008a72:	2300      	movcc	r3, #0
 8008a74:	4423      	add	r3, r4
 8008a76:	e015      	b.n	8008aa4 <rshift+0x68>
 8008a78:	46a1      	mov	r9, r4
 8008a7a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008a7e:	f1c1 0820 	rsb	r8, r1, #32
 8008a82:	40cf      	lsrs	r7, r1
 8008a84:	f105 0e04 	add.w	lr, r5, #4
 8008a88:	4576      	cmp	r6, lr
 8008a8a:	46f4      	mov	ip, lr
 8008a8c:	d816      	bhi.n	8008abc <rshift+0x80>
 8008a8e:	1a9a      	subs	r2, r3, r2
 8008a90:	0092      	lsls	r2, r2, #2
 8008a92:	3a04      	subs	r2, #4
 8008a94:	3501      	adds	r5, #1
 8008a96:	42ae      	cmp	r6, r5
 8008a98:	bf38      	it	cc
 8008a9a:	2200      	movcc	r2, #0
 8008a9c:	18a3      	adds	r3, r4, r2
 8008a9e:	50a7      	str	r7, [r4, r2]
 8008aa0:	b107      	cbz	r7, 8008aa4 <rshift+0x68>
 8008aa2:	3304      	adds	r3, #4
 8008aa4:	42a3      	cmp	r3, r4
 8008aa6:	eba3 0204 	sub.w	r2, r3, r4
 8008aaa:	bf08      	it	eq
 8008aac:	2300      	moveq	r3, #0
 8008aae:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008ab2:	6102      	str	r2, [r0, #16]
 8008ab4:	bf08      	it	eq
 8008ab6:	6143      	streq	r3, [r0, #20]
 8008ab8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008abc:	f8dc c000 	ldr.w	ip, [ip]
 8008ac0:	fa0c fc08 	lsl.w	ip, ip, r8
 8008ac4:	ea4c 0707 	orr.w	r7, ip, r7
 8008ac8:	f849 7b04 	str.w	r7, [r9], #4
 8008acc:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ad0:	40cf      	lsrs	r7, r1
 8008ad2:	e7d9      	b.n	8008a88 <rshift+0x4c>
 8008ad4:	f851 cb04 	ldr.w	ip, [r1], #4
 8008ad8:	f847 cf04 	str.w	ip, [r7, #4]!
 8008adc:	e7c2      	b.n	8008a64 <rshift+0x28>
 8008ade:	4623      	mov	r3, r4
 8008ae0:	e7e0      	b.n	8008aa4 <rshift+0x68>

08008ae2 <__hexdig_fun>:
 8008ae2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008ae6:	2b09      	cmp	r3, #9
 8008ae8:	d802      	bhi.n	8008af0 <__hexdig_fun+0xe>
 8008aea:	3820      	subs	r0, #32
 8008aec:	b2c0      	uxtb	r0, r0
 8008aee:	4770      	bx	lr
 8008af0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008af4:	2b05      	cmp	r3, #5
 8008af6:	d801      	bhi.n	8008afc <__hexdig_fun+0x1a>
 8008af8:	3847      	subs	r0, #71	@ 0x47
 8008afa:	e7f7      	b.n	8008aec <__hexdig_fun+0xa>
 8008afc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008b00:	2b05      	cmp	r3, #5
 8008b02:	d801      	bhi.n	8008b08 <__hexdig_fun+0x26>
 8008b04:	3827      	subs	r0, #39	@ 0x27
 8008b06:	e7f1      	b.n	8008aec <__hexdig_fun+0xa>
 8008b08:	2000      	movs	r0, #0
 8008b0a:	4770      	bx	lr

08008b0c <__gethex>:
 8008b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b10:	468a      	mov	sl, r1
 8008b12:	4690      	mov	r8, r2
 8008b14:	b085      	sub	sp, #20
 8008b16:	9302      	str	r3, [sp, #8]
 8008b18:	680b      	ldr	r3, [r1, #0]
 8008b1a:	9001      	str	r0, [sp, #4]
 8008b1c:	1c9c      	adds	r4, r3, #2
 8008b1e:	46a1      	mov	r9, r4
 8008b20:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008b24:	2830      	cmp	r0, #48	@ 0x30
 8008b26:	d0fa      	beq.n	8008b1e <__gethex+0x12>
 8008b28:	eba9 0303 	sub.w	r3, r9, r3
 8008b2c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008b30:	f7ff ffd7 	bl	8008ae2 <__hexdig_fun>
 8008b34:	4605      	mov	r5, r0
 8008b36:	2800      	cmp	r0, #0
 8008b38:	d168      	bne.n	8008c0c <__gethex+0x100>
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	4648      	mov	r0, r9
 8008b3e:	499f      	ldr	r1, [pc, #636]	@ (8008dbc <__gethex+0x2b0>)
 8008b40:	f7ff ff21 	bl	8008986 <strncmp>
 8008b44:	4607      	mov	r7, r0
 8008b46:	2800      	cmp	r0, #0
 8008b48:	d167      	bne.n	8008c1a <__gethex+0x10e>
 8008b4a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008b4e:	4626      	mov	r6, r4
 8008b50:	f7ff ffc7 	bl	8008ae2 <__hexdig_fun>
 8008b54:	2800      	cmp	r0, #0
 8008b56:	d062      	beq.n	8008c1e <__gethex+0x112>
 8008b58:	4623      	mov	r3, r4
 8008b5a:	7818      	ldrb	r0, [r3, #0]
 8008b5c:	4699      	mov	r9, r3
 8008b5e:	2830      	cmp	r0, #48	@ 0x30
 8008b60:	f103 0301 	add.w	r3, r3, #1
 8008b64:	d0f9      	beq.n	8008b5a <__gethex+0x4e>
 8008b66:	f7ff ffbc 	bl	8008ae2 <__hexdig_fun>
 8008b6a:	fab0 f580 	clz	r5, r0
 8008b6e:	f04f 0b01 	mov.w	fp, #1
 8008b72:	096d      	lsrs	r5, r5, #5
 8008b74:	464a      	mov	r2, r9
 8008b76:	4616      	mov	r6, r2
 8008b78:	7830      	ldrb	r0, [r6, #0]
 8008b7a:	3201      	adds	r2, #1
 8008b7c:	f7ff ffb1 	bl	8008ae2 <__hexdig_fun>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d1f8      	bne.n	8008b76 <__gethex+0x6a>
 8008b84:	2201      	movs	r2, #1
 8008b86:	4630      	mov	r0, r6
 8008b88:	498c      	ldr	r1, [pc, #560]	@ (8008dbc <__gethex+0x2b0>)
 8008b8a:	f7ff fefc 	bl	8008986 <strncmp>
 8008b8e:	2800      	cmp	r0, #0
 8008b90:	d13f      	bne.n	8008c12 <__gethex+0x106>
 8008b92:	b944      	cbnz	r4, 8008ba6 <__gethex+0x9a>
 8008b94:	1c74      	adds	r4, r6, #1
 8008b96:	4622      	mov	r2, r4
 8008b98:	4616      	mov	r6, r2
 8008b9a:	7830      	ldrb	r0, [r6, #0]
 8008b9c:	3201      	adds	r2, #1
 8008b9e:	f7ff ffa0 	bl	8008ae2 <__hexdig_fun>
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	d1f8      	bne.n	8008b98 <__gethex+0x8c>
 8008ba6:	1ba4      	subs	r4, r4, r6
 8008ba8:	00a7      	lsls	r7, r4, #2
 8008baa:	7833      	ldrb	r3, [r6, #0]
 8008bac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008bb0:	2b50      	cmp	r3, #80	@ 0x50
 8008bb2:	d13e      	bne.n	8008c32 <__gethex+0x126>
 8008bb4:	7873      	ldrb	r3, [r6, #1]
 8008bb6:	2b2b      	cmp	r3, #43	@ 0x2b
 8008bb8:	d033      	beq.n	8008c22 <__gethex+0x116>
 8008bba:	2b2d      	cmp	r3, #45	@ 0x2d
 8008bbc:	d034      	beq.n	8008c28 <__gethex+0x11c>
 8008bbe:	2400      	movs	r4, #0
 8008bc0:	1c71      	adds	r1, r6, #1
 8008bc2:	7808      	ldrb	r0, [r1, #0]
 8008bc4:	f7ff ff8d 	bl	8008ae2 <__hexdig_fun>
 8008bc8:	1e43      	subs	r3, r0, #1
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	2b18      	cmp	r3, #24
 8008bce:	d830      	bhi.n	8008c32 <__gethex+0x126>
 8008bd0:	f1a0 0210 	sub.w	r2, r0, #16
 8008bd4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008bd8:	f7ff ff83 	bl	8008ae2 <__hexdig_fun>
 8008bdc:	f100 3cff 	add.w	ip, r0, #4294967295
 8008be0:	fa5f fc8c 	uxtb.w	ip, ip
 8008be4:	f1bc 0f18 	cmp.w	ip, #24
 8008be8:	f04f 030a 	mov.w	r3, #10
 8008bec:	d91e      	bls.n	8008c2c <__gethex+0x120>
 8008bee:	b104      	cbz	r4, 8008bf2 <__gethex+0xe6>
 8008bf0:	4252      	negs	r2, r2
 8008bf2:	4417      	add	r7, r2
 8008bf4:	f8ca 1000 	str.w	r1, [sl]
 8008bf8:	b1ed      	cbz	r5, 8008c36 <__gethex+0x12a>
 8008bfa:	f1bb 0f00 	cmp.w	fp, #0
 8008bfe:	bf0c      	ite	eq
 8008c00:	2506      	moveq	r5, #6
 8008c02:	2500      	movne	r5, #0
 8008c04:	4628      	mov	r0, r5
 8008c06:	b005      	add	sp, #20
 8008c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c0c:	2500      	movs	r5, #0
 8008c0e:	462c      	mov	r4, r5
 8008c10:	e7b0      	b.n	8008b74 <__gethex+0x68>
 8008c12:	2c00      	cmp	r4, #0
 8008c14:	d1c7      	bne.n	8008ba6 <__gethex+0x9a>
 8008c16:	4627      	mov	r7, r4
 8008c18:	e7c7      	b.n	8008baa <__gethex+0x9e>
 8008c1a:	464e      	mov	r6, r9
 8008c1c:	462f      	mov	r7, r5
 8008c1e:	2501      	movs	r5, #1
 8008c20:	e7c3      	b.n	8008baa <__gethex+0x9e>
 8008c22:	2400      	movs	r4, #0
 8008c24:	1cb1      	adds	r1, r6, #2
 8008c26:	e7cc      	b.n	8008bc2 <__gethex+0xb6>
 8008c28:	2401      	movs	r4, #1
 8008c2a:	e7fb      	b.n	8008c24 <__gethex+0x118>
 8008c2c:	fb03 0002 	mla	r0, r3, r2, r0
 8008c30:	e7ce      	b.n	8008bd0 <__gethex+0xc4>
 8008c32:	4631      	mov	r1, r6
 8008c34:	e7de      	b.n	8008bf4 <__gethex+0xe8>
 8008c36:	4629      	mov	r1, r5
 8008c38:	eba6 0309 	sub.w	r3, r6, r9
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	2b07      	cmp	r3, #7
 8008c40:	dc0a      	bgt.n	8008c58 <__gethex+0x14c>
 8008c42:	9801      	ldr	r0, [sp, #4]
 8008c44:	f7fd fdde 	bl	8006804 <_Balloc>
 8008c48:	4604      	mov	r4, r0
 8008c4a:	b940      	cbnz	r0, 8008c5e <__gethex+0x152>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	21e4      	movs	r1, #228	@ 0xe4
 8008c50:	4b5b      	ldr	r3, [pc, #364]	@ (8008dc0 <__gethex+0x2b4>)
 8008c52:	485c      	ldr	r0, [pc, #368]	@ (8008dc4 <__gethex+0x2b8>)
 8008c54:	f7ff fec0 	bl	80089d8 <__assert_func>
 8008c58:	3101      	adds	r1, #1
 8008c5a:	105b      	asrs	r3, r3, #1
 8008c5c:	e7ef      	b.n	8008c3e <__gethex+0x132>
 8008c5e:	2300      	movs	r3, #0
 8008c60:	f100 0a14 	add.w	sl, r0, #20
 8008c64:	4655      	mov	r5, sl
 8008c66:	469b      	mov	fp, r3
 8008c68:	45b1      	cmp	r9, r6
 8008c6a:	d337      	bcc.n	8008cdc <__gethex+0x1d0>
 8008c6c:	f845 bb04 	str.w	fp, [r5], #4
 8008c70:	eba5 050a 	sub.w	r5, r5, sl
 8008c74:	10ad      	asrs	r5, r5, #2
 8008c76:	6125      	str	r5, [r4, #16]
 8008c78:	4658      	mov	r0, fp
 8008c7a:	f7fd feb5 	bl	80069e8 <__hi0bits>
 8008c7e:	016d      	lsls	r5, r5, #5
 8008c80:	f8d8 6000 	ldr.w	r6, [r8]
 8008c84:	1a2d      	subs	r5, r5, r0
 8008c86:	42b5      	cmp	r5, r6
 8008c88:	dd54      	ble.n	8008d34 <__gethex+0x228>
 8008c8a:	1bad      	subs	r5, r5, r6
 8008c8c:	4629      	mov	r1, r5
 8008c8e:	4620      	mov	r0, r4
 8008c90:	f7fe fa37 	bl	8007102 <__any_on>
 8008c94:	4681      	mov	r9, r0
 8008c96:	b178      	cbz	r0, 8008cb8 <__gethex+0x1ac>
 8008c98:	f04f 0901 	mov.w	r9, #1
 8008c9c:	1e6b      	subs	r3, r5, #1
 8008c9e:	1159      	asrs	r1, r3, #5
 8008ca0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008ca4:	f003 021f 	and.w	r2, r3, #31
 8008ca8:	fa09 f202 	lsl.w	r2, r9, r2
 8008cac:	420a      	tst	r2, r1
 8008cae:	d003      	beq.n	8008cb8 <__gethex+0x1ac>
 8008cb0:	454b      	cmp	r3, r9
 8008cb2:	dc36      	bgt.n	8008d22 <__gethex+0x216>
 8008cb4:	f04f 0902 	mov.w	r9, #2
 8008cb8:	4629      	mov	r1, r5
 8008cba:	4620      	mov	r0, r4
 8008cbc:	f7ff febe 	bl	8008a3c <rshift>
 8008cc0:	442f      	add	r7, r5
 8008cc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008cc6:	42bb      	cmp	r3, r7
 8008cc8:	da42      	bge.n	8008d50 <__gethex+0x244>
 8008cca:	4621      	mov	r1, r4
 8008ccc:	9801      	ldr	r0, [sp, #4]
 8008cce:	f7fd fdd9 	bl	8006884 <_Bfree>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cd6:	25a3      	movs	r5, #163	@ 0xa3
 8008cd8:	6013      	str	r3, [r2, #0]
 8008cda:	e793      	b.n	8008c04 <__gethex+0xf8>
 8008cdc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008ce0:	2a2e      	cmp	r2, #46	@ 0x2e
 8008ce2:	d012      	beq.n	8008d0a <__gethex+0x1fe>
 8008ce4:	2b20      	cmp	r3, #32
 8008ce6:	d104      	bne.n	8008cf2 <__gethex+0x1e6>
 8008ce8:	f845 bb04 	str.w	fp, [r5], #4
 8008cec:	f04f 0b00 	mov.w	fp, #0
 8008cf0:	465b      	mov	r3, fp
 8008cf2:	7830      	ldrb	r0, [r6, #0]
 8008cf4:	9303      	str	r3, [sp, #12]
 8008cf6:	f7ff fef4 	bl	8008ae2 <__hexdig_fun>
 8008cfa:	9b03      	ldr	r3, [sp, #12]
 8008cfc:	f000 000f 	and.w	r0, r0, #15
 8008d00:	4098      	lsls	r0, r3
 8008d02:	ea4b 0b00 	orr.w	fp, fp, r0
 8008d06:	3304      	adds	r3, #4
 8008d08:	e7ae      	b.n	8008c68 <__gethex+0x15c>
 8008d0a:	45b1      	cmp	r9, r6
 8008d0c:	d8ea      	bhi.n	8008ce4 <__gethex+0x1d8>
 8008d0e:	2201      	movs	r2, #1
 8008d10:	4630      	mov	r0, r6
 8008d12:	492a      	ldr	r1, [pc, #168]	@ (8008dbc <__gethex+0x2b0>)
 8008d14:	9303      	str	r3, [sp, #12]
 8008d16:	f7ff fe36 	bl	8008986 <strncmp>
 8008d1a:	9b03      	ldr	r3, [sp, #12]
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	d1e1      	bne.n	8008ce4 <__gethex+0x1d8>
 8008d20:	e7a2      	b.n	8008c68 <__gethex+0x15c>
 8008d22:	4620      	mov	r0, r4
 8008d24:	1ea9      	subs	r1, r5, #2
 8008d26:	f7fe f9ec 	bl	8007102 <__any_on>
 8008d2a:	2800      	cmp	r0, #0
 8008d2c:	d0c2      	beq.n	8008cb4 <__gethex+0x1a8>
 8008d2e:	f04f 0903 	mov.w	r9, #3
 8008d32:	e7c1      	b.n	8008cb8 <__gethex+0x1ac>
 8008d34:	da09      	bge.n	8008d4a <__gethex+0x23e>
 8008d36:	1b75      	subs	r5, r6, r5
 8008d38:	4621      	mov	r1, r4
 8008d3a:	462a      	mov	r2, r5
 8008d3c:	9801      	ldr	r0, [sp, #4]
 8008d3e:	f7fd ffb1 	bl	8006ca4 <__lshift>
 8008d42:	4604      	mov	r4, r0
 8008d44:	1b7f      	subs	r7, r7, r5
 8008d46:	f100 0a14 	add.w	sl, r0, #20
 8008d4a:	f04f 0900 	mov.w	r9, #0
 8008d4e:	e7b8      	b.n	8008cc2 <__gethex+0x1b6>
 8008d50:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008d54:	42bd      	cmp	r5, r7
 8008d56:	dd6f      	ble.n	8008e38 <__gethex+0x32c>
 8008d58:	1bed      	subs	r5, r5, r7
 8008d5a:	42ae      	cmp	r6, r5
 8008d5c:	dc34      	bgt.n	8008dc8 <__gethex+0x2bc>
 8008d5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d022      	beq.n	8008dac <__gethex+0x2a0>
 8008d66:	2b03      	cmp	r3, #3
 8008d68:	d024      	beq.n	8008db4 <__gethex+0x2a8>
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d115      	bne.n	8008d9a <__gethex+0x28e>
 8008d6e:	42ae      	cmp	r6, r5
 8008d70:	d113      	bne.n	8008d9a <__gethex+0x28e>
 8008d72:	2e01      	cmp	r6, #1
 8008d74:	d10b      	bne.n	8008d8e <__gethex+0x282>
 8008d76:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d7a:	9a02      	ldr	r2, [sp, #8]
 8008d7c:	2562      	movs	r5, #98	@ 0x62
 8008d7e:	6013      	str	r3, [r2, #0]
 8008d80:	2301      	movs	r3, #1
 8008d82:	6123      	str	r3, [r4, #16]
 8008d84:	f8ca 3000 	str.w	r3, [sl]
 8008d88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d8a:	601c      	str	r4, [r3, #0]
 8008d8c:	e73a      	b.n	8008c04 <__gethex+0xf8>
 8008d8e:	4620      	mov	r0, r4
 8008d90:	1e71      	subs	r1, r6, #1
 8008d92:	f7fe f9b6 	bl	8007102 <__any_on>
 8008d96:	2800      	cmp	r0, #0
 8008d98:	d1ed      	bne.n	8008d76 <__gethex+0x26a>
 8008d9a:	4621      	mov	r1, r4
 8008d9c:	9801      	ldr	r0, [sp, #4]
 8008d9e:	f7fd fd71 	bl	8006884 <_Bfree>
 8008da2:	2300      	movs	r3, #0
 8008da4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008da6:	2550      	movs	r5, #80	@ 0x50
 8008da8:	6013      	str	r3, [r2, #0]
 8008daa:	e72b      	b.n	8008c04 <__gethex+0xf8>
 8008dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1f3      	bne.n	8008d9a <__gethex+0x28e>
 8008db2:	e7e0      	b.n	8008d76 <__gethex+0x26a>
 8008db4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1dd      	bne.n	8008d76 <__gethex+0x26a>
 8008dba:	e7ee      	b.n	8008d9a <__gethex+0x28e>
 8008dbc:	080099a7 	.word	0x080099a7
 8008dc0:	0800993d 	.word	0x0800993d
 8008dc4:	08009a19 	.word	0x08009a19
 8008dc8:	1e6f      	subs	r7, r5, #1
 8008dca:	f1b9 0f00 	cmp.w	r9, #0
 8008dce:	d130      	bne.n	8008e32 <__gethex+0x326>
 8008dd0:	b127      	cbz	r7, 8008ddc <__gethex+0x2d0>
 8008dd2:	4639      	mov	r1, r7
 8008dd4:	4620      	mov	r0, r4
 8008dd6:	f7fe f994 	bl	8007102 <__any_on>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	2301      	movs	r3, #1
 8008dde:	4629      	mov	r1, r5
 8008de0:	1b76      	subs	r6, r6, r5
 8008de2:	2502      	movs	r5, #2
 8008de4:	117a      	asrs	r2, r7, #5
 8008de6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008dea:	f007 071f 	and.w	r7, r7, #31
 8008dee:	40bb      	lsls	r3, r7
 8008df0:	4213      	tst	r3, r2
 8008df2:	4620      	mov	r0, r4
 8008df4:	bf18      	it	ne
 8008df6:	f049 0902 	orrne.w	r9, r9, #2
 8008dfa:	f7ff fe1f 	bl	8008a3c <rshift>
 8008dfe:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008e02:	f1b9 0f00 	cmp.w	r9, #0
 8008e06:	d047      	beq.n	8008e98 <__gethex+0x38c>
 8008e08:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e0c:	2b02      	cmp	r3, #2
 8008e0e:	d015      	beq.n	8008e3c <__gethex+0x330>
 8008e10:	2b03      	cmp	r3, #3
 8008e12:	d017      	beq.n	8008e44 <__gethex+0x338>
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d109      	bne.n	8008e2c <__gethex+0x320>
 8008e18:	f019 0f02 	tst.w	r9, #2
 8008e1c:	d006      	beq.n	8008e2c <__gethex+0x320>
 8008e1e:	f8da 3000 	ldr.w	r3, [sl]
 8008e22:	ea49 0903 	orr.w	r9, r9, r3
 8008e26:	f019 0f01 	tst.w	r9, #1
 8008e2a:	d10e      	bne.n	8008e4a <__gethex+0x33e>
 8008e2c:	f045 0510 	orr.w	r5, r5, #16
 8008e30:	e032      	b.n	8008e98 <__gethex+0x38c>
 8008e32:	f04f 0901 	mov.w	r9, #1
 8008e36:	e7d1      	b.n	8008ddc <__gethex+0x2d0>
 8008e38:	2501      	movs	r5, #1
 8008e3a:	e7e2      	b.n	8008e02 <__gethex+0x2f6>
 8008e3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e3e:	f1c3 0301 	rsb	r3, r3, #1
 8008e42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008e44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d0f0      	beq.n	8008e2c <__gethex+0x320>
 8008e4a:	f04f 0c00 	mov.w	ip, #0
 8008e4e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008e52:	f104 0314 	add.w	r3, r4, #20
 8008e56:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e5a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e64:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e68:	d01b      	beq.n	8008ea2 <__gethex+0x396>
 8008e6a:	3201      	adds	r2, #1
 8008e6c:	6002      	str	r2, [r0, #0]
 8008e6e:	2d02      	cmp	r5, #2
 8008e70:	f104 0314 	add.w	r3, r4, #20
 8008e74:	d13c      	bne.n	8008ef0 <__gethex+0x3e4>
 8008e76:	f8d8 2000 	ldr.w	r2, [r8]
 8008e7a:	3a01      	subs	r2, #1
 8008e7c:	42b2      	cmp	r2, r6
 8008e7e:	d109      	bne.n	8008e94 <__gethex+0x388>
 8008e80:	2201      	movs	r2, #1
 8008e82:	1171      	asrs	r1, r6, #5
 8008e84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e88:	f006 061f 	and.w	r6, r6, #31
 8008e8c:	fa02 f606 	lsl.w	r6, r2, r6
 8008e90:	421e      	tst	r6, r3
 8008e92:	d13a      	bne.n	8008f0a <__gethex+0x3fe>
 8008e94:	f045 0520 	orr.w	r5, r5, #32
 8008e98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e9a:	601c      	str	r4, [r3, #0]
 8008e9c:	9b02      	ldr	r3, [sp, #8]
 8008e9e:	601f      	str	r7, [r3, #0]
 8008ea0:	e6b0      	b.n	8008c04 <__gethex+0xf8>
 8008ea2:	4299      	cmp	r1, r3
 8008ea4:	f843 cc04 	str.w	ip, [r3, #-4]
 8008ea8:	d8d9      	bhi.n	8008e5e <__gethex+0x352>
 8008eaa:	68a3      	ldr	r3, [r4, #8]
 8008eac:	459b      	cmp	fp, r3
 8008eae:	db17      	blt.n	8008ee0 <__gethex+0x3d4>
 8008eb0:	6861      	ldr	r1, [r4, #4]
 8008eb2:	9801      	ldr	r0, [sp, #4]
 8008eb4:	3101      	adds	r1, #1
 8008eb6:	f7fd fca5 	bl	8006804 <_Balloc>
 8008eba:	4681      	mov	r9, r0
 8008ebc:	b918      	cbnz	r0, 8008ec6 <__gethex+0x3ba>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	2184      	movs	r1, #132	@ 0x84
 8008ec2:	4b19      	ldr	r3, [pc, #100]	@ (8008f28 <__gethex+0x41c>)
 8008ec4:	e6c5      	b.n	8008c52 <__gethex+0x146>
 8008ec6:	6922      	ldr	r2, [r4, #16]
 8008ec8:	f104 010c 	add.w	r1, r4, #12
 8008ecc:	3202      	adds	r2, #2
 8008ece:	0092      	lsls	r2, r2, #2
 8008ed0:	300c      	adds	r0, #12
 8008ed2:	f7fc fd2a 	bl	800592a <memcpy>
 8008ed6:	4621      	mov	r1, r4
 8008ed8:	9801      	ldr	r0, [sp, #4]
 8008eda:	f7fd fcd3 	bl	8006884 <_Bfree>
 8008ede:	464c      	mov	r4, r9
 8008ee0:	6923      	ldr	r3, [r4, #16]
 8008ee2:	1c5a      	adds	r2, r3, #1
 8008ee4:	6122      	str	r2, [r4, #16]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008eec:	615a      	str	r2, [r3, #20]
 8008eee:	e7be      	b.n	8008e6e <__gethex+0x362>
 8008ef0:	6922      	ldr	r2, [r4, #16]
 8008ef2:	455a      	cmp	r2, fp
 8008ef4:	dd0b      	ble.n	8008f0e <__gethex+0x402>
 8008ef6:	2101      	movs	r1, #1
 8008ef8:	4620      	mov	r0, r4
 8008efa:	f7ff fd9f 	bl	8008a3c <rshift>
 8008efe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f02:	3701      	adds	r7, #1
 8008f04:	42bb      	cmp	r3, r7
 8008f06:	f6ff aee0 	blt.w	8008cca <__gethex+0x1be>
 8008f0a:	2501      	movs	r5, #1
 8008f0c:	e7c2      	b.n	8008e94 <__gethex+0x388>
 8008f0e:	f016 061f 	ands.w	r6, r6, #31
 8008f12:	d0fa      	beq.n	8008f0a <__gethex+0x3fe>
 8008f14:	4453      	add	r3, sl
 8008f16:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008f1a:	f7fd fd65 	bl	80069e8 <__hi0bits>
 8008f1e:	f1c6 0620 	rsb	r6, r6, #32
 8008f22:	42b0      	cmp	r0, r6
 8008f24:	dbe7      	blt.n	8008ef6 <__gethex+0x3ea>
 8008f26:	e7f0      	b.n	8008f0a <__gethex+0x3fe>
 8008f28:	0800993d 	.word	0x0800993d

08008f2c <L_shift>:
 8008f2c:	f1c2 0208 	rsb	r2, r2, #8
 8008f30:	0092      	lsls	r2, r2, #2
 8008f32:	b570      	push	{r4, r5, r6, lr}
 8008f34:	f1c2 0620 	rsb	r6, r2, #32
 8008f38:	6843      	ldr	r3, [r0, #4]
 8008f3a:	6804      	ldr	r4, [r0, #0]
 8008f3c:	fa03 f506 	lsl.w	r5, r3, r6
 8008f40:	432c      	orrs	r4, r5
 8008f42:	40d3      	lsrs	r3, r2
 8008f44:	6004      	str	r4, [r0, #0]
 8008f46:	f840 3f04 	str.w	r3, [r0, #4]!
 8008f4a:	4288      	cmp	r0, r1
 8008f4c:	d3f4      	bcc.n	8008f38 <L_shift+0xc>
 8008f4e:	bd70      	pop	{r4, r5, r6, pc}

08008f50 <__match>:
 8008f50:	b530      	push	{r4, r5, lr}
 8008f52:	6803      	ldr	r3, [r0, #0]
 8008f54:	3301      	adds	r3, #1
 8008f56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f5a:	b914      	cbnz	r4, 8008f62 <__match+0x12>
 8008f5c:	6003      	str	r3, [r0, #0]
 8008f5e:	2001      	movs	r0, #1
 8008f60:	bd30      	pop	{r4, r5, pc}
 8008f62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f66:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008f6a:	2d19      	cmp	r5, #25
 8008f6c:	bf98      	it	ls
 8008f6e:	3220      	addls	r2, #32
 8008f70:	42a2      	cmp	r2, r4
 8008f72:	d0f0      	beq.n	8008f56 <__match+0x6>
 8008f74:	2000      	movs	r0, #0
 8008f76:	e7f3      	b.n	8008f60 <__match+0x10>

08008f78 <__hexnan>:
 8008f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f7c:	2500      	movs	r5, #0
 8008f7e:	680b      	ldr	r3, [r1, #0]
 8008f80:	4682      	mov	sl, r0
 8008f82:	115e      	asrs	r6, r3, #5
 8008f84:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f88:	f013 031f 	ands.w	r3, r3, #31
 8008f8c:	bf18      	it	ne
 8008f8e:	3604      	addne	r6, #4
 8008f90:	1f37      	subs	r7, r6, #4
 8008f92:	4690      	mov	r8, r2
 8008f94:	46b9      	mov	r9, r7
 8008f96:	463c      	mov	r4, r7
 8008f98:	46ab      	mov	fp, r5
 8008f9a:	b087      	sub	sp, #28
 8008f9c:	6801      	ldr	r1, [r0, #0]
 8008f9e:	9301      	str	r3, [sp, #4]
 8008fa0:	f846 5c04 	str.w	r5, [r6, #-4]
 8008fa4:	9502      	str	r5, [sp, #8]
 8008fa6:	784a      	ldrb	r2, [r1, #1]
 8008fa8:	1c4b      	adds	r3, r1, #1
 8008faa:	9303      	str	r3, [sp, #12]
 8008fac:	b342      	cbz	r2, 8009000 <__hexnan+0x88>
 8008fae:	4610      	mov	r0, r2
 8008fb0:	9105      	str	r1, [sp, #20]
 8008fb2:	9204      	str	r2, [sp, #16]
 8008fb4:	f7ff fd95 	bl	8008ae2 <__hexdig_fun>
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	d151      	bne.n	8009060 <__hexnan+0xe8>
 8008fbc:	9a04      	ldr	r2, [sp, #16]
 8008fbe:	9905      	ldr	r1, [sp, #20]
 8008fc0:	2a20      	cmp	r2, #32
 8008fc2:	d818      	bhi.n	8008ff6 <__hexnan+0x7e>
 8008fc4:	9b02      	ldr	r3, [sp, #8]
 8008fc6:	459b      	cmp	fp, r3
 8008fc8:	dd13      	ble.n	8008ff2 <__hexnan+0x7a>
 8008fca:	454c      	cmp	r4, r9
 8008fcc:	d206      	bcs.n	8008fdc <__hexnan+0x64>
 8008fce:	2d07      	cmp	r5, #7
 8008fd0:	dc04      	bgt.n	8008fdc <__hexnan+0x64>
 8008fd2:	462a      	mov	r2, r5
 8008fd4:	4649      	mov	r1, r9
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	f7ff ffa8 	bl	8008f2c <L_shift>
 8008fdc:	4544      	cmp	r4, r8
 8008fde:	d952      	bls.n	8009086 <__hexnan+0x10e>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	f1a4 0904 	sub.w	r9, r4, #4
 8008fe6:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fea:	461d      	mov	r5, r3
 8008fec:	464c      	mov	r4, r9
 8008fee:	f8cd b008 	str.w	fp, [sp, #8]
 8008ff2:	9903      	ldr	r1, [sp, #12]
 8008ff4:	e7d7      	b.n	8008fa6 <__hexnan+0x2e>
 8008ff6:	2a29      	cmp	r2, #41	@ 0x29
 8008ff8:	d157      	bne.n	80090aa <__hexnan+0x132>
 8008ffa:	3102      	adds	r1, #2
 8008ffc:	f8ca 1000 	str.w	r1, [sl]
 8009000:	f1bb 0f00 	cmp.w	fp, #0
 8009004:	d051      	beq.n	80090aa <__hexnan+0x132>
 8009006:	454c      	cmp	r4, r9
 8009008:	d206      	bcs.n	8009018 <__hexnan+0xa0>
 800900a:	2d07      	cmp	r5, #7
 800900c:	dc04      	bgt.n	8009018 <__hexnan+0xa0>
 800900e:	462a      	mov	r2, r5
 8009010:	4649      	mov	r1, r9
 8009012:	4620      	mov	r0, r4
 8009014:	f7ff ff8a 	bl	8008f2c <L_shift>
 8009018:	4544      	cmp	r4, r8
 800901a:	d936      	bls.n	800908a <__hexnan+0x112>
 800901c:	4623      	mov	r3, r4
 800901e:	f1a8 0204 	sub.w	r2, r8, #4
 8009022:	f853 1b04 	ldr.w	r1, [r3], #4
 8009026:	429f      	cmp	r7, r3
 8009028:	f842 1f04 	str.w	r1, [r2, #4]!
 800902c:	d2f9      	bcs.n	8009022 <__hexnan+0xaa>
 800902e:	1b3b      	subs	r3, r7, r4
 8009030:	f023 0303 	bic.w	r3, r3, #3
 8009034:	3304      	adds	r3, #4
 8009036:	3401      	adds	r4, #1
 8009038:	3e03      	subs	r6, #3
 800903a:	42b4      	cmp	r4, r6
 800903c:	bf88      	it	hi
 800903e:	2304      	movhi	r3, #4
 8009040:	2200      	movs	r2, #0
 8009042:	4443      	add	r3, r8
 8009044:	f843 2b04 	str.w	r2, [r3], #4
 8009048:	429f      	cmp	r7, r3
 800904a:	d2fb      	bcs.n	8009044 <__hexnan+0xcc>
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	b91b      	cbnz	r3, 8009058 <__hexnan+0xe0>
 8009050:	4547      	cmp	r7, r8
 8009052:	d128      	bne.n	80090a6 <__hexnan+0x12e>
 8009054:	2301      	movs	r3, #1
 8009056:	603b      	str	r3, [r7, #0]
 8009058:	2005      	movs	r0, #5
 800905a:	b007      	add	sp, #28
 800905c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009060:	3501      	adds	r5, #1
 8009062:	2d08      	cmp	r5, #8
 8009064:	f10b 0b01 	add.w	fp, fp, #1
 8009068:	dd06      	ble.n	8009078 <__hexnan+0x100>
 800906a:	4544      	cmp	r4, r8
 800906c:	d9c1      	bls.n	8008ff2 <__hexnan+0x7a>
 800906e:	2300      	movs	r3, #0
 8009070:	2501      	movs	r5, #1
 8009072:	f844 3c04 	str.w	r3, [r4, #-4]
 8009076:	3c04      	subs	r4, #4
 8009078:	6822      	ldr	r2, [r4, #0]
 800907a:	f000 000f 	and.w	r0, r0, #15
 800907e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009082:	6020      	str	r0, [r4, #0]
 8009084:	e7b5      	b.n	8008ff2 <__hexnan+0x7a>
 8009086:	2508      	movs	r5, #8
 8009088:	e7b3      	b.n	8008ff2 <__hexnan+0x7a>
 800908a:	9b01      	ldr	r3, [sp, #4]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d0dd      	beq.n	800904c <__hexnan+0xd4>
 8009090:	f04f 32ff 	mov.w	r2, #4294967295
 8009094:	f1c3 0320 	rsb	r3, r3, #32
 8009098:	40da      	lsrs	r2, r3
 800909a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800909e:	4013      	ands	r3, r2
 80090a0:	f846 3c04 	str.w	r3, [r6, #-4]
 80090a4:	e7d2      	b.n	800904c <__hexnan+0xd4>
 80090a6:	3f04      	subs	r7, #4
 80090a8:	e7d0      	b.n	800904c <__hexnan+0xd4>
 80090aa:	2004      	movs	r0, #4
 80090ac:	e7d5      	b.n	800905a <__hexnan+0xe2>

080090ae <__ascii_mbtowc>:
 80090ae:	b082      	sub	sp, #8
 80090b0:	b901      	cbnz	r1, 80090b4 <__ascii_mbtowc+0x6>
 80090b2:	a901      	add	r1, sp, #4
 80090b4:	b142      	cbz	r2, 80090c8 <__ascii_mbtowc+0x1a>
 80090b6:	b14b      	cbz	r3, 80090cc <__ascii_mbtowc+0x1e>
 80090b8:	7813      	ldrb	r3, [r2, #0]
 80090ba:	600b      	str	r3, [r1, #0]
 80090bc:	7812      	ldrb	r2, [r2, #0]
 80090be:	1e10      	subs	r0, r2, #0
 80090c0:	bf18      	it	ne
 80090c2:	2001      	movne	r0, #1
 80090c4:	b002      	add	sp, #8
 80090c6:	4770      	bx	lr
 80090c8:	4610      	mov	r0, r2
 80090ca:	e7fb      	b.n	80090c4 <__ascii_mbtowc+0x16>
 80090cc:	f06f 0001 	mvn.w	r0, #1
 80090d0:	e7f8      	b.n	80090c4 <__ascii_mbtowc+0x16>

080090d2 <_realloc_r>:
 80090d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090d6:	4607      	mov	r7, r0
 80090d8:	4614      	mov	r4, r2
 80090da:	460d      	mov	r5, r1
 80090dc:	b921      	cbnz	r1, 80090e8 <_realloc_r+0x16>
 80090de:	4611      	mov	r1, r2
 80090e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090e4:	f7fd bb02 	b.w	80066ec <_malloc_r>
 80090e8:	b92a      	cbnz	r2, 80090f6 <_realloc_r+0x24>
 80090ea:	f7fd fa8d 	bl	8006608 <_free_r>
 80090ee:	4625      	mov	r5, r4
 80090f0:	4628      	mov	r0, r5
 80090f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090f6:	f000 f8b2 	bl	800925e <_malloc_usable_size_r>
 80090fa:	4284      	cmp	r4, r0
 80090fc:	4606      	mov	r6, r0
 80090fe:	d802      	bhi.n	8009106 <_realloc_r+0x34>
 8009100:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009104:	d8f4      	bhi.n	80090f0 <_realloc_r+0x1e>
 8009106:	4621      	mov	r1, r4
 8009108:	4638      	mov	r0, r7
 800910a:	f7fd faef 	bl	80066ec <_malloc_r>
 800910e:	4680      	mov	r8, r0
 8009110:	b908      	cbnz	r0, 8009116 <_realloc_r+0x44>
 8009112:	4645      	mov	r5, r8
 8009114:	e7ec      	b.n	80090f0 <_realloc_r+0x1e>
 8009116:	42b4      	cmp	r4, r6
 8009118:	4622      	mov	r2, r4
 800911a:	4629      	mov	r1, r5
 800911c:	bf28      	it	cs
 800911e:	4632      	movcs	r2, r6
 8009120:	f7fc fc03 	bl	800592a <memcpy>
 8009124:	4629      	mov	r1, r5
 8009126:	4638      	mov	r0, r7
 8009128:	f7fd fa6e 	bl	8006608 <_free_r>
 800912c:	e7f1      	b.n	8009112 <_realloc_r+0x40>
	...

08009130 <_strtoul_l.isra.0>:
 8009130:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009134:	4686      	mov	lr, r0
 8009136:	460d      	mov	r5, r1
 8009138:	4e33      	ldr	r6, [pc, #204]	@ (8009208 <_strtoul_l.isra.0+0xd8>)
 800913a:	4628      	mov	r0, r5
 800913c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009140:	5d37      	ldrb	r7, [r6, r4]
 8009142:	f017 0708 	ands.w	r7, r7, #8
 8009146:	d1f8      	bne.n	800913a <_strtoul_l.isra.0+0xa>
 8009148:	2c2d      	cmp	r4, #45	@ 0x2d
 800914a:	d110      	bne.n	800916e <_strtoul_l.isra.0+0x3e>
 800914c:	2701      	movs	r7, #1
 800914e:	782c      	ldrb	r4, [r5, #0]
 8009150:	1c85      	adds	r5, r0, #2
 8009152:	f033 0010 	bics.w	r0, r3, #16
 8009156:	d115      	bne.n	8009184 <_strtoul_l.isra.0+0x54>
 8009158:	2c30      	cmp	r4, #48	@ 0x30
 800915a:	d10d      	bne.n	8009178 <_strtoul_l.isra.0+0x48>
 800915c:	7828      	ldrb	r0, [r5, #0]
 800915e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8009162:	2858      	cmp	r0, #88	@ 0x58
 8009164:	d108      	bne.n	8009178 <_strtoul_l.isra.0+0x48>
 8009166:	786c      	ldrb	r4, [r5, #1]
 8009168:	3502      	adds	r5, #2
 800916a:	2310      	movs	r3, #16
 800916c:	e00a      	b.n	8009184 <_strtoul_l.isra.0+0x54>
 800916e:	2c2b      	cmp	r4, #43	@ 0x2b
 8009170:	bf04      	itt	eq
 8009172:	782c      	ldrbeq	r4, [r5, #0]
 8009174:	1c85      	addeq	r5, r0, #2
 8009176:	e7ec      	b.n	8009152 <_strtoul_l.isra.0+0x22>
 8009178:	2b00      	cmp	r3, #0
 800917a:	d1f6      	bne.n	800916a <_strtoul_l.isra.0+0x3a>
 800917c:	2c30      	cmp	r4, #48	@ 0x30
 800917e:	bf14      	ite	ne
 8009180:	230a      	movne	r3, #10
 8009182:	2308      	moveq	r3, #8
 8009184:	f04f 38ff 	mov.w	r8, #4294967295
 8009188:	fbb8 f8f3 	udiv	r8, r8, r3
 800918c:	2600      	movs	r6, #0
 800918e:	fb03 f908 	mul.w	r9, r3, r8
 8009192:	4630      	mov	r0, r6
 8009194:	ea6f 0909 	mvn.w	r9, r9
 8009198:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800919c:	f1bc 0f09 	cmp.w	ip, #9
 80091a0:	d810      	bhi.n	80091c4 <_strtoul_l.isra.0+0x94>
 80091a2:	4664      	mov	r4, ip
 80091a4:	42a3      	cmp	r3, r4
 80091a6:	dd1e      	ble.n	80091e6 <_strtoul_l.isra.0+0xb6>
 80091a8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80091ac:	d007      	beq.n	80091be <_strtoul_l.isra.0+0x8e>
 80091ae:	4580      	cmp	r8, r0
 80091b0:	d316      	bcc.n	80091e0 <_strtoul_l.isra.0+0xb0>
 80091b2:	d101      	bne.n	80091b8 <_strtoul_l.isra.0+0x88>
 80091b4:	45a1      	cmp	r9, r4
 80091b6:	db13      	blt.n	80091e0 <_strtoul_l.isra.0+0xb0>
 80091b8:	2601      	movs	r6, #1
 80091ba:	fb00 4003 	mla	r0, r0, r3, r4
 80091be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80091c2:	e7e9      	b.n	8009198 <_strtoul_l.isra.0+0x68>
 80091c4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80091c8:	f1bc 0f19 	cmp.w	ip, #25
 80091cc:	d801      	bhi.n	80091d2 <_strtoul_l.isra.0+0xa2>
 80091ce:	3c37      	subs	r4, #55	@ 0x37
 80091d0:	e7e8      	b.n	80091a4 <_strtoul_l.isra.0+0x74>
 80091d2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80091d6:	f1bc 0f19 	cmp.w	ip, #25
 80091da:	d804      	bhi.n	80091e6 <_strtoul_l.isra.0+0xb6>
 80091dc:	3c57      	subs	r4, #87	@ 0x57
 80091de:	e7e1      	b.n	80091a4 <_strtoul_l.isra.0+0x74>
 80091e0:	f04f 36ff 	mov.w	r6, #4294967295
 80091e4:	e7eb      	b.n	80091be <_strtoul_l.isra.0+0x8e>
 80091e6:	1c73      	adds	r3, r6, #1
 80091e8:	d106      	bne.n	80091f8 <_strtoul_l.isra.0+0xc8>
 80091ea:	2322      	movs	r3, #34	@ 0x22
 80091ec:	4630      	mov	r0, r6
 80091ee:	f8ce 3000 	str.w	r3, [lr]
 80091f2:	b932      	cbnz	r2, 8009202 <_strtoul_l.isra.0+0xd2>
 80091f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091f8:	b107      	cbz	r7, 80091fc <_strtoul_l.isra.0+0xcc>
 80091fa:	4240      	negs	r0, r0
 80091fc:	2a00      	cmp	r2, #0
 80091fe:	d0f9      	beq.n	80091f4 <_strtoul_l.isra.0+0xc4>
 8009200:	b106      	cbz	r6, 8009204 <_strtoul_l.isra.0+0xd4>
 8009202:	1e69      	subs	r1, r5, #1
 8009204:	6011      	str	r1, [r2, #0]
 8009206:	e7f5      	b.n	80091f4 <_strtoul_l.isra.0+0xc4>
 8009208:	08009bc9 	.word	0x08009bc9

0800920c <_strtoul_r>:
 800920c:	f7ff bf90 	b.w	8009130 <_strtoul_l.isra.0>

08009210 <__ascii_wctomb>:
 8009210:	4603      	mov	r3, r0
 8009212:	4608      	mov	r0, r1
 8009214:	b141      	cbz	r1, 8009228 <__ascii_wctomb+0x18>
 8009216:	2aff      	cmp	r2, #255	@ 0xff
 8009218:	d904      	bls.n	8009224 <__ascii_wctomb+0x14>
 800921a:	228a      	movs	r2, #138	@ 0x8a
 800921c:	f04f 30ff 	mov.w	r0, #4294967295
 8009220:	601a      	str	r2, [r3, #0]
 8009222:	4770      	bx	lr
 8009224:	2001      	movs	r0, #1
 8009226:	700a      	strb	r2, [r1, #0]
 8009228:	4770      	bx	lr
	...

0800922c <fiprintf>:
 800922c:	b40e      	push	{r1, r2, r3}
 800922e:	b503      	push	{r0, r1, lr}
 8009230:	4601      	mov	r1, r0
 8009232:	ab03      	add	r3, sp, #12
 8009234:	4805      	ldr	r0, [pc, #20]	@ (800924c <fiprintf+0x20>)
 8009236:	f853 2b04 	ldr.w	r2, [r3], #4
 800923a:	6800      	ldr	r0, [r0, #0]
 800923c:	9301      	str	r3, [sp, #4]
 800923e:	f000 f83d 	bl	80092bc <_vfiprintf_r>
 8009242:	b002      	add	sp, #8
 8009244:	f85d eb04 	ldr.w	lr, [sp], #4
 8009248:	b003      	add	sp, #12
 800924a:	4770      	bx	lr
 800924c:	20000030 	.word	0x20000030

08009250 <abort>:
 8009250:	2006      	movs	r0, #6
 8009252:	b508      	push	{r3, lr}
 8009254:	f000 fa06 	bl	8009664 <raise>
 8009258:	2001      	movs	r0, #1
 800925a:	f7f9 fb5a 	bl	8002912 <_exit>

0800925e <_malloc_usable_size_r>:
 800925e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009262:	1f18      	subs	r0, r3, #4
 8009264:	2b00      	cmp	r3, #0
 8009266:	bfbc      	itt	lt
 8009268:	580b      	ldrlt	r3, [r1, r0]
 800926a:	18c0      	addlt	r0, r0, r3
 800926c:	4770      	bx	lr

0800926e <__sfputc_r>:
 800926e:	6893      	ldr	r3, [r2, #8]
 8009270:	b410      	push	{r4}
 8009272:	3b01      	subs	r3, #1
 8009274:	2b00      	cmp	r3, #0
 8009276:	6093      	str	r3, [r2, #8]
 8009278:	da07      	bge.n	800928a <__sfputc_r+0x1c>
 800927a:	6994      	ldr	r4, [r2, #24]
 800927c:	42a3      	cmp	r3, r4
 800927e:	db01      	blt.n	8009284 <__sfputc_r+0x16>
 8009280:	290a      	cmp	r1, #10
 8009282:	d102      	bne.n	800928a <__sfputc_r+0x1c>
 8009284:	bc10      	pop	{r4}
 8009286:	f000 b931 	b.w	80094ec <__swbuf_r>
 800928a:	6813      	ldr	r3, [r2, #0]
 800928c:	1c58      	adds	r0, r3, #1
 800928e:	6010      	str	r0, [r2, #0]
 8009290:	7019      	strb	r1, [r3, #0]
 8009292:	4608      	mov	r0, r1
 8009294:	bc10      	pop	{r4}
 8009296:	4770      	bx	lr

08009298 <__sfputs_r>:
 8009298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800929a:	4606      	mov	r6, r0
 800929c:	460f      	mov	r7, r1
 800929e:	4614      	mov	r4, r2
 80092a0:	18d5      	adds	r5, r2, r3
 80092a2:	42ac      	cmp	r4, r5
 80092a4:	d101      	bne.n	80092aa <__sfputs_r+0x12>
 80092a6:	2000      	movs	r0, #0
 80092a8:	e007      	b.n	80092ba <__sfputs_r+0x22>
 80092aa:	463a      	mov	r2, r7
 80092ac:	4630      	mov	r0, r6
 80092ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092b2:	f7ff ffdc 	bl	800926e <__sfputc_r>
 80092b6:	1c43      	adds	r3, r0, #1
 80092b8:	d1f3      	bne.n	80092a2 <__sfputs_r+0xa>
 80092ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080092bc <_vfiprintf_r>:
 80092bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092c0:	460d      	mov	r5, r1
 80092c2:	4614      	mov	r4, r2
 80092c4:	4698      	mov	r8, r3
 80092c6:	4606      	mov	r6, r0
 80092c8:	b09d      	sub	sp, #116	@ 0x74
 80092ca:	b118      	cbz	r0, 80092d4 <_vfiprintf_r+0x18>
 80092cc:	6a03      	ldr	r3, [r0, #32]
 80092ce:	b90b      	cbnz	r3, 80092d4 <_vfiprintf_r+0x18>
 80092d0:	f7fc f99e 	bl	8005610 <__sinit>
 80092d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092d6:	07d9      	lsls	r1, r3, #31
 80092d8:	d405      	bmi.n	80092e6 <_vfiprintf_r+0x2a>
 80092da:	89ab      	ldrh	r3, [r5, #12]
 80092dc:	059a      	lsls	r2, r3, #22
 80092de:	d402      	bmi.n	80092e6 <_vfiprintf_r+0x2a>
 80092e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092e2:	f7fc fb12 	bl	800590a <__retarget_lock_acquire_recursive>
 80092e6:	89ab      	ldrh	r3, [r5, #12]
 80092e8:	071b      	lsls	r3, r3, #28
 80092ea:	d501      	bpl.n	80092f0 <_vfiprintf_r+0x34>
 80092ec:	692b      	ldr	r3, [r5, #16]
 80092ee:	b99b      	cbnz	r3, 8009318 <_vfiprintf_r+0x5c>
 80092f0:	4629      	mov	r1, r5
 80092f2:	4630      	mov	r0, r6
 80092f4:	f000 f938 	bl	8009568 <__swsetup_r>
 80092f8:	b170      	cbz	r0, 8009318 <_vfiprintf_r+0x5c>
 80092fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092fc:	07dc      	lsls	r4, r3, #31
 80092fe:	d504      	bpl.n	800930a <_vfiprintf_r+0x4e>
 8009300:	f04f 30ff 	mov.w	r0, #4294967295
 8009304:	b01d      	add	sp, #116	@ 0x74
 8009306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800930a:	89ab      	ldrh	r3, [r5, #12]
 800930c:	0598      	lsls	r0, r3, #22
 800930e:	d4f7      	bmi.n	8009300 <_vfiprintf_r+0x44>
 8009310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009312:	f7fc fafb 	bl	800590c <__retarget_lock_release_recursive>
 8009316:	e7f3      	b.n	8009300 <_vfiprintf_r+0x44>
 8009318:	2300      	movs	r3, #0
 800931a:	9309      	str	r3, [sp, #36]	@ 0x24
 800931c:	2320      	movs	r3, #32
 800931e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009322:	2330      	movs	r3, #48	@ 0x30
 8009324:	f04f 0901 	mov.w	r9, #1
 8009328:	f8cd 800c 	str.w	r8, [sp, #12]
 800932c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80094d8 <_vfiprintf_r+0x21c>
 8009330:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009334:	4623      	mov	r3, r4
 8009336:	469a      	mov	sl, r3
 8009338:	f813 2b01 	ldrb.w	r2, [r3], #1
 800933c:	b10a      	cbz	r2, 8009342 <_vfiprintf_r+0x86>
 800933e:	2a25      	cmp	r2, #37	@ 0x25
 8009340:	d1f9      	bne.n	8009336 <_vfiprintf_r+0x7a>
 8009342:	ebba 0b04 	subs.w	fp, sl, r4
 8009346:	d00b      	beq.n	8009360 <_vfiprintf_r+0xa4>
 8009348:	465b      	mov	r3, fp
 800934a:	4622      	mov	r2, r4
 800934c:	4629      	mov	r1, r5
 800934e:	4630      	mov	r0, r6
 8009350:	f7ff ffa2 	bl	8009298 <__sfputs_r>
 8009354:	3001      	adds	r0, #1
 8009356:	f000 80a7 	beq.w	80094a8 <_vfiprintf_r+0x1ec>
 800935a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800935c:	445a      	add	r2, fp
 800935e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009360:	f89a 3000 	ldrb.w	r3, [sl]
 8009364:	2b00      	cmp	r3, #0
 8009366:	f000 809f 	beq.w	80094a8 <_vfiprintf_r+0x1ec>
 800936a:	2300      	movs	r3, #0
 800936c:	f04f 32ff 	mov.w	r2, #4294967295
 8009370:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009374:	f10a 0a01 	add.w	sl, sl, #1
 8009378:	9304      	str	r3, [sp, #16]
 800937a:	9307      	str	r3, [sp, #28]
 800937c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009380:	931a      	str	r3, [sp, #104]	@ 0x68
 8009382:	4654      	mov	r4, sl
 8009384:	2205      	movs	r2, #5
 8009386:	f814 1b01 	ldrb.w	r1, [r4], #1
 800938a:	4853      	ldr	r0, [pc, #332]	@ (80094d8 <_vfiprintf_r+0x21c>)
 800938c:	f7fc fabf 	bl	800590e <memchr>
 8009390:	9a04      	ldr	r2, [sp, #16]
 8009392:	b9d8      	cbnz	r0, 80093cc <_vfiprintf_r+0x110>
 8009394:	06d1      	lsls	r1, r2, #27
 8009396:	bf44      	itt	mi
 8009398:	2320      	movmi	r3, #32
 800939a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800939e:	0713      	lsls	r3, r2, #28
 80093a0:	bf44      	itt	mi
 80093a2:	232b      	movmi	r3, #43	@ 0x2b
 80093a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093a8:	f89a 3000 	ldrb.w	r3, [sl]
 80093ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80093ae:	d015      	beq.n	80093dc <_vfiprintf_r+0x120>
 80093b0:	4654      	mov	r4, sl
 80093b2:	2000      	movs	r0, #0
 80093b4:	f04f 0c0a 	mov.w	ip, #10
 80093b8:	9a07      	ldr	r2, [sp, #28]
 80093ba:	4621      	mov	r1, r4
 80093bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093c0:	3b30      	subs	r3, #48	@ 0x30
 80093c2:	2b09      	cmp	r3, #9
 80093c4:	d94b      	bls.n	800945e <_vfiprintf_r+0x1a2>
 80093c6:	b1b0      	cbz	r0, 80093f6 <_vfiprintf_r+0x13a>
 80093c8:	9207      	str	r2, [sp, #28]
 80093ca:	e014      	b.n	80093f6 <_vfiprintf_r+0x13a>
 80093cc:	eba0 0308 	sub.w	r3, r0, r8
 80093d0:	fa09 f303 	lsl.w	r3, r9, r3
 80093d4:	4313      	orrs	r3, r2
 80093d6:	46a2      	mov	sl, r4
 80093d8:	9304      	str	r3, [sp, #16]
 80093da:	e7d2      	b.n	8009382 <_vfiprintf_r+0xc6>
 80093dc:	9b03      	ldr	r3, [sp, #12]
 80093de:	1d19      	adds	r1, r3, #4
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	9103      	str	r1, [sp, #12]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	bfbb      	ittet	lt
 80093e8:	425b      	neglt	r3, r3
 80093ea:	f042 0202 	orrlt.w	r2, r2, #2
 80093ee:	9307      	strge	r3, [sp, #28]
 80093f0:	9307      	strlt	r3, [sp, #28]
 80093f2:	bfb8      	it	lt
 80093f4:	9204      	strlt	r2, [sp, #16]
 80093f6:	7823      	ldrb	r3, [r4, #0]
 80093f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80093fa:	d10a      	bne.n	8009412 <_vfiprintf_r+0x156>
 80093fc:	7863      	ldrb	r3, [r4, #1]
 80093fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009400:	d132      	bne.n	8009468 <_vfiprintf_r+0x1ac>
 8009402:	9b03      	ldr	r3, [sp, #12]
 8009404:	3402      	adds	r4, #2
 8009406:	1d1a      	adds	r2, r3, #4
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	9203      	str	r2, [sp, #12]
 800940c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009410:	9305      	str	r3, [sp, #20]
 8009412:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80094dc <_vfiprintf_r+0x220>
 8009416:	2203      	movs	r2, #3
 8009418:	4650      	mov	r0, sl
 800941a:	7821      	ldrb	r1, [r4, #0]
 800941c:	f7fc fa77 	bl	800590e <memchr>
 8009420:	b138      	cbz	r0, 8009432 <_vfiprintf_r+0x176>
 8009422:	2240      	movs	r2, #64	@ 0x40
 8009424:	9b04      	ldr	r3, [sp, #16]
 8009426:	eba0 000a 	sub.w	r0, r0, sl
 800942a:	4082      	lsls	r2, r0
 800942c:	4313      	orrs	r3, r2
 800942e:	3401      	adds	r4, #1
 8009430:	9304      	str	r3, [sp, #16]
 8009432:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009436:	2206      	movs	r2, #6
 8009438:	4829      	ldr	r0, [pc, #164]	@ (80094e0 <_vfiprintf_r+0x224>)
 800943a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800943e:	f7fc fa66 	bl	800590e <memchr>
 8009442:	2800      	cmp	r0, #0
 8009444:	d03f      	beq.n	80094c6 <_vfiprintf_r+0x20a>
 8009446:	4b27      	ldr	r3, [pc, #156]	@ (80094e4 <_vfiprintf_r+0x228>)
 8009448:	bb1b      	cbnz	r3, 8009492 <_vfiprintf_r+0x1d6>
 800944a:	9b03      	ldr	r3, [sp, #12]
 800944c:	3307      	adds	r3, #7
 800944e:	f023 0307 	bic.w	r3, r3, #7
 8009452:	3308      	adds	r3, #8
 8009454:	9303      	str	r3, [sp, #12]
 8009456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009458:	443b      	add	r3, r7
 800945a:	9309      	str	r3, [sp, #36]	@ 0x24
 800945c:	e76a      	b.n	8009334 <_vfiprintf_r+0x78>
 800945e:	460c      	mov	r4, r1
 8009460:	2001      	movs	r0, #1
 8009462:	fb0c 3202 	mla	r2, ip, r2, r3
 8009466:	e7a8      	b.n	80093ba <_vfiprintf_r+0xfe>
 8009468:	2300      	movs	r3, #0
 800946a:	f04f 0c0a 	mov.w	ip, #10
 800946e:	4619      	mov	r1, r3
 8009470:	3401      	adds	r4, #1
 8009472:	9305      	str	r3, [sp, #20]
 8009474:	4620      	mov	r0, r4
 8009476:	f810 2b01 	ldrb.w	r2, [r0], #1
 800947a:	3a30      	subs	r2, #48	@ 0x30
 800947c:	2a09      	cmp	r2, #9
 800947e:	d903      	bls.n	8009488 <_vfiprintf_r+0x1cc>
 8009480:	2b00      	cmp	r3, #0
 8009482:	d0c6      	beq.n	8009412 <_vfiprintf_r+0x156>
 8009484:	9105      	str	r1, [sp, #20]
 8009486:	e7c4      	b.n	8009412 <_vfiprintf_r+0x156>
 8009488:	4604      	mov	r4, r0
 800948a:	2301      	movs	r3, #1
 800948c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009490:	e7f0      	b.n	8009474 <_vfiprintf_r+0x1b8>
 8009492:	ab03      	add	r3, sp, #12
 8009494:	9300      	str	r3, [sp, #0]
 8009496:	462a      	mov	r2, r5
 8009498:	4630      	mov	r0, r6
 800949a:	4b13      	ldr	r3, [pc, #76]	@ (80094e8 <_vfiprintf_r+0x22c>)
 800949c:	a904      	add	r1, sp, #16
 800949e:	f7fb fa65 	bl	800496c <_printf_float>
 80094a2:	4607      	mov	r7, r0
 80094a4:	1c78      	adds	r0, r7, #1
 80094a6:	d1d6      	bne.n	8009456 <_vfiprintf_r+0x19a>
 80094a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094aa:	07d9      	lsls	r1, r3, #31
 80094ac:	d405      	bmi.n	80094ba <_vfiprintf_r+0x1fe>
 80094ae:	89ab      	ldrh	r3, [r5, #12]
 80094b0:	059a      	lsls	r2, r3, #22
 80094b2:	d402      	bmi.n	80094ba <_vfiprintf_r+0x1fe>
 80094b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094b6:	f7fc fa29 	bl	800590c <__retarget_lock_release_recursive>
 80094ba:	89ab      	ldrh	r3, [r5, #12]
 80094bc:	065b      	lsls	r3, r3, #25
 80094be:	f53f af1f 	bmi.w	8009300 <_vfiprintf_r+0x44>
 80094c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80094c4:	e71e      	b.n	8009304 <_vfiprintf_r+0x48>
 80094c6:	ab03      	add	r3, sp, #12
 80094c8:	9300      	str	r3, [sp, #0]
 80094ca:	462a      	mov	r2, r5
 80094cc:	4630      	mov	r0, r6
 80094ce:	4b06      	ldr	r3, [pc, #24]	@ (80094e8 <_vfiprintf_r+0x22c>)
 80094d0:	a904      	add	r1, sp, #16
 80094d2:	f7fb fce9 	bl	8004ea8 <_printf_i>
 80094d6:	e7e4      	b.n	80094a2 <_vfiprintf_r+0x1e6>
 80094d8:	080099a9 	.word	0x080099a9
 80094dc:	080099af 	.word	0x080099af
 80094e0:	080099b3 	.word	0x080099b3
 80094e4:	0800496d 	.word	0x0800496d
 80094e8:	08009299 	.word	0x08009299

080094ec <__swbuf_r>:
 80094ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ee:	460e      	mov	r6, r1
 80094f0:	4614      	mov	r4, r2
 80094f2:	4605      	mov	r5, r0
 80094f4:	b118      	cbz	r0, 80094fe <__swbuf_r+0x12>
 80094f6:	6a03      	ldr	r3, [r0, #32]
 80094f8:	b90b      	cbnz	r3, 80094fe <__swbuf_r+0x12>
 80094fa:	f7fc f889 	bl	8005610 <__sinit>
 80094fe:	69a3      	ldr	r3, [r4, #24]
 8009500:	60a3      	str	r3, [r4, #8]
 8009502:	89a3      	ldrh	r3, [r4, #12]
 8009504:	071a      	lsls	r2, r3, #28
 8009506:	d501      	bpl.n	800950c <__swbuf_r+0x20>
 8009508:	6923      	ldr	r3, [r4, #16]
 800950a:	b943      	cbnz	r3, 800951e <__swbuf_r+0x32>
 800950c:	4621      	mov	r1, r4
 800950e:	4628      	mov	r0, r5
 8009510:	f000 f82a 	bl	8009568 <__swsetup_r>
 8009514:	b118      	cbz	r0, 800951e <__swbuf_r+0x32>
 8009516:	f04f 37ff 	mov.w	r7, #4294967295
 800951a:	4638      	mov	r0, r7
 800951c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800951e:	6823      	ldr	r3, [r4, #0]
 8009520:	6922      	ldr	r2, [r4, #16]
 8009522:	b2f6      	uxtb	r6, r6
 8009524:	1a98      	subs	r0, r3, r2
 8009526:	6963      	ldr	r3, [r4, #20]
 8009528:	4637      	mov	r7, r6
 800952a:	4283      	cmp	r3, r0
 800952c:	dc05      	bgt.n	800953a <__swbuf_r+0x4e>
 800952e:	4621      	mov	r1, r4
 8009530:	4628      	mov	r0, r5
 8009532:	f7ff f975 	bl	8008820 <_fflush_r>
 8009536:	2800      	cmp	r0, #0
 8009538:	d1ed      	bne.n	8009516 <__swbuf_r+0x2a>
 800953a:	68a3      	ldr	r3, [r4, #8]
 800953c:	3b01      	subs	r3, #1
 800953e:	60a3      	str	r3, [r4, #8]
 8009540:	6823      	ldr	r3, [r4, #0]
 8009542:	1c5a      	adds	r2, r3, #1
 8009544:	6022      	str	r2, [r4, #0]
 8009546:	701e      	strb	r6, [r3, #0]
 8009548:	6962      	ldr	r2, [r4, #20]
 800954a:	1c43      	adds	r3, r0, #1
 800954c:	429a      	cmp	r2, r3
 800954e:	d004      	beq.n	800955a <__swbuf_r+0x6e>
 8009550:	89a3      	ldrh	r3, [r4, #12]
 8009552:	07db      	lsls	r3, r3, #31
 8009554:	d5e1      	bpl.n	800951a <__swbuf_r+0x2e>
 8009556:	2e0a      	cmp	r6, #10
 8009558:	d1df      	bne.n	800951a <__swbuf_r+0x2e>
 800955a:	4621      	mov	r1, r4
 800955c:	4628      	mov	r0, r5
 800955e:	f7ff f95f 	bl	8008820 <_fflush_r>
 8009562:	2800      	cmp	r0, #0
 8009564:	d0d9      	beq.n	800951a <__swbuf_r+0x2e>
 8009566:	e7d6      	b.n	8009516 <__swbuf_r+0x2a>

08009568 <__swsetup_r>:
 8009568:	b538      	push	{r3, r4, r5, lr}
 800956a:	4b29      	ldr	r3, [pc, #164]	@ (8009610 <__swsetup_r+0xa8>)
 800956c:	4605      	mov	r5, r0
 800956e:	6818      	ldr	r0, [r3, #0]
 8009570:	460c      	mov	r4, r1
 8009572:	b118      	cbz	r0, 800957c <__swsetup_r+0x14>
 8009574:	6a03      	ldr	r3, [r0, #32]
 8009576:	b90b      	cbnz	r3, 800957c <__swsetup_r+0x14>
 8009578:	f7fc f84a 	bl	8005610 <__sinit>
 800957c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009580:	0719      	lsls	r1, r3, #28
 8009582:	d422      	bmi.n	80095ca <__swsetup_r+0x62>
 8009584:	06da      	lsls	r2, r3, #27
 8009586:	d407      	bmi.n	8009598 <__swsetup_r+0x30>
 8009588:	2209      	movs	r2, #9
 800958a:	602a      	str	r2, [r5, #0]
 800958c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009590:	f04f 30ff 	mov.w	r0, #4294967295
 8009594:	81a3      	strh	r3, [r4, #12]
 8009596:	e033      	b.n	8009600 <__swsetup_r+0x98>
 8009598:	0758      	lsls	r0, r3, #29
 800959a:	d512      	bpl.n	80095c2 <__swsetup_r+0x5a>
 800959c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800959e:	b141      	cbz	r1, 80095b2 <__swsetup_r+0x4a>
 80095a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095a4:	4299      	cmp	r1, r3
 80095a6:	d002      	beq.n	80095ae <__swsetup_r+0x46>
 80095a8:	4628      	mov	r0, r5
 80095aa:	f7fd f82d 	bl	8006608 <_free_r>
 80095ae:	2300      	movs	r3, #0
 80095b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80095b2:	89a3      	ldrh	r3, [r4, #12]
 80095b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80095b8:	81a3      	strh	r3, [r4, #12]
 80095ba:	2300      	movs	r3, #0
 80095bc:	6063      	str	r3, [r4, #4]
 80095be:	6923      	ldr	r3, [r4, #16]
 80095c0:	6023      	str	r3, [r4, #0]
 80095c2:	89a3      	ldrh	r3, [r4, #12]
 80095c4:	f043 0308 	orr.w	r3, r3, #8
 80095c8:	81a3      	strh	r3, [r4, #12]
 80095ca:	6923      	ldr	r3, [r4, #16]
 80095cc:	b94b      	cbnz	r3, 80095e2 <__swsetup_r+0x7a>
 80095ce:	89a3      	ldrh	r3, [r4, #12]
 80095d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80095d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095d8:	d003      	beq.n	80095e2 <__swsetup_r+0x7a>
 80095da:	4621      	mov	r1, r4
 80095dc:	4628      	mov	r0, r5
 80095de:	f000 f882 	bl	80096e6 <__smakebuf_r>
 80095e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095e6:	f013 0201 	ands.w	r2, r3, #1
 80095ea:	d00a      	beq.n	8009602 <__swsetup_r+0x9a>
 80095ec:	2200      	movs	r2, #0
 80095ee:	60a2      	str	r2, [r4, #8]
 80095f0:	6962      	ldr	r2, [r4, #20]
 80095f2:	4252      	negs	r2, r2
 80095f4:	61a2      	str	r2, [r4, #24]
 80095f6:	6922      	ldr	r2, [r4, #16]
 80095f8:	b942      	cbnz	r2, 800960c <__swsetup_r+0xa4>
 80095fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80095fe:	d1c5      	bne.n	800958c <__swsetup_r+0x24>
 8009600:	bd38      	pop	{r3, r4, r5, pc}
 8009602:	0799      	lsls	r1, r3, #30
 8009604:	bf58      	it	pl
 8009606:	6962      	ldrpl	r2, [r4, #20]
 8009608:	60a2      	str	r2, [r4, #8]
 800960a:	e7f4      	b.n	80095f6 <__swsetup_r+0x8e>
 800960c:	2000      	movs	r0, #0
 800960e:	e7f7      	b.n	8009600 <__swsetup_r+0x98>
 8009610:	20000030 	.word	0x20000030

08009614 <_raise_r>:
 8009614:	291f      	cmp	r1, #31
 8009616:	b538      	push	{r3, r4, r5, lr}
 8009618:	4605      	mov	r5, r0
 800961a:	460c      	mov	r4, r1
 800961c:	d904      	bls.n	8009628 <_raise_r+0x14>
 800961e:	2316      	movs	r3, #22
 8009620:	6003      	str	r3, [r0, #0]
 8009622:	f04f 30ff 	mov.w	r0, #4294967295
 8009626:	bd38      	pop	{r3, r4, r5, pc}
 8009628:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800962a:	b112      	cbz	r2, 8009632 <_raise_r+0x1e>
 800962c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009630:	b94b      	cbnz	r3, 8009646 <_raise_r+0x32>
 8009632:	4628      	mov	r0, r5
 8009634:	f000 f830 	bl	8009698 <_getpid_r>
 8009638:	4622      	mov	r2, r4
 800963a:	4601      	mov	r1, r0
 800963c:	4628      	mov	r0, r5
 800963e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009642:	f000 b817 	b.w	8009674 <_kill_r>
 8009646:	2b01      	cmp	r3, #1
 8009648:	d00a      	beq.n	8009660 <_raise_r+0x4c>
 800964a:	1c59      	adds	r1, r3, #1
 800964c:	d103      	bne.n	8009656 <_raise_r+0x42>
 800964e:	2316      	movs	r3, #22
 8009650:	6003      	str	r3, [r0, #0]
 8009652:	2001      	movs	r0, #1
 8009654:	e7e7      	b.n	8009626 <_raise_r+0x12>
 8009656:	2100      	movs	r1, #0
 8009658:	4620      	mov	r0, r4
 800965a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800965e:	4798      	blx	r3
 8009660:	2000      	movs	r0, #0
 8009662:	e7e0      	b.n	8009626 <_raise_r+0x12>

08009664 <raise>:
 8009664:	4b02      	ldr	r3, [pc, #8]	@ (8009670 <raise+0xc>)
 8009666:	4601      	mov	r1, r0
 8009668:	6818      	ldr	r0, [r3, #0]
 800966a:	f7ff bfd3 	b.w	8009614 <_raise_r>
 800966e:	bf00      	nop
 8009670:	20000030 	.word	0x20000030

08009674 <_kill_r>:
 8009674:	b538      	push	{r3, r4, r5, lr}
 8009676:	2300      	movs	r3, #0
 8009678:	4d06      	ldr	r5, [pc, #24]	@ (8009694 <_kill_r+0x20>)
 800967a:	4604      	mov	r4, r0
 800967c:	4608      	mov	r0, r1
 800967e:	4611      	mov	r1, r2
 8009680:	602b      	str	r3, [r5, #0]
 8009682:	f7f9 f936 	bl	80028f2 <_kill>
 8009686:	1c43      	adds	r3, r0, #1
 8009688:	d102      	bne.n	8009690 <_kill_r+0x1c>
 800968a:	682b      	ldr	r3, [r5, #0]
 800968c:	b103      	cbz	r3, 8009690 <_kill_r+0x1c>
 800968e:	6023      	str	r3, [r4, #0]
 8009690:	bd38      	pop	{r3, r4, r5, pc}
 8009692:	bf00      	nop
 8009694:	200006ec 	.word	0x200006ec

08009698 <_getpid_r>:
 8009698:	f7f9 b924 	b.w	80028e4 <_getpid>

0800969c <__swhatbuf_r>:
 800969c:	b570      	push	{r4, r5, r6, lr}
 800969e:	460c      	mov	r4, r1
 80096a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a4:	4615      	mov	r5, r2
 80096a6:	2900      	cmp	r1, #0
 80096a8:	461e      	mov	r6, r3
 80096aa:	b096      	sub	sp, #88	@ 0x58
 80096ac:	da0c      	bge.n	80096c8 <__swhatbuf_r+0x2c>
 80096ae:	89a3      	ldrh	r3, [r4, #12]
 80096b0:	2100      	movs	r1, #0
 80096b2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80096b6:	bf14      	ite	ne
 80096b8:	2340      	movne	r3, #64	@ 0x40
 80096ba:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80096be:	2000      	movs	r0, #0
 80096c0:	6031      	str	r1, [r6, #0]
 80096c2:	602b      	str	r3, [r5, #0]
 80096c4:	b016      	add	sp, #88	@ 0x58
 80096c6:	bd70      	pop	{r4, r5, r6, pc}
 80096c8:	466a      	mov	r2, sp
 80096ca:	f000 f849 	bl	8009760 <_fstat_r>
 80096ce:	2800      	cmp	r0, #0
 80096d0:	dbed      	blt.n	80096ae <__swhatbuf_r+0x12>
 80096d2:	9901      	ldr	r1, [sp, #4]
 80096d4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80096d8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80096dc:	4259      	negs	r1, r3
 80096de:	4159      	adcs	r1, r3
 80096e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096e4:	e7eb      	b.n	80096be <__swhatbuf_r+0x22>

080096e6 <__smakebuf_r>:
 80096e6:	898b      	ldrh	r3, [r1, #12]
 80096e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096ea:	079d      	lsls	r5, r3, #30
 80096ec:	4606      	mov	r6, r0
 80096ee:	460c      	mov	r4, r1
 80096f0:	d507      	bpl.n	8009702 <__smakebuf_r+0x1c>
 80096f2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80096f6:	6023      	str	r3, [r4, #0]
 80096f8:	6123      	str	r3, [r4, #16]
 80096fa:	2301      	movs	r3, #1
 80096fc:	6163      	str	r3, [r4, #20]
 80096fe:	b003      	add	sp, #12
 8009700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009702:	466a      	mov	r2, sp
 8009704:	ab01      	add	r3, sp, #4
 8009706:	f7ff ffc9 	bl	800969c <__swhatbuf_r>
 800970a:	9f00      	ldr	r7, [sp, #0]
 800970c:	4605      	mov	r5, r0
 800970e:	4639      	mov	r1, r7
 8009710:	4630      	mov	r0, r6
 8009712:	f7fc ffeb 	bl	80066ec <_malloc_r>
 8009716:	b948      	cbnz	r0, 800972c <__smakebuf_r+0x46>
 8009718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800971c:	059a      	lsls	r2, r3, #22
 800971e:	d4ee      	bmi.n	80096fe <__smakebuf_r+0x18>
 8009720:	f023 0303 	bic.w	r3, r3, #3
 8009724:	f043 0302 	orr.w	r3, r3, #2
 8009728:	81a3      	strh	r3, [r4, #12]
 800972a:	e7e2      	b.n	80096f2 <__smakebuf_r+0xc>
 800972c:	89a3      	ldrh	r3, [r4, #12]
 800972e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009736:	81a3      	strh	r3, [r4, #12]
 8009738:	9b01      	ldr	r3, [sp, #4]
 800973a:	6020      	str	r0, [r4, #0]
 800973c:	b15b      	cbz	r3, 8009756 <__smakebuf_r+0x70>
 800973e:	4630      	mov	r0, r6
 8009740:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009744:	f000 f81e 	bl	8009784 <_isatty_r>
 8009748:	b128      	cbz	r0, 8009756 <__smakebuf_r+0x70>
 800974a:	89a3      	ldrh	r3, [r4, #12]
 800974c:	f023 0303 	bic.w	r3, r3, #3
 8009750:	f043 0301 	orr.w	r3, r3, #1
 8009754:	81a3      	strh	r3, [r4, #12]
 8009756:	89a3      	ldrh	r3, [r4, #12]
 8009758:	431d      	orrs	r5, r3
 800975a:	81a5      	strh	r5, [r4, #12]
 800975c:	e7cf      	b.n	80096fe <__smakebuf_r+0x18>
	...

08009760 <_fstat_r>:
 8009760:	b538      	push	{r3, r4, r5, lr}
 8009762:	2300      	movs	r3, #0
 8009764:	4d06      	ldr	r5, [pc, #24]	@ (8009780 <_fstat_r+0x20>)
 8009766:	4604      	mov	r4, r0
 8009768:	4608      	mov	r0, r1
 800976a:	4611      	mov	r1, r2
 800976c:	602b      	str	r3, [r5, #0]
 800976e:	f7f9 f91f 	bl	80029b0 <_fstat>
 8009772:	1c43      	adds	r3, r0, #1
 8009774:	d102      	bne.n	800977c <_fstat_r+0x1c>
 8009776:	682b      	ldr	r3, [r5, #0]
 8009778:	b103      	cbz	r3, 800977c <_fstat_r+0x1c>
 800977a:	6023      	str	r3, [r4, #0]
 800977c:	bd38      	pop	{r3, r4, r5, pc}
 800977e:	bf00      	nop
 8009780:	200006ec 	.word	0x200006ec

08009784 <_isatty_r>:
 8009784:	b538      	push	{r3, r4, r5, lr}
 8009786:	2300      	movs	r3, #0
 8009788:	4d05      	ldr	r5, [pc, #20]	@ (80097a0 <_isatty_r+0x1c>)
 800978a:	4604      	mov	r4, r0
 800978c:	4608      	mov	r0, r1
 800978e:	602b      	str	r3, [r5, #0]
 8009790:	f7f9 f91d 	bl	80029ce <_isatty>
 8009794:	1c43      	adds	r3, r0, #1
 8009796:	d102      	bne.n	800979e <_isatty_r+0x1a>
 8009798:	682b      	ldr	r3, [r5, #0]
 800979a:	b103      	cbz	r3, 800979e <_isatty_r+0x1a>
 800979c:	6023      	str	r3, [r4, #0]
 800979e:	bd38      	pop	{r3, r4, r5, pc}
 80097a0:	200006ec 	.word	0x200006ec

080097a4 <_init>:
 80097a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097a6:	bf00      	nop
 80097a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097aa:	bc08      	pop	{r3}
 80097ac:	469e      	mov	lr, r3
 80097ae:	4770      	bx	lr

080097b0 <_fini>:
 80097b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097b2:	bf00      	nop
 80097b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097b6:	bc08      	pop	{r3}
 80097b8:	469e      	mov	lr, r3
 80097ba:	4770      	bx	lr
