#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jun 20 12:22:35 2024
# Process ID: 24237
# Current directory: /home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/design_ascon_ascon_core_0_4_synth_1
# Command line: vivado -log design_ascon_ascon_core_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_ascon_ascon_core_0_4.tcl
# Log file: /home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/design_ascon_ascon_core_0_4_synth_1/design_ascon_ascon_core_0_4.vds
# Journal file: /home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/design_ascon_ascon_core_0_4_synth_1/vivado.jou
# Running On: archbook, OS: Linux, CPU Frequency: 2899.995 MHz, CPU Physical cores: 4, Host memory: 8055 MB
#-----------------------------------------------------------
source design_ascon_ascon_core_0_4.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1258.766 ; gain = 5.961 ; free physical = 1010 ; free virtual = 3356
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/monsud/Scrivania/ASCON-hw/ip_repo/ascon_core_1_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/monsud/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_ascon_ascon_core_0_4
Command: synth_design -top design_ascon_ascon_core_0_4 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24378
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.598 ; gain = 402.746 ; free physical = 153 ; free virtual = 2406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_ascon_ascon_core_0_4' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_4/synth/design_ascon_ascon_core_0_4.sv:53]
INFO: [Synth 8-6157] synthesizing module 'ascon_core_v1_1' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ipshared/5a3c/hdl/ascon_core_v1_1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ascon_core_v1_1_S00_AXI' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ipshared/5a3c/hdl/ascon_core_v1_1_S00_AXI.sv:18]
INFO: [Synth 8-6157] synthesizing module 'top_module' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ascon_fsm' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_fsm.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_fsm.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'ascon_fsm' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_fsm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ascon_128' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_128.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ascon_round' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_round.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ascon_add_constant' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_add_constant.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ascon_add_constant' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_add_constant.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ascon_sbox' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_sbox.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ascon_sbox' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_sbox.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ascon_linear_diffusion' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_linear_diffusion.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ascon_linear_diffusion' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_linear_diffusion.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ascon_round' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_round.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ascon_initialization' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_initialization.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ascon_initialization' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_initialization.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ascon_key_schedule' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_key_schedule.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ascon_key_schedule' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_key_schedule.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ascon_finalization' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_finalization.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ascon_finalization' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_finalization.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ascon_128' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_128.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ascon_hmac' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hmac.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ascon_hash' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hash.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ascon_hash' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hash.sv:22]
WARNING: [Synth 8-689] width (128) of port connection 'data' does not match port width (8) of module 'ascon_hash' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hmac.sv:76]
WARNING: [Synth 8-689] width (128) of port connection 'data' does not match port width (8) of module 'ascon_hash' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hmac.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'ascon_hmac' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hmac.sv:25]
WARNING: [Synth 8-689] width (128) of port connection 'data' does not match port width (8) of module 'ascon_hmac' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:61]
INFO: [Synth 8-6157] synthesizing module 'ascon_kmac' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_kmac.sv:25]
WARNING: [Synth 8-689] width (128) of port connection 'data' does not match port width (8) of module 'ascon_hash' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_kmac.sv:59]
WARNING: [Synth 8-689] width (8) of port connection 'hash_output' does not match port width (128) of module 'ascon_hash' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_kmac.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'ascon_kmac' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_kmac.sv:25]
WARNING: [Synth 8-689] width (128) of port connection 'data' does not match port width (8) of module 'ascon_kmac' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:74]
INFO: [Synth 8-155] case statement is not full and has no default [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ascon_core_v1_1_S00_AXI' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ipshared/5a3c/hdl/ascon_core_v1_1_S00_AXI.sv:18]
INFO: [Synth 8-6157] synthesizing module 'ascon_core_v1_1_S_AXI_INTR' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ipshared/5a3c/hdl/ascon_core_v1_1_S_AXI_INTR.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ascon_core_v1_1_S_AXI_INTR' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ipshared/5a3c/hdl/ascon_core_v1_1_S_AXI_INTR.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ascon_core_v1_1' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ipshared/5a3c/hdl/ascon_core_v1_1.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'design_ascon_ascon_core_0_4' (0#1) [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_4/synth/design_ascon_ascon_core_0_4.sv:53]
WARNING: [Synth 8-3848] Net status_register in module/entity ascon_128 does not have driver. [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_128.sv:34]
WARNING: [Synth 8-3848] Net status_register in module/entity ascon_hmac does not have driver. [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hmac.sv:34]
WARNING: [Synth 8-3848] Net status_register in module/entity ascon_kmac does not have driver. [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_kmac.sv:34]
WARNING: [Synth 8-6014] Unused sequential element prev_ciphertext_reg was removed.  [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:83]
WARNING: [Synth 8-6014] Unused sequential element prev_hmac_output_reg was removed.  [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:84]
WARNING: [Synth 8-6014] Unused sequential element prev_kmac_output_reg was removed.  [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:85]
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ipshared/5a3c/hdl/ascon_core_v1_1_S_AXI_INTR.sv:512]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module ascon_core_v1_1_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[31] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[30] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[29] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[28] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[27] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[26] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[25] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[24] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[23] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[22] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[21] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[20] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[19] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[18] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[17] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[16] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[15] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[14] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[13] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[12] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[11] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[10] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[9] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[8] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[7] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[6] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[5] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[4] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[3] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[2] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[1] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_register[0] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[31] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[30] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[29] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[28] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[27] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[26] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[25] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[24] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[23] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[22] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[21] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[20] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[19] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[18] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[17] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[16] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[15] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[14] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[13] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[12] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[11] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[10] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[9] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[8] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[7] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[6] in module ascon_kmac is either unconnected or has no load
WARNING: [Synth 8-7129] Port control_register[5] in module ascon_kmac is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2101.535 ; gain = 494.684 ; free physical = 260 ; free virtual = 2379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.379 ; gain = 509.527 ; free physical = 248 ; free virtual = 2368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.379 ; gain = 509.527 ; free physical = 249 ; free virtual = 2368
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2116.379 ; gain = 0.000 ; free physical = 199 ; free virtual = 2346
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.129 ; gain = 0.000 ; free physical = 220 ; free virtual = 2364
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2268.164 ; gain = 0.000 ; free physical = 224 ; free virtual = 2360
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 318 ; free virtual = 2359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 318 ; free virtual = 2359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 318 ; free virtual = 2359
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ascon_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                   START |                           000010 |                              001
               ASCON_128 |                           000100 |                              010
             SELECT_HASH |                           001000 |                              011
                    HMAC |                           010000 |                              100
                    KMAC |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'ascon_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 308 ; free virtual = 2346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  128 Bit       Adders := 60    
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 21    
	   3 Input    128 Bit         XORs := 3     
	   4 Input    128 Bit         XORs := 1     
	   4 Input     64 Bit         XORs := 60    
	   3 Input     64 Bit         XORs := 60    
	   2 Input     32 Bit         XORs := 240   
+---Registers : 
	              128 Bit    Registers := 76    
	               32 Bit    Registers := 28    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 28    
	  27 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 12    
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 346 ; free virtual = 2301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 330 ; free virtual = 2326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 330 ; free virtual = 2326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 367 ; free virtual = 2222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 234 ; free virtual = 2120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 234 ; free virtual = 2119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 273 ; free virtual = 2178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 273 ; free virtual = 2178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 274 ; free virtual = 2179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 274 ; free virtual = 2179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_ascon_ascon_core_0_4 | inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[4][119] | 5      | 56    | YES          | NO                 | YES               | 56     | 0       | 
|design_ascon_ascon_core_0_4 | inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/temp_reg[127]         | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+----------------------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   891|
|2     |LUT1   |  1747|
|3     |LUT2   |   680|
|4     |LUT3   |  6857|
|5     |LUT4   |   122|
|6     |LUT5   |   188|
|7     |LUT6   |   813|
|8     |MUXF7  |    96|
|9     |SRL16E |    64|
|10    |FDCE   |  8669|
|11    |FDPE   |    27|
|12    |FDRE   |   903|
|13    |FDSE   |    42|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 274 ; free virtual = 2179
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2268.164 ; gain = 509.527 ; free physical = 274 ; free virtual = 2179
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2268.164 ; gain = 661.312 ; free physical = 274 ; free virtual = 2179
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2268.164 ; gain = 0.000 ; free physical = 576 ; free virtual = 2490
INFO: [Netlist 29-17] Analyzing 987 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.164 ; gain = 0.000 ; free physical = 604 ; free virtual = 2627
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 912d75c4
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:04 . Memory (MB): peak = 2268.164 ; gain = 988.586 ; free physical = 590 ; free virtual = 2627
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1851.371; main = 1524.812; forked = 381.938
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3219.188; main = 2268.133; forked = 983.070
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2292.141 ; gain = 0.000 ; free physical = 584 ; free virtual = 2628
INFO: [Common 17-1381] The checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/design_ascon_ascon_core_0_4_synth_1/design_ascon_ascon_core_0_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_ascon_ascon_core_0_4, cache-ID = 4f61469ffa7cebdb
INFO: [Coretcl 2-1174] Renamed 194 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2292.141 ; gain = 0.000 ; free physical = 512 ; free virtual = 2559
INFO: [Common 17-1381] The checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/design_ascon_ascon_core_0_4_synth_1/design_ascon_ascon_core_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_ascon_ascon_core_0_4_utilization_synth.rpt -pb design_ascon_ascon_core_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 12:24:02 2024...
