<html><body><samp><pre>
<!@TC:1707317041>
#Build: Synplify Pro (R) S-2021.09-SP2, Build 244R, Jun  1 2022
#install: C:\Synopsys\fpga_S-2021.09-SP2
#OS: Windows 10 or later
#Hostname: DESKTOP-VAQIVAN

# Wed Feb  7 09:44:01 2024

#Implementation: rev_1


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202109syn, Build 243R, Built Jun  1 2022 05:18:42, @</a>

@N: : <!@TM:1707317044> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202109syn, Build 243R, Built Jun  1 2022 05:18:42, @</a>

@N: : <!@TM:1707317044> | Running in 64-bit mode 
@N: : <a href="F:\ESE382-Lab\Lab2\lab02b\lab02b\src\half_adder.vhd:28:7:28:17:@N::@XP_MSG">half_adder.vhd(28)</a><!@TM:1707317044> | Top entity is set to half_adder.
Options changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1707317044> | Using the VHDL 1993 Standard for file 'F:\ESE382-Lab\Lab2\lab02b\lab02b\src\half_adder.vhd'. 
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="F:\ESE382-Lab\Lab2\lab02b\lab02b\src\half_adder.vhd:28:7:28:17:@N:CD630:@XP_MSG">half_adder.vhd(28)</a><!@TM:1707317044> | Synthesizing work.half_adder.dataflow.
Post processing for work.half_adder.dataflow
Running optimization stage 1 on half_adder .......
Finished optimization stage 1 on half_adder (CPU Time 0h:00m:00s, Memory Used current: 89MB peak: 89MB)
Running optimization stage 2 on half_adder .......
Finished optimization stage 2 on half_adder (CPU Time 0h:00m:00s, Memory Used current: 88MB peak: 89MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="F:\ESE382-Lab\Lab2\rev_1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  7 09:44:02 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202109syn, Build 243R, Built Jun  1 2022 05:18:42, @</a>

@N: : <!@TM:1707317044> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="f:\ese382-lab\lab2\lab02b\lab02b\src\half_adder.vhd:28:7:28:17:@N:NF107:@XP_MSG">half_adder.vhd(28)</a><!@TM:1707317044> | Selected library: work cell: half_adder view dataflow as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="f:\ese382-lab\lab2\lab02b\lab02b\src\half_adder.vhd:28:7:28:17:@N:NF107:@XP_MSG">half_adder.vhd(28)</a><!@TM:1707317044> | Selected library: work cell: half_adder view dataflow as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  7 09:44:03 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="F:\ESE382-Lab\Lab2\rev_1\synwork\lab02b_comp.rt.csv:@XP_FILE">lab02b_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 29MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  7 09:44:03 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1707317041>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202109syn, Build 243R, Built Jun  1 2022 05:18:42, @</a>

@N: : <!@TM:1707317046> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="f:\ese382-lab\lab2\lab02b\lab02b\src\half_adder.vhd:28:7:28:17:@N:NF107:@XP_MSG">half_adder.vhd(28)</a><!@TM:1707317046> | Selected library: work cell: half_adder view dataflow as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="f:\ese382-lab\lab2\lab02b\lab02b\src\half_adder.vhd:28:7:28:17:@N:NF107:@XP_MSG">half_adder.vhd(28)</a><!@TM:1707317046> | Selected library: work cell: half_adder view dataflow as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb  7 09:44:05 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1707317041>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1707317041>
# Wed Feb  7 09:44:05 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09-SP2
Install: C:\Synopsys\fpga_S-2021.09-SP2
OS: Windows 10 or later
Hostname: DESKTOP-VAQIVAN

Implementation : rev_1
<a name=mapperReport5></a>Synopsys CPLD Technology Mapper, Version map202109syn, Build 243R, Built Jun  1 2022 05:17:33, @</a>

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1707317048> | Running in 64-bit mode. 

Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1707317048> | No constraint file specified. 
---------------------------------------
<a name=resourceUsage6></a>Resource Usage Report</a>

Simple gate primitives:
IBUF            2 uses
OBUF            2 uses
INV             2 uses
XOR2            1 use
AND2            1 use


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1707317048> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 42MB peak: 128MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb  7 09:44:06 2024

###########################################################]

</pre></samp></body></html>
