# SPI-Protocol
This Verilog code implements a 16-bit SPI master transmitter using a finite state machine (FSM) that shifts out data serially (MSB first) with an active-low chip select and clock control.
