{"vcs1":{"timestamp_begin":1731387266.829913555, "rt":2.06, "ut":0.96, "st":0.24}}
{"vcselab":{"timestamp_begin":1731387268.970617518, "rt":0.93, "ut":0.30, "st":0.12}}
{"link":{"timestamp_begin":1731387269.970452496, "rt":0.35, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731387266.219264263}
{"VCS_COMP_START_TIME": 1731387266.219264263}
{"VCS_COMP_END_TIME": 1731387272.027237597}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334044}}
{"stitch_vcselab": {"peak_mem": 231584}}
