{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 12 18:14:38 2018 " "Info: Processing started: Sat May 12 18:14:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BasicMemoryUnit -c BasicMemoryUnit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BasicMemoryUnit -c BasicMemoryUnit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "D_FF:inst\|DFF~latch " "Warning: Node \"D_FF:inst\|DFF~latch\" is a latch" {  } { { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { { 88 232 400 104 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF:inst\|DFF~_emulated D CLK -0.322 ns register " "Info: tsu for register \"D_FF:inst\|DFF~_emulated\" (data pin = \"D\", clock pin = \"CLK\") is -0.322 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.582 ns + Longest pin register " "Info: + Longest pin to register delay is 1.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns D 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { { 104 232 400 120 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.150 ns) 1.498 ns D_FF:inst\|DFF~data_lut 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.349 ns) + CELL(0.150 ns) = 1.498 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'D_FF:inst\|DFF~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { D D_FF:inst|DFF~data_lut } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.582 ns D_FF:inst\|DFF~_emulated 3 REG LCFF_X64_Y19_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.582 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst\|DFF~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF:inst|DFF~data_lut D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 77.94 % ) " "Info: Total cell delay = 1.233 ns ( 77.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.349 ns ( 22.06 % ) " "Info: Total interconnect delay = 0.349 ns ( 22.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { D D_FF:inst|DFF~data_lut D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.582 ns" { D {} D~combout {} D_FF:inst|DFF~data_lut {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.349ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 1.868 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 1.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { { 88 232 400 104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.537 ns) 1.868 ns D_FF:inst\|DFF~_emulated 2 REG LCFF_X64_Y19_N1 1 " "Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst\|DFF~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { CLK D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.23 % ) " "Info: Total cell delay = 1.536 ns ( 82.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 17.77 % ) " "Info: Total interconnect delay = 0.332 ns ( 17.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { CLK D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { CLK {} CLK~combout {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { D D_FF:inst|DFF~data_lut D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.582 ns" { D {} D~combout {} D_FF:inst|DFF~data_lut {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.349ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { CLK D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { CLK {} CLK~combout {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK QN D_FF:inst\|DFF~_emulated 6.175 ns register " "Info: tco from clock \"CLK\" to destination pin \"QN\" through register \"D_FF:inst\|DFF~_emulated\" is 6.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 1.868 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 1.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { { 88 232 400 104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.537 ns) 1.868 ns D_FF:inst\|DFF~_emulated 2 REG LCFF_X64_Y19_N1 1 " "Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst\|DFF~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { CLK D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.23 % ) " "Info: Total cell delay = 1.536 ns ( 82.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 17.77 % ) " "Info: Total interconnect delay = 0.332 ns ( 17.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { CLK D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { CLK {} CLK~combout {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.057 ns + Longest register pin " "Info: + Longest register to pin delay is 4.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF:inst\|DFF~_emulated 1 REG LCFF_X64_Y19_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst\|DFF~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.419 ns) 0.725 ns D_FF:inst\|DFF~head_lut 2 COMB LCCOMB_X64_Y19_N18 2 " "Info: 2: + IC(0.306 ns) + CELL(0.419 ns) = 0.725 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB Node = 'D_FF:inst\|DFF~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { D_FF:inst|DFF~_emulated D_FF:inst|DFF~head_lut } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(2.632 ns) 4.057 ns QN 3 PIN PIN_P23 0 " "Info: 3: + IC(0.700 ns) + CELL(2.632 ns) = 4.057 ns; Loc. = PIN_P23; Fanout = 0; PIN Node = 'QN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { D_FF:inst|DFF~head_lut QN } "NODE_NAME" } } { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { { 104 680 856 120 "QN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.051 ns ( 75.20 % ) " "Info: Total cell delay = 3.051 ns ( 75.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 24.80 % ) " "Info: Total interconnect delay = 1.006 ns ( 24.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.057 ns" { D_FF:inst|DFF~_emulated D_FF:inst|DFF~head_lut QN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.057 ns" { D_FF:inst|DFF~_emulated {} D_FF:inst|DFF~head_lut {} QN {} } { 0.000ns 0.306ns 0.700ns } { 0.000ns 0.419ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { CLK D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { CLK {} CLK~combout {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.057 ns" { D_FF:inst|DFF~_emulated D_FF:inst|DFF~head_lut QN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.057 ns" { D_FF:inst|DFF~_emulated {} D_FF:inst|DFF~head_lut {} QN {} } { 0.000ns 0.306ns 0.700ns } { 0.000ns 0.419ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SET QN 6.672 ns Longest " "Info: Longest tpd from source pin \"SET\" to destination pin \"QN\" is 6.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SET 1 PIN PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; PIN Node = 'SET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SET } "NODE_NAME" } } { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { { 136 232 400 152 "SET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.066 ns) + CELL(0.275 ns) 3.340 ns D_FF:inst\|DFF~head_lut 2 COMB LCCOMB_X64_Y19_N18 2 " "Info: 2: + IC(2.066 ns) + CELL(0.275 ns) = 3.340 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB Node = 'D_FF:inst\|DFF~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { SET D_FF:inst|DFF~head_lut } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(2.632 ns) 6.672 ns QN 3 PIN PIN_P23 0 " "Info: 3: + IC(0.700 ns) + CELL(2.632 ns) = 6.672 ns; Loc. = PIN_P23; Fanout = 0; PIN Node = 'QN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { D_FF:inst|DFF~head_lut QN } "NODE_NAME" } } { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { { 104 680 856 120 "QN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.906 ns ( 58.54 % ) " "Info: Total cell delay = 3.906 ns ( 58.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.766 ns ( 41.46 % ) " "Info: Total interconnect delay = 2.766 ns ( 41.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.672 ns" { SET D_FF:inst|DFF~head_lut QN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.672 ns" { SET {} SET~combout {} D_FF:inst|DFF~head_lut {} QN {} } { 0.000ns 0.000ns 2.066ns 0.700ns } { 0.000ns 0.999ns 0.275ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF:inst\|DFF~_emulated D CLK 0.552 ns register " "Info: th for register \"D_FF:inst\|DFF~_emulated\" (data pin = \"D\", clock pin = \"CLK\") is 0.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 1.868 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 1.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { { 88 232 400 104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.537 ns) 1.868 ns D_FF:inst\|DFF~_emulated 2 REG LCFF_X64_Y19_N1 1 " "Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst\|DFF~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { CLK D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.23 % ) " "Info: Total cell delay = 1.536 ns ( 82.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 17.77 % ) " "Info: Total interconnect delay = 0.332 ns ( 17.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { CLK D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { CLK {} CLK~combout {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.582 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns D 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Df_f.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/Df_f.bdf" { { 104 232 400 120 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.150 ns) 1.498 ns D_FF:inst\|DFF~data_lut 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.349 ns) + CELL(0.150 ns) = 1.498 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'D_FF:inst\|DFF~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { D D_FF:inst|DFF~data_lut } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.582 ns D_FF:inst\|DFF~_emulated 3 REG LCFF_X64_Y19_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.582 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF:inst\|DFF~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF:inst|DFF~data_lut D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "D_FF.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Dff_DLatch/D_FF.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 77.94 % ) " "Info: Total cell delay = 1.233 ns ( 77.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.349 ns ( 22.06 % ) " "Info: Total interconnect delay = 0.349 ns ( 22.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { D D_FF:inst|DFF~data_lut D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.582 ns" { D {} D~combout {} D_FF:inst|DFF~data_lut {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.349ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { CLK D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { CLK {} CLK~combout {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { D D_FF:inst|DFF~data_lut D_FF:inst|DFF~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.582 ns" { D {} D~combout {} D_FF:inst|DFF~data_lut {} D_FF:inst|DFF~_emulated {} } { 0.000ns 0.000ns 0.349ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 12 18:14:38 2018 " "Info: Processing ended: Sat May 12 18:14:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
