#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bf7153c070 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
P_0x55bf71530250 .param/l "OP_ADD" 0 2 34, C4<00>;
P_0x55bf71530290 .param/l "OP_SHIFT_L" 0 2 37, C4<11>;
P_0x55bf715302d0 .param/l "OP_SHIFT_R" 0 2 36, C4<10>;
P_0x55bf71530310 .param/l "OP_SUB" 0 2 35, C4<01>;
v0x55bf7156a880_0 .var "a", 7 0;
v0x55bf7156a960_0 .var "b", 7 0;
v0x55bf7156aa20_0 .var "clock", 0 0;
v0x55bf7156ab50_0 .net "opOut", 1 0, v0x55bf7156a110_0;  1 drivers
v0x55bf7156abf0_0 .var "opcode", 1 0;
v0x55bf7156acb0_0 .var "resetn", 0 0;
v0x55bf7156ade0_0 .var "shift_num", 2 0;
v0x55bf7156ae80_0 .net "y", 7 0, v0x55bf71567d50_0;  1 drivers
E_0x55bf7154ba20 .event posedge, v0x55bf7152ffc0_0;
S_0x55bf71543d60 .scope module, "u_alu" "alu" 2 17, 3 1 0, S_0x55bf7153c070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 8 "opA"
    .port_info 3 /INPUT 8 "opB"
    .port_info 4 /INPUT 2 "opcode"
    .port_info 5 /INPUT 3 "shift_num"
    .port_info 6 /OUTPUT 8 "y"
    .port_info 7 /OUTPUT 2 "opOut"
v0x55bf71569e00_0 .net "clock", 0 0, v0x55bf7156aa20_0;  1 drivers
v0x55bf71569ec0_0 .net "left_right", 0 0, L_0x55bf7156af40;  1 drivers
v0x55bf71569f80_0 .net "opA", 7 0, v0x55bf7156a880_0;  1 drivers
v0x55bf7156a020_0 .net "opB", 7 0, v0x55bf7156a960_0;  1 drivers
v0x55bf7156a110_0 .var "opOut", 1 0;
v0x55bf7156a200_0 .net "opcode", 1 0, v0x55bf7156abf0_0;  1 drivers
v0x55bf7156a2c0_0 .net "resetn", 0 0, v0x55bf7156acb0_0;  1 drivers
v0x55bf7156a360_0 .net "shift", 7 0, v0x55bf71568e80_0;  1 drivers
v0x55bf7156a420_0 .net "shift_num", 2 0, v0x55bf7156ade0_0;  1 drivers
v0x55bf7156a4e0_0 .net "sub", 7 0, v0x55bf71569c80_0;  1 drivers
v0x55bf7156a580_0 .net "sum", 7 0, v0x55bf7152ea00_0;  1 drivers
v0x55bf7156a690_0 .net "y", 7 0, v0x55bf71567d50_0;  alias, 1 drivers
L_0x55bf7156af40 .part v0x55bf7156abf0_0, 0, 1;
S_0x55bf71543f30 .scope module, "u_adder" "adder" 3 19, 4 1 0, S_0x55bf71543d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 8 "b"
    .port_info 4 /OUTPUT 8 "y"
v0x55bf71531e80_0 .net "a", 7 0, v0x55bf7156a880_0;  alias, 1 drivers
v0x55bf7152ff20_0 .net "b", 7 0, v0x55bf7156a960_0;  alias, 1 drivers
v0x55bf7152ffc0_0 .net "clock", 0 0, v0x55bf7156aa20_0;  alias, 1 drivers
v0x55bf7152cb50_0 .net "resetn", 0 0, v0x55bf7156acb0_0;  alias, 1 drivers
v0x55bf7152cc20_0 .var "sum", 7 0;
v0x55bf7152ea00_0 .var "y", 7 0;
E_0x55bf7154bc60/0 .event negedge, v0x55bf7152cb50_0;
E_0x55bf7154bc60/1 .event posedge, v0x55bf7152ffc0_0;
E_0x55bf7154bc60 .event/or E_0x55bf7154bc60/0, E_0x55bf7154bc60/1;
E_0x55bf7154cae0 .event edge, v0x55bf71531e80_0, v0x55bf7152ff20_0;
S_0x55bf71567810 .scope module, "u_mux" "mux" 3 45, 3 63 0, S_0x55bf71543d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "in0"
    .port_info 1 /INPUT 8 "in1"
    .port_info 2 /INPUT 8 "in2"
    .port_info 3 /INPUT 8 "in3"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 8 "out"
v0x55bf71567a30_0 .net "in0", 7 0, v0x55bf7152ea00_0;  alias, 1 drivers
v0x55bf71567b10_0 .net "in1", 7 0, v0x55bf71569c80_0;  alias, 1 drivers
v0x55bf71567bd0_0 .net "in2", 7 0, v0x55bf71568e80_0;  alias, 1 drivers
v0x55bf71567c90_0 .net "in3", 7 0, v0x55bf71568e80_0;  alias, 1 drivers
v0x55bf71567d50_0 .var "out", 7 0;
v0x55bf71567e60_0 .net "sel", 1 0, v0x55bf7156a110_0;  alias, 1 drivers
E_0x55bf71532020/0 .event edge, v0x55bf71567e60_0, v0x55bf7152ea00_0, v0x55bf71567b10_0, v0x55bf71567bd0_0;
E_0x55bf71532020/1 .event edge, v0x55bf71567bd0_0;
E_0x55bf71532020 .event/or E_0x55bf71532020/0, E_0x55bf71532020/1;
S_0x55bf71568000 .scope module, "u_shift" "barrel_shifter" 3 36, 5 1 0, S_0x55bf71543d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 3 "num"
    .port_info 4 /INPUT 1 "left_right"
    .port_info 5 /OUTPUT 8 "y"
v0x55bf715689b0_0 .net "a", 7 0, v0x55bf7156a880_0;  alias, 1 drivers
v0x55bf71568a90_0 .net "clock", 0 0, v0x55bf7156aa20_0;  alias, 1 drivers
v0x55bf71568b60_0 .net "left_right", 0 0, L_0x55bf7156af40;  alias, 1 drivers
v0x55bf71568c30_0 .net "num", 2 0, v0x55bf7156ade0_0;  alias, 1 drivers
v0x55bf71568cd0_0 .net "resetn", 0 0, v0x55bf7156acb0_0;  alias, 1 drivers
v0x55bf71568dc0_0 .var "result", 7 0;
v0x55bf71568e80_0 .var "y", 7 0;
S_0x55bf71568270 .scope task, "shifter" "shifter" 5 12, 5 12 0, S_0x55bf71568000;
 .timescale -9 -9;
v0x55bf71568440_0 .var *"_s0", 7 0; Local signal
v0x55bf71568540_0 .var *"_s1", 7 0; Local signal
v0x55bf71568620_0 .var "a", 7 0;
v0x55bf715686e0_0 .var "left_right", 0 0;
v0x55bf715687a0_0 .var "num", 2 0;
v0x55bf715688d0_0 .var "y", 7 0;
TD_test.u_alu.u_shift.shifter ;
    %load/vec4 v0x55bf715686e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55bf71568620_0;
    %ix/getv 4, v0x55bf715687a0_0;
    %shiftr 4;
    %store/vec4 v0x55bf71568440_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55bf71568440_0;
    %store/vec4 v0x55bf715688d0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55bf71568620_0;
    %ix/getv 4, v0x55bf715687a0_0;
    %shiftl 4;
    %store/vec4 v0x55bf71568540_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55bf71568540_0;
    %store/vec4 v0x55bf715688d0_0, 0, 8;
T_0.1 ;
    %end;
S_0x55bf71569090 .scope module, "u_sub" "subtractor" 3 27, 6 1 0, S_0x55bf71543d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 8 "a"
    .port_info 4 /INPUT 8 "b"
    .port_info 5 /OUTPUT 8 "y"
v0x55bf71569790_0 .net "a", 7 0, v0x55bf7156a880_0;  alias, 1 drivers
v0x55bf715698c0_0 .net "b", 7 0, v0x55bf7156a960_0;  alias, 1 drivers
v0x55bf71569980_0 .net "clock", 0 0, v0x55bf7156aa20_0;  alias, 1 drivers
L_0x7f3c1ad57018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55bf71569aa0_0 .net "en", 0 0, L_0x7f3c1ad57018;  1 drivers
v0x55bf71569b40_0 .net "resetn", 0 0, v0x55bf7156acb0_0;  alias, 1 drivers
v0x55bf71569c80_0 .var "y", 7 0;
S_0x55bf71569300 .scope function, "sub" "sub" 6 10, 6 10 0, S_0x55bf71569090;
 .timescale -9 -9;
v0x55bf715694f0_0 .var "a", 7 0;
v0x55bf715695f0_0 .var "b", 7 0;
v0x55bf715696d0_0 .var "sub", 7 0;
TD_test.u_alu.u_sub.sub ;
    %load/vec4 v0x55bf715694f0_0;
    %load/vec4 v0x55bf715695f0_0;
    %sub;
    %store/vec4 v0x55bf715696d0_0, 0, 8;
    %end;
    .scope S_0x55bf71543f30;
T_2 ;
    %wait E_0x55bf7154cae0;
    %load/vec4 v0x55bf71531e80_0;
    %load/vec4 v0x55bf7152ff20_0;
    %add;
    %store/vec4 v0x55bf7152cc20_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55bf71543f30;
T_3 ;
    %wait E_0x55bf7154bc60;
    %load/vec4 v0x55bf7152cb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bf7152ea00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55bf7152cc20_0;
    %assign/vec4 v0x55bf7152ea00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bf71569090;
T_4 ;
    %wait E_0x55bf7154bc60;
    %load/vec4 v0x55bf71569b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bf71569c80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bf71569aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55bf71569790_0;
    %load/vec4 v0x55bf715698c0_0;
    %store/vec4 v0x55bf715695f0_0, 0, 8;
    %store/vec4 v0x55bf715694f0_0, 0, 8;
    %fork TD_test.u_alu.u_sub.sub, S_0x55bf71569300;
    %join;
    %load/vec4  v0x55bf715696d0_0;
    %assign/vec4 v0x55bf71569c80_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bf71568000;
T_5 ;
    %wait E_0x55bf7154bc60;
    %load/vec4 v0x55bf71568cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bf71568e80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bf715689b0_0;
    %store/vec4 v0x55bf71568620_0, 0, 8;
    %load/vec4 v0x55bf71568c30_0;
    %store/vec4 v0x55bf715687a0_0, 0, 3;
    %load/vec4 v0x55bf71568b60_0;
    %store/vec4 v0x55bf715686e0_0, 0, 1;
    %fork TD_test.u_alu.u_shift.shifter, S_0x55bf71568270;
    %join;
    %load/vec4 v0x55bf715688d0_0;
    %store/vec4 v0x55bf71568dc0_0, 0, 8;
    %load/vec4 v0x55bf71568dc0_0;
    %assign/vec4 v0x55bf71568e80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bf71567810;
T_6 ;
    %wait E_0x55bf71532020;
    %load/vec4 v0x55bf71567e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bf71567d50_0, 0, 8;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x55bf71567a30_0;
    %store/vec4 v0x55bf71567d50_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x55bf71567b10_0;
    %store/vec4 v0x55bf71567d50_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x55bf71567bd0_0;
    %store/vec4 v0x55bf71567d50_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x55bf71567c90_0;
    %store/vec4 v0x55bf71567d50_0, 0, 8;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bf71543d60;
T_7 ;
    %wait E_0x55bf7154bc60;
    %load/vec4 v0x55bf7156a2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bf7156a110_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55bf7156a200_0;
    %assign/vec4 v0x55bf7156a110_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55bf7153c070;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0x55bf7156aa20_0;
    %inv;
    %store/vec4 v0x55bf7156aa20_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bf7153c070;
T_9 ;
    %vpi_call 2 30 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bf7153c070 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55bf7153c070;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bf7156aa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bf7156acb0_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bf7156acb0_0, 0;
    %wait E_0x55bf7154ba20;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bf7156abf0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55bf7156a880_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55bf7156a960_0, 0;
    %wait E_0x55bf7154ba20;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bf7156abf0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x55bf7156a880_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55bf7156a960_0, 0;
    %wait E_0x55bf7154ba20;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x55bf7156a880_0, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55bf7156abf0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55bf7156ade0_0, 0;
    %wait E_0x55bf7154ba20;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x55bf7156a880_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55bf7156abf0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55bf7156ade0_0, 0;
    %wait E_0x55bf7154ba20;
    %delay 100, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test.v";
    "alu.v";
    "adder.v";
    "barrel_shifter.v";
    "subtractor.v";
