

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s'
================================================================
* Date:           Wed Apr  3 17:38:40 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      342|      342| 1.710 us | 1.710 us |  342|  342|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      340|      340|         5|          2|          1|   169|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1412|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    880|    -|
|Memory           |        0|      -|    1024|    512|    -|
|Multiplexer      |        -|      -|       -|    405|    -|
|Register         |        -|      -|    1326|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    2350|   3209|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_42_16_1_1_U655  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U656  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U657  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U658  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U659  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U660  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U661  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U662  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U663  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U664  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U665  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U666  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U667  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U668  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U669  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_16_1_1_U670  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  55|    0|
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |Total                             |                             |        0|      0|  0| 880|    0|
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory            |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_4_0_0_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_1_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_2_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_3_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_4_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_5_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_6_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_7_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_8_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_9_U   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_10_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_11_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_12_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_13_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_14_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    |line_buffer_Array_V_4_0_15_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_line_buffer_Array_3i2  |        0|  64|  32|    0|    13|    6|     1|           78|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                         |                                                                                  |        0|1024| 512|    0|   208|   96|    16|         1248|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_490_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_502_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_446_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_458_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_376_p2               |     +    |      0|  0|  15|           8|           1|
    |and_ln191_3_fu_428_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_4_fu_434_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_422_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2028                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2364                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_440                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_814                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_818                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_825                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op455         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op76          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_100_fu_1915_p2        |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_101_fu_1929_p2        |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_102_fu_1979_p2        |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_103_fu_1993_p2        |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_104_fu_2043_p2        |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_105_fu_2057_p2        |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_10_fu_1709_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_11_fu_1773_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_12_fu_1837_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_13_fu_1901_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_14_fu_1965_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_15_fu_2029_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_1_fu_1133_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_2_fu_1197_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_5_fu_1389_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_6_fu_1453_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_72_fu_1083_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_73_fu_1097_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_74_fu_1147_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_75_fu_1161_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_76_fu_1211_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_77_fu_1225_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_78_fu_1261_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_79_fu_1275_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_7_fu_1517_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_80_fu_1289_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_81_fu_1325_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_82_fu_1339_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_83_fu_1353_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_84_fu_1403_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_85_fu_1417_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_86_fu_1467_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_87_fu_1481_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_88_fu_1531_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_89_fu_1545_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_8_fu_1581_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_90_fu_1595_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_91_fu_1609_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_92_fu_1659_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_93_fu_1673_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_94_fu_1723_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_95_fu_1737_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_96_fu_1787_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_97_fu_1801_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_98_fu_1851_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_99_fu_1865_p2         |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_9_fu_1645_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln1496_fu_1069_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln191_4_fu_396_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_5_fu_406_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_6_fu_416_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_fu_386_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln212_fu_440_p2              |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln216_fu_484_p2              |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln241_fu_370_p2              |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_508_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_464_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln65_101_fu_1153_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_102_fu_1203_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_104_fu_1217_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_105_fu_1267_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_106_fu_2081_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_107_fu_1281_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_108_fu_1331_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_110_fu_1345_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_111_fu_1395_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_112_fu_2124_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_113_fu_1409_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_114_fu_1459_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_116_fu_1473_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_117_fu_1523_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_118_fu_2167_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_119_fu_1537_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_120_fu_1587_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_122_fu_1601_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_123_fu_1651_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_124_fu_2210_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_125_fu_1665_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_126_fu_1715_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_128_fu_1729_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_129_fu_1779_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_130_fu_2253_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_131_fu_1793_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_132_fu_1843_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_134_fu_1857_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_135_fu_1907_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_136_fu_2296_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_137_fu_1921_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_138_fu_1971_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_140_fu_1985_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_141_fu_2035_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_142_fu_2339_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_143_fu_2049_p3        |  select  |      0|  0|  10|           1|          10|
    |select_ln65_145_fu_2382_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_147_fu_2425_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_149_fu_2468_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_151_fu_2511_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_153_fu_2554_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_155_fu_2597_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_157_fu_2640_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_159_fu_2683_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_161_fu_2726_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_97_fu_1089_p3         |  select  |      0|  0|  10|           1|          10|
    |select_ln65_99_fu_1139_p3         |  select  |      0|  0|  10|           1|          10|
    |select_ln65_fu_1075_p3            |  select  |      0|  0|  10|           1|          10|
    |tmp_data_0_V_fu_2098_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_10_V_fu_2528_p5          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_11_V_fu_2571_p5          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_12_V_fu_2614_p5          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_13_V_fu_2657_p5          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_14_V_fu_2700_p5          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_15_V_fu_2743_p5          |  select  |      0|  0|   2|           1|           2|
    |tmp_data_1_V_fu_2141_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_2_V_fu_2184_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_3_V_fu_2227_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_4_V_fu_2270_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_5_V_fu_2313_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_6_V_fu_2356_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_7_V_fu_2399_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_8_V_fu_2442_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_9_V_fu_2485_p5           |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1412|         899|         909|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_352_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_359  |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_1_load                   |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_348                       |   9|          2|    8|         16|
    |pX_1                                         |   9|          2|   32|         64|
    |pY_1                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                         |   9|          2|    1|          2|
    |sX_1                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 405|         89|  212|        427|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |DataOut_V_218_reg_2884                       |   6|   0|    6|          0|
    |DataOut_V_219_reg_2890                       |   6|   0|    6|          0|
    |DataOut_V_220_reg_2896                       |   6|   0|    6|          0|
    |DataOut_V_221_reg_2902                       |   6|   0|    6|          0|
    |DataOut_V_222_reg_2908                       |   6|   0|    6|          0|
    |DataOut_V_223_reg_2914                       |   6|   0|    6|          0|
    |DataOut_V_224_reg_2920                       |   6|   0|    6|          0|
    |DataOut_V_225_reg_2926                       |   6|   0|    6|          0|
    |DataOut_V_226_reg_2932                       |   6|   0|    6|          0|
    |DataOut_V_227_reg_2938                       |   6|   0|    6|          0|
    |DataOut_V_228_reg_2944                       |   6|   0|    6|          0|
    |DataOut_V_229_reg_2950                       |   6|   0|    6|          0|
    |DataOut_V_230_reg_2956                       |   6|   0|    6|          0|
    |DataOut_V_231_reg_2962                       |   6|   0|    6|          0|
    |DataOut_V_232_reg_2968                       |   6|   0|    6|          0|
    |DataOut_V_reg_2974                           |   6|   0|    6|          0|
    |add_ln241_reg_2761                           |   8|   0|    8|          0|
    |and_ln191_4_reg_2766                         |   1|   0|    1|          0|
    |and_ln191_4_reg_2766_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_359  |  32|   0|   32|          0|
    |icmp_ln1496_100_reg_3460                     |   1|   0|    1|          0|
    |icmp_ln1496_101_reg_3465                     |   1|   0|    1|          0|
    |icmp_ln1496_102_reg_3495                     |   1|   0|    1|          0|
    |icmp_ln1496_103_reg_3500                     |   1|   0|    1|          0|
    |icmp_ln1496_104_reg_3530                     |   1|   0|    1|          0|
    |icmp_ln1496_105_reg_3535                     |   1|   0|    1|          0|
    |icmp_ln1496_10_reg_3350                      |   1|   0|    1|          0|
    |icmp_ln1496_11_reg_3385                      |   1|   0|    1|          0|
    |icmp_ln1496_12_reg_3420                      |   1|   0|    1|          0|
    |icmp_ln1496_13_reg_3455                      |   1|   0|    1|          0|
    |icmp_ln1496_14_reg_3490                      |   1|   0|    1|          0|
    |icmp_ln1496_15_reg_3525                      |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_3035                       |   1|   0|    1|          0|
    |icmp_ln1496_2_reg_3070                       |   1|   0|    1|          0|
    |icmp_ln1496_5_reg_3175                       |   1|   0|    1|          0|
    |icmp_ln1496_6_reg_3210                       |   1|   0|    1|          0|
    |icmp_ln1496_72_reg_3005                      |   1|   0|    1|          0|
    |icmp_ln1496_73_reg_3010                      |   1|   0|    1|          0|
    |icmp_ln1496_74_reg_3040                      |   1|   0|    1|          0|
    |icmp_ln1496_75_reg_3045                      |   1|   0|    1|          0|
    |icmp_ln1496_76_reg_3075                      |   1|   0|    1|          0|
    |icmp_ln1496_77_reg_3080                      |   1|   0|    1|          0|
    |icmp_ln1496_78_reg_3105                      |   1|   0|    1|          0|
    |icmp_ln1496_79_reg_3110                      |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_3245                       |   1|   0|    1|          0|
    |icmp_ln1496_80_reg_3115                      |   1|   0|    1|          0|
    |icmp_ln1496_81_reg_3140                      |   1|   0|    1|          0|
    |icmp_ln1496_82_reg_3145                      |   1|   0|    1|          0|
    |icmp_ln1496_83_reg_3150                      |   1|   0|    1|          0|
    |icmp_ln1496_84_reg_3180                      |   1|   0|    1|          0|
    |icmp_ln1496_85_reg_3185                      |   1|   0|    1|          0|
    |icmp_ln1496_86_reg_3215                      |   1|   0|    1|          0|
    |icmp_ln1496_87_reg_3220                      |   1|   0|    1|          0|
    |icmp_ln1496_88_reg_3250                      |   1|   0|    1|          0|
    |icmp_ln1496_89_reg_3255                      |   1|   0|    1|          0|
    |icmp_ln1496_8_reg_3280                       |   1|   0|    1|          0|
    |icmp_ln1496_90_reg_3285                      |   1|   0|    1|          0|
    |icmp_ln1496_91_reg_3290                      |   1|   0|    1|          0|
    |icmp_ln1496_92_reg_3320                      |   1|   0|    1|          0|
    |icmp_ln1496_93_reg_3325                      |   1|   0|    1|          0|
    |icmp_ln1496_94_reg_3355                      |   1|   0|    1|          0|
    |icmp_ln1496_95_reg_3360                      |   1|   0|    1|          0|
    |icmp_ln1496_96_reg_3390                      |   1|   0|    1|          0|
    |icmp_ln1496_97_reg_3395                      |   1|   0|    1|          0|
    |icmp_ln1496_98_reg_3425                      |   1|   0|    1|          0|
    |icmp_ln1496_99_reg_3430                      |   1|   0|    1|          0|
    |icmp_ln1496_9_reg_3315                       |   1|   0|    1|          0|
    |icmp_ln1496_reg_3000                         |   1|   0|    1|          0|
    |icmp_ln212_reg_2770                          |   1|   0|    1|          0|
    |icmp_ln216_reg_2779                          |   1|   0|    1|          0|
    |icmp_ln241_reg_2757                          |   1|   0|    1|          0|
    |indvar_flatten_reg_348                       |   8|   0|    8|          0|
    |kernel_data_V_4_16                           |   6|   0|    6|          0|
    |kernel_data_V_4_17                           |   6|   0|    6|          0|
    |kernel_data_V_4_18                           |   6|   0|    6|          0|
    |kernel_data_V_4_19                           |   6|   0|    6|          0|
    |kernel_data_V_4_20                           |   6|   0|    6|          0|
    |kernel_data_V_4_21                           |   6|   0|    6|          0|
    |kernel_data_V_4_22                           |   6|   0|    6|          0|
    |kernel_data_V_4_23                           |   6|   0|    6|          0|
    |kernel_data_V_4_24                           |   6|   0|    6|          0|
    |kernel_data_V_4_25                           |   6|   0|    6|          0|
    |kernel_data_V_4_26                           |   6|   0|    6|          0|
    |kernel_data_V_4_27                           |   6|   0|    6|          0|
    |kernel_data_V_4_28                           |   6|   0|    6|          0|
    |kernel_data_V_4_29                           |   6|   0|    6|          0|
    |kernel_data_V_4_30                           |   6|   0|    6|          0|
    |kernel_data_V_4_31                           |   6|   0|    6|          0|
    |kernel_data_V_4_48                           |   6|   0|    6|          0|
    |kernel_data_V_4_49                           |   6|   0|    6|          0|
    |kernel_data_V_4_50                           |   6|   0|    6|          0|
    |kernel_data_V_4_51                           |   6|   0|    6|          0|
    |kernel_data_V_4_52                           |   6|   0|    6|          0|
    |kernel_data_V_4_53                           |   6|   0|    6|          0|
    |kernel_data_V_4_54                           |   6|   0|    6|          0|
    |kernel_data_V_4_55                           |   6|   0|    6|          0|
    |kernel_data_V_4_56                           |   6|   0|    6|          0|
    |kernel_data_V_4_57                           |   6|   0|    6|          0|
    |kernel_data_V_4_58                           |   6|   0|    6|          0|
    |kernel_data_V_4_59                           |   6|   0|    6|          0|
    |kernel_data_V_4_60                           |   6|   0|    6|          0|
    |kernel_data_V_4_61                           |   6|   0|    6|          0|
    |kernel_data_V_4_62                           |   6|   0|    6|          0|
    |kernel_data_V_4_63                           |   6|   0|    6|          0|
    |pX_1                                         |  32|   0|   32|          0|
    |pY_1                                         |  32|   0|   32|          0|
    |pool_window_0_V_49_reg_3015                  |   6|   0|   10|          4|
    |pool_window_0_V_51_reg_3050                  |   6|   0|   10|          4|
    |pool_window_0_V_53_reg_3085                  |   6|   0|   10|          4|
    |pool_window_0_V_55_reg_3120                  |   6|   0|   10|          4|
    |pool_window_0_V_57_reg_3155                  |   6|   0|   10|          4|
    |pool_window_0_V_59_reg_3190                  |   6|   0|   10|          4|
    |pool_window_0_V_61_reg_3225                  |   6|   0|   10|          4|
    |pool_window_0_V_63_reg_3260                  |   6|   0|   10|          4|
    |pool_window_0_V_65_reg_3295                  |   6|   0|   10|          4|
    |pool_window_0_V_67_reg_3330                  |   6|   0|   10|          4|
    |pool_window_0_V_69_reg_3365                  |   6|   0|   10|          4|
    |pool_window_0_V_71_reg_3400                  |   6|   0|   10|          4|
    |pool_window_0_V_73_reg_3435                  |   6|   0|   10|          4|
    |pool_window_0_V_75_reg_3470                  |   6|   0|   10|          4|
    |pool_window_0_V_77_reg_3505                  |   6|   0|   10|          4|
    |pool_window_0_V_reg_2980                     |   6|   0|   10|          4|
    |pool_window_1_V_49_reg_3020                  |   6|   0|   10|          4|
    |pool_window_1_V_51_reg_3055                  |   6|   0|   10|          4|
    |pool_window_1_V_53_reg_3090                  |   6|   0|   10|          4|
    |pool_window_1_V_55_reg_3125                  |   6|   0|   10|          4|
    |pool_window_1_V_57_reg_3160                  |   6|   0|   10|          4|
    |pool_window_1_V_59_reg_3195                  |   6|   0|   10|          4|
    |pool_window_1_V_61_reg_3230                  |   6|   0|   10|          4|
    |pool_window_1_V_63_reg_3265                  |   6|   0|   10|          4|
    |pool_window_1_V_65_reg_3300                  |   6|   0|   10|          4|
    |pool_window_1_V_67_reg_3335                  |   6|   0|   10|          4|
    |pool_window_1_V_69_reg_3370                  |   6|   0|   10|          4|
    |pool_window_1_V_71_reg_3405                  |   6|   0|   10|          4|
    |pool_window_1_V_73_reg_3440                  |   6|   0|   10|          4|
    |pool_window_1_V_75_reg_3475                  |   6|   0|   10|          4|
    |pool_window_1_V_77_reg_3510                  |   6|   0|   10|          4|
    |pool_window_1_V_reg_2985                     |   6|   0|   10|          4|
    |pool_window_2_V_49_reg_3025                  |   6|   0|   10|          4|
    |pool_window_2_V_51_reg_3060                  |   6|   0|   10|          4|
    |pool_window_2_V_53_reg_3095                  |   6|   0|   10|          4|
    |pool_window_2_V_55_reg_3130                  |   6|   0|   10|          4|
    |pool_window_2_V_57_reg_3165                  |   6|   0|   10|          4|
    |pool_window_2_V_59_reg_3200                  |   6|   0|   10|          4|
    |pool_window_2_V_61_reg_3235                  |   6|   0|   10|          4|
    |pool_window_2_V_63_reg_3270                  |   6|   0|   10|          4|
    |pool_window_2_V_65_reg_3305                  |   6|   0|   10|          4|
    |pool_window_2_V_67_reg_3340                  |   6|   0|   10|          4|
    |pool_window_2_V_69_reg_3375                  |   6|   0|   10|          4|
    |pool_window_2_V_71_reg_3410                  |   6|   0|   10|          4|
    |pool_window_2_V_73_reg_3445                  |   6|   0|   10|          4|
    |pool_window_2_V_75_reg_3480                  |   6|   0|   10|          4|
    |pool_window_2_V_77_reg_3515                  |   6|   0|   10|          4|
    |pool_window_2_V_reg_2990                     |   6|   0|   10|          4|
    |pool_window_3_V_49_reg_3030                  |   6|   0|   10|          4|
    |pool_window_3_V_51_reg_3065                  |   6|   0|   10|          4|
    |pool_window_3_V_53_reg_3100                  |   6|   0|   10|          4|
    |pool_window_3_V_55_reg_3135                  |   6|   0|   10|          4|
    |pool_window_3_V_57_reg_3170                  |   6|   0|   10|          4|
    |pool_window_3_V_59_reg_3205                  |   6|   0|   10|          4|
    |pool_window_3_V_61_reg_3240                  |   6|   0|   10|          4|
    |pool_window_3_V_63_reg_3275                  |   6|   0|   10|          4|
    |pool_window_3_V_65_reg_3310                  |   6|   0|   10|          4|
    |pool_window_3_V_67_reg_3345                  |   6|   0|   10|          4|
    |pool_window_3_V_69_reg_3380                  |   6|   0|   10|          4|
    |pool_window_3_V_71_reg_3415                  |   6|   0|   10|          4|
    |pool_window_3_V_73_reg_3450                  |   6|   0|   10|          4|
    |pool_window_3_V_75_reg_3485                  |   6|   0|   10|          4|
    |pool_window_3_V_77_reg_3520                  |   6|   0|   10|          4|
    |pool_window_3_V_reg_2995                     |   6|   0|   10|          4|
    |sX_1                                         |  32|   0|   32|          0|
    |sY_1                                         |  32|   0|   32|          0|
    |select_ln222_reg_2783                        |  32|   0|   32|          0|
    |select_ln227_reg_2774                        |  32|   0|   32|          0|
    |shift_buffer_1_0_V_reg_2788                  |   6|   0|    6|          0|
    |shift_buffer_1_10_V_reg_2848                 |   6|   0|    6|          0|
    |shift_buffer_1_11_V_reg_2854                 |   6|   0|    6|          0|
    |shift_buffer_1_12_V_reg_2860                 |   6|   0|    6|          0|
    |shift_buffer_1_13_V_reg_2866                 |   6|   0|    6|          0|
    |shift_buffer_1_14_V_reg_2872                 |   6|   0|    6|          0|
    |shift_buffer_1_15_V_reg_2878                 |   6|   0|    6|          0|
    |shift_buffer_1_1_V_reg_2794                  |   6|   0|    6|          0|
    |shift_buffer_1_2_V_reg_2800                  |   6|   0|    6|          0|
    |shift_buffer_1_3_V_reg_2806                  |   6|   0|    6|          0|
    |shift_buffer_1_4_V_reg_2812                  |   6|   0|    6|          0|
    |shift_buffer_1_5_V_reg_2818                  |   6|   0|    6|          0|
    |shift_buffer_1_6_V_reg_2824                  |   6|   0|    6|          0|
    |shift_buffer_1_7_V_reg_2830                  |   6|   0|    6|          0|
    |shift_buffer_1_8_V_reg_2836                  |   6|   0|    6|          0|
    |shift_buffer_1_9_V_reg_2842                  |   6|   0|    6|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    |tmp_data_0_V_reg_3540                        |  16|   0|   16|          0|
    |tmp_data_10_V_reg_3590                       |  16|   0|   16|          0|
    |tmp_data_11_V_reg_3595                       |  16|   0|   16|          0|
    |tmp_data_12_V_reg_3600                       |  16|   0|   16|          0|
    |tmp_data_13_V_reg_3605                       |  16|   0|   16|          0|
    |tmp_data_14_V_reg_3610                       |  16|   0|   16|          0|
    |tmp_data_15_V_reg_3615                       |  16|   0|   16|          0|
    |tmp_data_1_V_reg_3545                        |  16|   0|   16|          0|
    |tmp_data_2_V_reg_3550                        |  16|   0|   16|          0|
    |tmp_data_3_V_reg_3555                        |  16|   0|   16|          0|
    |tmp_data_4_V_reg_3560                        |  16|   0|   16|          0|
    |tmp_data_5_V_reg_3565                        |  16|   0|   16|          0|
    |tmp_data_6_V_reg_3570                        |  16|   0|   16|          0|
    |tmp_data_7_V_reg_3575                        |  16|   0|   16|          0|
    |tmp_data_8_V_reg_3580                        |  16|   0|   16|          0|
    |tmp_data_9_V_reg_3585                        |  16|   0|   16|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1326|   0| 1582|        256|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|start_out                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|start_write               | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config9> | return value |
|data_V_data_0_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_0_V                       |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_0_V                       |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                       data_V_data_0_V                       |    pointer   |
|data_V_data_1_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_1_V                       |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_1_V                       |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                       data_V_data_1_V                       |    pointer   |
|data_V_data_2_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_2_V                       |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_2_V                       |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                       data_V_data_2_V                       |    pointer   |
|data_V_data_3_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_3_V                       |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_3_V                       |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                       data_V_data_3_V                       |    pointer   |
|data_V_data_4_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_4_V                       |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_4_V                       |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                       data_V_data_4_V                       |    pointer   |
|data_V_data_5_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_5_V                       |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_5_V                       |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                       data_V_data_5_V                       |    pointer   |
|data_V_data_6_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_6_V                       |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_6_V                       |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                       data_V_data_6_V                       |    pointer   |
|data_V_data_7_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_7_V                       |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_7_V                       |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                       data_V_data_7_V                       |    pointer   |
|data_V_data_8_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_8_V                       |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_8_V                       |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                       data_V_data_8_V                       |    pointer   |
|data_V_data_9_V_dout      |  in |    6|   ap_fifo  |                       data_V_data_9_V                       |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_9_V                       |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                       data_V_data_9_V                       |    pointer   |
|data_V_data_10_V_dout     |  in |    6|   ap_fifo  |                       data_V_data_10_V                      |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_10_V                      |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                       data_V_data_10_V                      |    pointer   |
|data_V_data_11_V_dout     |  in |    6|   ap_fifo  |                       data_V_data_11_V                      |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_11_V                      |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                       data_V_data_11_V                      |    pointer   |
|data_V_data_12_V_dout     |  in |    6|   ap_fifo  |                       data_V_data_12_V                      |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_12_V                      |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                       data_V_data_12_V                      |    pointer   |
|data_V_data_13_V_dout     |  in |    6|   ap_fifo  |                       data_V_data_13_V                      |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_13_V                      |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                       data_V_data_13_V                      |    pointer   |
|data_V_data_14_V_dout     |  in |    6|   ap_fifo  |                       data_V_data_14_V                      |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_14_V                      |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                       data_V_data_14_V                      |    pointer   |
|data_V_data_15_V_dout     |  in |    6|   ap_fifo  |                       data_V_data_15_V                      |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_15_V                      |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                       data_V_data_15_V                      |    pointer   |
|res_V_data_0_V_din        | out |   16|   ap_fifo  |                        res_V_data_0_V                       |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_0_V                       |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                        res_V_data_0_V                       |    pointer   |
|res_V_data_1_V_din        | out |   16|   ap_fifo  |                        res_V_data_1_V                       |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_1_V                       |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                        res_V_data_1_V                       |    pointer   |
|res_V_data_2_V_din        | out |   16|   ap_fifo  |                        res_V_data_2_V                       |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_2_V                       |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                        res_V_data_2_V                       |    pointer   |
|res_V_data_3_V_din        | out |   16|   ap_fifo  |                        res_V_data_3_V                       |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_3_V                       |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                        res_V_data_3_V                       |    pointer   |
|res_V_data_4_V_din        | out |   16|   ap_fifo  |                        res_V_data_4_V                       |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_4_V                       |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                        res_V_data_4_V                       |    pointer   |
|res_V_data_5_V_din        | out |   16|   ap_fifo  |                        res_V_data_5_V                       |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_5_V                       |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                        res_V_data_5_V                       |    pointer   |
|res_V_data_6_V_din        | out |   16|   ap_fifo  |                        res_V_data_6_V                       |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_6_V                       |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                        res_V_data_6_V                       |    pointer   |
|res_V_data_7_V_din        | out |   16|   ap_fifo  |                        res_V_data_7_V                       |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_7_V                       |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                        res_V_data_7_V                       |    pointer   |
|res_V_data_8_V_din        | out |   16|   ap_fifo  |                        res_V_data_8_V                       |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_8_V                       |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                        res_V_data_8_V                       |    pointer   |
|res_V_data_9_V_din        | out |   16|   ap_fifo  |                        res_V_data_9_V                       |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_9_V                       |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                        res_V_data_9_V                       |    pointer   |
|res_V_data_10_V_din       | out |   16|   ap_fifo  |                       res_V_data_10_V                       |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_10_V                       |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                       res_V_data_10_V                       |    pointer   |
|res_V_data_11_V_din       | out |   16|   ap_fifo  |                       res_V_data_11_V                       |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_11_V                       |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                       res_V_data_11_V                       |    pointer   |
|res_V_data_12_V_din       | out |   16|   ap_fifo  |                       res_V_data_12_V                       |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_12_V                       |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                       res_V_data_12_V                       |    pointer   |
|res_V_data_13_V_din       | out |   16|   ap_fifo  |                       res_V_data_13_V                       |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_13_V                       |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                       res_V_data_13_V                       |    pointer   |
|res_V_data_14_V_din       | out |   16|   ap_fifo  |                       res_V_data_14_V                       |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_14_V                       |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                       res_V_data_14_V                       |    pointer   |
|res_V_data_15_V_din       | out |   16|   ap_fifo  |                       res_V_data_15_V                       |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_15_V                       |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                       res_V_data_15_V                       |    pointer   |
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

