// Seed: 484398066
`define pp_14 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  input id_12;
  input id_11;
  inout id_10;
  input id_9;
  inout id_8;
  output id_7;
  output id_6;
  input id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  assign id_13 = 1;
endmodule
`timescale 1 ps / 1ps
module module_1 (
    output id_0,
    input logic id_1,
    output id_2
);
  assign id_4 = id_8 - 1'b0;
endmodule
