;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @121, 103
	SLT 20, @12
	ADD @130, 9
	ADD @130, 9
	ADD @130, 9
	ADD @130, 9
	SUB @30, 22
	SUB @-127, 100
	ADD @30, 20
	SPL 0, <-22
	JMP <30, <20
	SUB @30, 22
	JMP <30, <20
	ADD @30, 20
	SUB @30, 22
	ADD @30, 20
	MOV -1, <-20
	MOV -1, <-20
	ADD #270, <1
	SUB @-127, 100
	ADD 300, 50
	SUB @30, @82
	SLT 20, @12
	ADD 300, 50
	SUB #830, @82
	ADD #270, <1
	CMP 12, @10
	ADD 10, 50
	SUB -207, <-120
	ADD #270, <1
	ADD 10, 50
	ADD #270, <1
	CMP 12, @10
	ADD -702, 10
	ADD #270, <1
	CMP 12, @10
	CMP @127, 106
	SLT 20, @12
	CMP -207, <-120
	SUB @-127, 100
	SLT 0, -22
	CMP -207, <-120
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	ADD @130, 9
	ADD @130, 9
	ADD @130, 9
