// Seed: 1856599551
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_13;
  always begin
    id_13 <= id_3 - 1;
  end
  wire id_14, id_15, id_16;
  assign id_14 = id_8;
endmodule
module module_1 (
    input tri id_0
);
  assign id_2 = 1'b0;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
