
@Article{akram_enabling_2021,
  title		= {Enabling {Design} {Space} {Exploration} for {RISC}-{V} {Secure} {Compute} {Environments}},
  author	= {Akram, Ayaz and Akella, Venkatesh and Peisert, Sean and Lowe-Power, Jason},
  journal	= {Lawrence Berkeley National Laboratory},
  year		= {2021},
  _pages	= {8},
}

@Article{altaf2017logca,
  title		= {{LogCA: A High-Level Performance Model for Hardware Accelerators}},
  author	= {Altaf, Muhammad Shoaib Bin and Wood, David A},
  journal	= {ACM SIGARCH Computer Architecture News},
  _volume	= {45},
  _number	= {2},
  _pages	= {375--388},
  year		= {2017},
  publisher	= {ACM New York, NY, USA}
}

@Article{asanovic_rocket_2016,
  title		= {{The Rocket Chip Generator}},
  author	= {Asanovic, Krste and Avizienis, Rimas and Bachrach, Jonathan and Beamer, Scott and Biancolin, David and Celio, Christopher and Cook, Henry and Dabbelt, Daniel and Hauser, John and Izraelevitz, Adam and others},
  journal	= {EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-17},
  year		= {2016}
}

@Article{ascia_ga-based_2004,
  title 	= {A {GA}-{Based} {Design} {Space} {Exploration} {Framework} for {Parameterized} {System}-{On}-{A}-{Chip} {Platforms}},
  _title    = {A GA-based design space exploration framework for parameterized system-on-a-chip platforms},
  _volume	= {8},
  _number	= {4},
  journal	= {IEEE Transactions on Evolutionary Computation},
  author    = {Ascia, Giuseppe and Catania, Vincenzo and Palesi, Maurizio},
  _month	= aug,
  publisher = {IEEE},
  year		= {2004},
  _pages	= {329--346},
}

@InProceedings{aung_rapid_2015,
  address	= {Singapore, Singapore},
  _title	= {Rapid estimation of {DSPs} utilization for efficient high-level synthesis},
  title		= {{Rapid Estimation of {DSPs} Utilization for Efficient High-Level Synthesis}},
  _booktitle	= {2015 {IEEE} {International} {Conference} on {Digital} {Signal} {Processing} ({DSP})},
  booktitle	= {{International} {Conference} on {Digital} {Signal} {Processing} ({DSP})},
  publisher	= {IEEE},
  author	= {Aung, Yan Lin and Lam, Siew-Kei and Srikanthan, Thambipillai},
  month		= jul,
  year		= {2015},
  _pages	= {1261--1265},
}

@InProceedings{awais_ldax_2021,
  address	= {Virtual Event USA},
  title		= {{LDAX}: {A} {Learning}-based {Fast} {Design} {Space} {Exploration} {Framework} for {Approximate} {Circuit} {Synthesis}},
  booktitle	= {Proceedings of the 2021 on {Great} {Lakes} {Symposium} on {VLSI}},
  publisher	= {ACM},
  author	= {Awais, Muhammad and Ghasemzadeh Mohammadi, Hassan and Platzner, Marco},
  month		= jun,
  year		= {2021},
  _pages	= {27--32},
}

@InProceedings{baaij_clash_2010,
  address	= {Lille, France},
  title		= {C{laSH}: {Structural} {Descriptions} of {Synchronous} {Hardware} {Using} {Haskell}},
  booktitle	= {2010 13th {Euromicro} {Conference} on {Digital} {System} {Design}: {Architectures}, {Methods} and {Tools}},
  publisher	= {IEEE},
  author	= {Baaij, Christiaan and Kooijman, Matthijs and Kuper, Jan and Boeijink, Arjan and Gerards, Marco},
  month		= sep,
  year		= {2010},
  _pages	= {714--721},
}

@InProceedings{bachrach_chisel_2012,
  author	= {J. {Bachrach} and H. {Vo} and B. {Richards} and Y. {Lee} and A. {Waterman} and R {Avižienis} and J. {Wawrzynek} and K. {Asanović}},
  booktitle	= {DAC Design Automation Conference 2012},
  title		= {Chisel: Constructing hardware in a Scala embedded language},
  year		= {2012},
  _pages	= {1212-1221},
  month		= {June}
}

@InProceedings{bai_boom-explorer_2021,
  title		= {{BOOM}-{Explorer}: {RISC}-{V} {BOOM} {Microarchitecture} {Design} {Space} {Exploration} {Framework}},
  author    = {Bai, Chen and Sun, Qi and Zhai, Jianwang and Ma, Yuzhe and Yu, Bei and Wong, Martin DF},
  booktitle = {IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  _pages     = {1--9},
  year		= {2021}
}

@Article{bannwart_perina_fast_2021,
  title		= {Fast {Resource} and {Timing} {Aware} {Design} {Optimisation} for {High}-{Level} {Synthesis}},
  journal	= {IEEE Transactions on Computers},
  author	= {Bannwart Perina, Andre and Silitonga, Arthur and Becker, Jurgen and Bonato, Vanderlei},
  year		= {2021},
  _pages	= {1--1},
}

@InProceedings{barbareschi_automatic_2016,
  address	= {Crans-Montana, Switzerland},
  title		= {Automatic {Design} {Space} {Exploration} of {Approximate} {Algorithms} for {Big} {Data} {Applications}},
  booktitle	= {2016 30th {International} {Conference} on {Advanced} {Information} {Networking} and {Applications} {Workshops} ({WAINA})},
  publisher	= {IEEE},
  author	= {Barbareschi, Mario and Iannucci, Federico and Mazzeo, Antonino},
  month		= mar,
  year		= {2016},
  _pages	= {40--45},
}

@Article{barone_multi-objective_2021,
  title		= {Multi-{Objective} {Application}-{Driven} {Approximate} {Design} {Method}},
  _volume	= {9},
  journal	= {IEEE Access},
  author	= {Barone, Salvatore and Traiola, Marcello and Barbareschi, Mario and Bosio, Alberto},
  year		= {2021},
  _publisher = {IEEE},
  _pages	= {86975--86993},
}

@InProceedings{bjureus_fpga_2002,
  title		= {{FPGA} {Resource} and {Timing} {Estimation} from {Matlab} {Execution} {Traces}},
  author    = {Bjur{\'e}us, Per and Millberg, Mikael and Jantsch, Axel},
  booktitle = {Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No. 02TH8627)},
  _pages    ={31--36},
  organization  = {IEEE},
  year		= {2002},
}

@Article{box1958note,
  title		= {A note on the generation of random normal deviates},
  author	= {Box, George EP},
  journal	= {Ann. Math. Statist.},
  _volume	= {29},
  _pages	= {610--611},
  year		= {1958}
}

@Article{bruant_towards_2021,
  title		= {Towards {Agile} {Hardware} {Designs} with {Chisel}: a {Network} {Use}-case},
  journal	= {IEEE Design \& Test},
  author	= {Bruant, Jean and Horrein, Pierre-Henri and Muller, Olivier and Groleat, Tristan and Petrot, Frederic},
  year		= {2021},
  _pages	= {1--1},
}

@InProceedings{calborean_automatic_2010,
  _title	= {An automatic design space exploration framework for multicore architecture optimizations},
  title		= {{An Automatic Design Space Exploration Framework for Multicore Architecture Optimizations}},
  booktitle = {9th RoEduNet IEEE International Conference},
  author	= {Calborean, Horia and Vmtan, Lucian},
  year		= {2010},
  _pages    = {202--207},
  organization  = {IEEE}
}

@InProceedings{canis2011legup,
  title		= {{LegUp: high-level synthesis for FPGA-based processor/accelerator systems}},
  author	= {Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H and Brown, Stephen and Czajkowski, Tomasz},
  booktitle	= {{Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays}},
  _pages	= {33--36},
  year		= {2011}
}

@InProceedings{castro-godinez_axhls_2020,
  address	= {Virtual Event USA},
  title		= {{AxHLS}: design space exploration and high-level synthesis of approximate accelerators using approximate functional units and analytical models},
  author    = {Castro-God{\'\i}nez, Jorge and Mateus-Vargas, Juli{\'a}n and Shafique, Muhammad and Henkel, J{\"o}rg},
  booktitle = {2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)},
  _pages    = {1--9},
  year      = {2020},
  organization  = {IEEE}
}

@InProceedings{caulfield_cloud-scale_2016,
  _title    = {A cloud-scale acceleration architecture},
  title     = {{A Cloud-scale Acceleration Architecture}},
  author    = {Caulfield, Adrian M and Chung, Eric S and Putnam, Andrew and Angepat, Hari and Fowers, Jeremy and Haselman, Michael and Heil, Stephen and Humphrey, Matt and Kaur, Puneet and Kim, Joo-Young and others},
  booktitle = {2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  _pages    = {1--13},
  year      = {2016},
  organization  = {IEEE}
}

@Article{celio_berkeley_2015,
  title	= {The {Berkeley} {Out}-of-{Order} {Machine} ({BOOM}): {An} {Industry}-{Competitive}, {Synthesizable}, {Parameterized} {RISC}-{V} {Processor}},
  _title     = {The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor},
  author	= {Celio, Christopher and Patterson, David A and Asanović, Krste},
  journal   = {EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2015-167},
  year		= {2015},
  _pages	= {5}
}

@Misc{chipyard_berkeley,
  author	= {{Berkeley Architecture Research}},
  title		= {{Chipyard project}},
  year		= {2021},
  howpublished	= "\url{https://chipyard.readthedocs.io/en/latest/index.html}",
  note		= {[ONLINE] Last accessed on 10th november, 2021}
}

@Misc{chisel_cheatsheet_2021,
  author	= {Berkeley},
  title		= {{Chisel3 Cheat Sheet}},
  year		= {2021},
  howpublished	= "\url{https://github.com/freechipsproject/chisel-cheatsheet/releases/latest/download/chisel_cheatsheet.pdf}",
  note		= {[ONLINE] Last accessed on 10th november, 2021}
}

@InProceedings{cook_diplomatic_2017,
  title		= {Diplomatic {Design} {Patterns}: {A} {TileLink} {Case} {Study}},
  author	= {Cook, Henry and Terpstra, Wesley and Lee, Yunsup},
  booktitle = {1st Workshop on Computer Architecture Research with RISC-V},
  year		= {2017}
}
@article{delomier_model-based_2020,
  TITLE     = {{Model-based Design of Hardware SC Polar Decoders for FPGAs}},
  AUTHOR    = {Delomier, Yann and Le Gal, Bertrand and Crenne, Jeremie and Jego, Christophe },
  JOURNAL   = {{ACM Transactions on Reconfigurable Technology and Systems (TRETS)}},
  PUBLISHER = {{ACM}},
  _VOLUME   = {13},
  _NUMBER   = {2},
  YEAR      = {2020},
  MONTH     = May,
}

@InProceedings{deng_accurate_2008,
  address	= {Las Vegas, NV, USA},
  _title	= {Accurate models for estimating area and power of {FPGA} implementations},
  title		= {{Accurate Models for Estimating Area and Power of {FPGA} Implementations}},
  booktitle	= {2008 {IEEE} {International} {Conference} on {Acoustics}, {Speech} and {Signal} {Processing}},
  publisher	= {IEEE},
  author	= {Deng, Lanping and Sobti, Kanwaldeep and Chakrabarti, Chaitali},
  month		= mar,
  year		= {2008},
  _pages	= {1417--1420},
}

@InProceedings{di_tucci_architectural_2017,
  address	= {Lausanne, Switzerland},
  title		= {Architectural optimizations for high performance and energy efficient {Smith}-{Waterman} implementation on {FPGAs} using {OpenCL}},
  booktitle	= {Design, {Automation} \& {Test} in {Europe} {Conference} \& {Exhibition} ({DATE}), 2017},
  publisher	= {IEEE},
  author	= {Di Tucci, Lorenzo and O'Brien, Kenneth and Blott, Michaela and Santambrogio, Marco D.},
  month		= mar,
  year		= {2017},
  _pages	= {716--721},
}

@InProceedings{dong_liu_efficient_2016,
  address	= {Lausanne, Switzerland},
  title		= {Efficient and reliable {High}-{Level} {Synthesis} {Design} {Space} {Explorer} for {FPGAs}},
  _volume	= {1},
  booktitle	= {2016 26th {International} {Conference} on {Field} {Programmable} {Logic} and {Applications} ({FPL})},
  publisher	= {IEEE},
  author	= {{Dong Liu} and Schafer, Benjamin Carrion},
  month		= aug,
  year		= {2016},
  _pages	= {1--8},
}

@InProceedings{ferres2020chisel,
  title		= {{Chisel} {Usecase}: {Designing} {General} {Matrix} {Multiply} for {FPGA}},
  author	= {Ferres, Bruno and Muller, Olivier and Rousseau, Fr{\'e}d{\'e}ric},
  booktitle	= {International Symposium on Applied Reconfigurable Computing},
  _pages	= {61--72},
  year		= {2020},
  organization	= {Springer}
}

@InProceedings{ferres_2021_integrating,
  title		= {{Integrating Quick Resource Estimators in Hardware Construction Framework for Design Space Exploration}},
  author	= {Ferres, Bruno and Muller, Olivier and Rousseau, Fr{\'e}d{\'e}ric},
  booktitle	= {International Workshop on Rapid System Prototyping},
  year		= {2021}
}

@Misc{ferres_benchmark_2021,
  author	= {Ferres, Bruno and Muller, Olivier and Rousseau, Frédéric},
  title		= {{A Chisel based Exploration Benchmark}},
  howpublished	= "\url{https://gricad-gitlab.univ-grenoble-alpes.fr/tima/sls/projects/qece-benchmark}",
  note		= {[ONLINE] Last accessed on 3rd novembre, 2021},
  year		= {2021}
}

@Misc{ferres_qece_2021,
  author	= {Ferres, Bruno and Muller, Olivier and Rousseau, Frédéric},
  title		= {{QECE: Quick Exploration using Chisel Estimations}},
  howpublished	= "\url{https://gricad-gitlab.univ-grenoble-alpes.fr/tima/sls/projects/qece}",
  note		= {[ONLINE] Last accessed on 3rd novembre, 2021},
  year		= {2021}
}

@Article{ferretti_leveraging_2020,
  title		= {Leveraging {Prior} {Knowledge} for {Effective} {Design}-{Space} {Exploration} in {High}-{Level} {Synthesis}},
  _volume	= {39},
  _number	= {11},
  journal	= {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  author	= {Ferretti, Lorenzo and Kwon, Jihye and Ansaloni, Giovanni and Guglielmo, Giuseppe Di and Carloni, Luca P. and Pozzi, Laura},
  month		= nov,
  year		= {2020},
  _pages	= {3736--3747},
}

@InProceedings{fresse2014mathematical,
  title     = {{Mathematical models applied to on-chip network on FPGA for resource estimation}},
  author    = {Fresse, Virginie and Combes, Catherine and Belhasseb, Hatem},
  booktitle = {2014 IEEE 17th International Conference on Computational Science and Engineering},
  _pages    = {496--504},
  year      = {2014},
  organization  = {IEEE}
}

@InProceedings{gao_automatically_2016,
  address	= {Monterey California USA},
  title		= {Automatically {Optimizing} the {Latency}, {Area}, and {Accuracy} of {C} {Programs} for {High}-{Level} {Synthesis}},
  booktitle	= {Proceedings of the 2016 {ACM}/{SIGDA} {International} {Symposium} on {Field}-{Programmable} {Gate} {Arrays}},
  publisher	= {ACM},
  author	= {Gao, Xitong and Wickerson, John and Constantinides, George A.},
  month		= feb,
  year		= {2016},
  _pages	= {234--243},
}

@Article{geng_high-speed_2021,
  title		= {High-{Speed} {Adder} {Design} {Space} {Exploration} via {Graph} {Neural} {Processes}},
  journal	= {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  author	= {Geng, Hao and Ma, Yuzhe and Xu, Qi and Miao, Jin and Roy, Subhendu and Yu, Bei},
  year		= {2021},
  _pages	= {1--1},
}

@Misc{gerez_fft_2012,
  author	= {Gerez, Sabih H.},
  title		= {{Pipeline Implementations of the Fast Fourier Transform (FFT)}},
  howpublished	= "\url{http://sabihgerez.com/ut/sendfile/sendfile.php/idsp-fft.pdf?sendfile=idsp-fft.pdf}",
  year		= {2012},
  note		= {[ONLINE] Last accessed on 21st september, 2021}
}

@Misc{google_tpu_2018,
  author	= {Lockhart, Derek and Twigg, Stephen},
  title		= {Experiences {Building} {Edge} {TPU} with {Chisel}},
  howpublished	= "\url{https://www.youtube.com/watch?v=x85342Cny8c}",
  year		= {2018},
  note		= {[ONLINE] Last accessed on 12nd october, 2021}
}

@Article{gressl_design_2021,
  title		= {Design {Space} {Exploration} for {Secure} {IoT} {Devices} and {Cyber}-{Physical} {Systems}},
  _volume	= {20},
  _number	= {4},
  journal	= {ACM Transactions on Embedded Computing Systems},
  author	= {Gressl, Lukas and Steger, Christian and Neffe, Ulrich},
  month		= jun,
  year		= {2021},
  _pages	= {1--24},
}

@InProceedings{herve_data_2005,
  _address	= {Athens, Greece},
  title		= {Data wordlength optimization for {FPGA} synthesis},
  _volume	= {1},
  booktitle	= {{IEEE} {Workshop} on {Signal} {Processing} {Systems} {Design} and {Implementation}, 2005.},
  organization	= {IEEE},
  author    = {Herve, Nicolas and Menard, Daniel and Sentieys, Olivier},
  year		= {2005},
  _pages	= {623--628},
}

@InCollection{hutchison_system_2004,
  address	= {Berlin, Heidelberg},
  title		= {A {System} {Level} {Resource} {Estimation} {Tool} for {FPGAs}},
  booktitle	= {Field {Programmable} {Logic} and {Application}},
  publisher	= {Springer Berlin Heidelberg},
  author	= {Shi, Changchun and Hwang, James and McMillan, Scott and Root, Ann and Singh, Vinay},
  _editor	= {Hutchison, David and Kanade, Takeo and Kittler, Josef and Kleinberg, Jon M. and Mattern, Friedemann and Mitchell, John C. and Naor, Moni and Nierstrasz, Oscar and Pandu Rangan, C. and Steffen, Bernhard and Sudan, Madhu and Terzopoulos, Demetri and Tygar, Dough and Vardi, Moshe Y. and Weikum, Gerhard and Becker, Jürgen and Platzner, Marco and Vernalde, Serge},
  year		= {2004},
  _note		= {Series Title: Lecture notes in Computer Science},
  _pages	= {424--433},
}

@Misc{intel_power_2021,
  author	= {Intel},
  title		= {{Intel Early Power Estimator}},
  howpublished	= "\url{https://www.intel.com/content/www/us/en/support/programmable/support-resources/power/pow-powerplay.html}",
  year		= {2021},
  note		= {[ONLINE] Last accessed on 27th october, 2021}
}

@InProceedings{izraelevitz_2017_reusability,
  author	= {A. Izraelevitz and J. Koenig and P. Li and R. Lin and A. Wang and A. Magyar and D. Kim and C. Schmidt and C. Markley and J. Lawson and J. Bachrach},
  booktitle	= {2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  title		= {{Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations}},
  year		= {2017},
  _pages	= {209-216},
  month		= {Nov}
}

@InProceedings{jaic2015enhancing,
  title		= {{Enhancing Hardware Design Flows with MyHDL}},
  author	= {Jaic, Keerthan and Smith, Melissa C},
  booktitle	= {Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  _pages	= {28--31},
  year		= {2015}
}

@InProceedings{kapre_survey_2016,
  address	= {Lausanne, Switzerland},
  title		= {{Survey of domain-specific languages for {FPGA} computing}},
  booktitle	= {2016 26th {International} {Conference} on {Field} {Programmable} {Logic} and {Applications} ({FPL})},
  publisher	= {IEEE},
  author	= {Kapre, Nachiket and Bayliss, Samuel},
  month		= aug,
  year		= {2016},
  _pages	= {1--12},
}

@InProceedings{koeplinger_spatial_2018,
  title     = {{Spatial: A Language and Compiler for Application Accelerators}},
  author    = {Koeplinger, David and Feldman, Matthew and Prabhakar, Raghu and Zhang, Yaqi and Hadjis, Stefan and Fiszel, Ruben and Zhao, Tian and Nardi, Luigi and Pedram, Ardavan and Kozyrakis, Christos and others},
  booktitle = {Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation},
  _pages    = {296--311},
  year      = {2018}
}

@InProceedings{kristien_high-level_2019,
  address	= {Phoenix, AZ, USA},
  title		= {High-level synthesis of functional patterns with {Lift}},
  _volume	= {1},
  booktitle	= {Proceedings of the 6th {ACM} {SIGPLAN} {International} {Workshop} on {Libraries}, {Languages} and {Compilers} for {Array} {Programming} - {ARRAY} 2019},
  publisher	= {ACM Press},
  author	= {Kristien, Martin and Bodin, Bruno and Steuwer, Michel and Dubach, Christophe},
  year		= {2019},
  _pages	= {35--45},
}

@InProceedings{kwon_transfer_2020,
  address	= {Virtual Event Iceland},
  title		= {Transfer {Learning} for {Design}-{Space} {Exploration} with {High}-{Level} {Synthesis}},
  booktitle	= {Proceedings of the 2020 {ACM}/{IEEE} {Workshop} on {Machine} {Learning} for {CAD}},
  publisher	= {ACM},
  author	= {Kwon, Jihye and Carloni, Luca P.},
  month		= nov,
  year		= {2020},
  _pages	= {163--168},
}

@Article{lecun_gradient-based_1998,
  title     = {Gradient-based learning applied to document recognition},
  author    = {LeCun, Yann and Bottou, L{\'e}on and Bengio, Yoshua and Haffner, Patrick},
  journal   = {Proceedings of the IEEE},
  _volume   = {86},
  _number   = {11},
  _pages    = {2278--2324},
  year      = {1998},
  publisher = {IEEE}
}

@TechReport{li_2016_specification,
  author	= {Li, Patrick S. and Izraelevitz, Adam M. and Bachrach, Jonathan},
  title		= {Specification for the FIRRTL Language},
  institution	= {EECS Department, University of California, Berkeley},
  year		= {2016},
  month		= {Feb},
  url		= {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-9.html},
  number	= {UCB/EECS-2016-9}
}

@InProceedings{li_resource-aware_2015,
  address	= {Monterey California USA},
  title		= {Resource-{Aware} {Throughput} {Optimization} for {High}-{Level} {Synthesis}},
  booktitle	= {Proceedings of the 2015 {ACM}/{SIGDA} {International} {Symposium} on {Field}-{Programmable} {Gate} {Arrays}},
  publisher	= {ACM},
  author	= {Li, Peng and Zhang, Peng and Pouchet, Louis-Noel and Cong, Jason},
  month		= feb,
  year		= {2015},
  _pages	= {200--209},
}

@InProceedings{lin_hl-pow_2020,
  address	= {Beijing, China},
  title		= {{HL}-{Pow}: {A} {Learning}-{Based} {Power} {Modeling} {Framework} for {High}-{Level} {Synthesis}},
  booktitle	= {2020 25th {Asia} and {South} {Pacific} {Design} {Automation} {Conference} ({ASP}-{DAC})},
  publisher	= {IEEE},
  author	= {Lin, Zhe and Zhao, Jieru and Sinha, Sharad and Zhang, Wei},
  month		= jan,
  year		= {2020},
  _pages	= {574--580},
}

@InProceedings{liu2019accelerating,
  title		= {Accelerating FPGA prototyping through predictive model-based HLS design space exploration},
  author	= {Liu, Shuangnan and Lau, Francis CM and Schafer, Benjamin Carrion},
  booktitle	= {2019 56th ACM/IEEE Design Automation Conference (DAC)},
  _pages	= {1--6},
  year		= {2019},
  organization	= {IEEE}
}

@InProceedings{liu_learning-based_2013,
  address	= {Austin, Texas},
  title		= {On learning-based methods for design-space exploration with high-level synthesis},
  _volume	= {1},
  booktitle	= {Proceedings of the 50th {Annual} {Design} {Automation} {Conference} on - {DAC} '13},
  publisher	= {ACM Press},
  author	= {Liu, Hung-Yi and Carloni, Luca P.},
  year		= {2013},
  _pages	= {1},
}

@InProceedings{lo_model-based_2016,
  address	= {Lausanne, Switzerland},
  title		= {Model-based optimization of {High} {Level} {Synthesis} directives},
  _volume	= {1},
  booktitle	= {2016 26th {International} {Conference} on {Field} {Programmable} {Logic} and {Applications} ({FPL})},
  publisher	= {IEEE},
  author	= {Lo, Charles and Chow, Paul},
  month		= aug,
  year		= {2016},
  _pages	= {1--10},
}

@InProceedings{lo_multi-fidelity_2018,
  address	= {Dublin, Ireland},
  title		= {Multi-fidelity {Optimization} for {High}-{Level} {Synthesis} {Directives}},
  _volume	= {1},
  booktitle	= {2018 28th {International} {Conference} on {Field} {Programmable} {Logic} and {Applications} ({FPL})},
  publisher	= {IEEE},
  author	= {Lo, Charles and Chow, Paul},
  month		= aug,
  year		= {2018},
  _pages	= {272--2727},
}

@InProceedings{lockhart_pymtl_2014,
  address	= {Cambridge, United Kingdom},
  title		= {{PyMTL}: {A} {Unified} {Framework} for {Vertically} {Integrated} {Computer} {Architecture} {Research}},
  booktitle	= {2014 47th {Annual} {IEEE}/{ACM} {International} {Symposium} on {Microarchitecture}},
  publisher	= {IEEE},
  author	= {Lockhart, Derek and Zibrat, Gary and Batten, Christopher},
  month		= dec,
  year		= {2014},
  _pages	= {280--292},
}

@InProceedings{mahapatra_machine-learning_2014,
  address	= {San Francisco, CA, USA},
  _title	= {Machine-learning based simulated annealer method for high level synthesis design space exploration},
  title		= {{Machine-Learning Based Simulated Annealer Method for High Level Synthesis Design Space Exploration}},
  booktitle	= {Proceedings of the 2014 {Electronic} {System} {Level} {Synthesis} {Conference} ({ESLsyn})},
  publisher	= {IEEE},
  author	= {Mahapatra, Anushree and Schafer, Benjamin Carrion},
  month		= may,
  year		= {2014},
  _pages	= {1--6},
}

@InProceedings{manuel_model-based_2020,
  address	= {Oslo, Norway},
  title		= {Model-{Based} {Design} {Space} {Exploration} for {Approximate} {Image} {Processing} on {FPGA}},
  booktitle	= {2020 {IEEE} {Nordic} {Circuits} and {Systems} {Conference} ({NorCAS})},
  publisher	= {IEEE},
  author	= {Manuel, Manu and Kreddig, Arne and Conrady, Simon and Anh Vu Doan, Nguyen and Stechele, Walter},
  month		= oct,
  year		= {2020},
  _pages	= {1--7},
}

@Article{meeuws_quipu_2013,
  title		= {Quipu: {A} {Statistical} {Model} for {Predicting} {Hardware} {Resources}},
  _volume	= {6},
  _number	= {1},
  journal	= {ACM Transactions on Reconfigurable Technology and Systems},
  author	= {Meeuws, Roel and Ostadzadeh, S. Arash and Galuzzi, Carlo and Sima, Vlad Mihai and Nane, Razvan and Bertels, Koen},
  month		= may,
  year		= {2013},
  _pages	= {1--25},
}

@InProceedings{meng_adaptive_2016,
  title		= {Adaptive {Threshold} {Non}-{Pareto} {Elimination}: {Re}-thinking {Machine} {Learning} for {System} {Level} {Design} {Space} {Exploration} on {FPGAs}},
  _volume	= {1},
  booktitle	= {Proceedings of the 2016 {Design}, {Automation} \& {Test} in {Europe} {Conference} \& {Exhibition} ({DATE})},
  publisher	= {Research Publishing Services},
  author	= {Meng, Pingfan and Althoff, Alric and Gautier, Quentin and Kastner, Ryan},
  year		= {2016},
  _pages	= {918--923},
}

@InProceedings{milovanovic_highly_2019,
  address	= {Nis, Serbia},
  title		= {A {Highly} {Parametrizable} {Chisel} {HCL} {Generator} of {Single}-{Path} {Delay} {Feedback} {FFT} {Processors}},
  _volume	= {1},
  booktitle	= {2019 {IEEE} 31st {International} {Conference} on {Microelectronics} ({MIEL})},
  publisher	= {IEEE},
  author	= {Milovanovic, V. M. and Petrovic, M. L.},
  month		= sep,
  year		= {2019},
  _pages	= {247--250},
}

@InProceedings{mkhinini_hls_2017,
  author    = {Mkhinini, Asma and Maistri, Paolo and Leveugle, Regis and Tourki, Rached},
  booktitle = {2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS)},
  title     = {{HLS design of a hardware accelerator for Homomorphic Encryption}},
  year      = {2017},
  _pages    = {178-183},
}


@Article{moore_cramming_1965,
  title		= {Cramming more components onto integrated circuits},
  author	= {Moore, Gordon E},
  year		= {1965},
  publisher = {McGraw-Hill New York}
}

@InProceedings{motamedi_design_2016,
  address	= {Macao, Macao},
  title		= {Design space exploration of {FPGA}-based {Deep} {Convolutional} {Neural} {Networks}},
  booktitle	= {2016 21st {Asia} and {South} {Pacific} {Design} {Automation} {Conference} ({ASP}-{DAC})},
  publisher	= {IEEE},
  author	= {Motamedi, Mohammad and Gysel, Philipp and Akella, Venkatesh and Ghiasi, Soheil},
  month		= jan,
  year		= {2016},
  _pages	= {575--580},
}

@InProceedings{nardi_practical_2019,
  address	= {Rennes, FR},
  title		= {Practical {Design} {Space} {Exploration}},
  _volume	= {1},
  booktitle	= {2019 {IEEE} 27th {International} {Symposium} on {Modeling}, {Analysis}, and {Simulation} of {Computer} and {Telecommunication} {Systems} ({MASCOTS})},
  publisher	= {IEEE},
  author	= {Nardi, Luigi and Koeplinger, David and Olukotun, Kunle},
  month		= oct,
  year		= {2019},
  _pages	= {347--358},
}

@Article{naumov2019deep,
  title		= {Deep learning recommendation model for personalization and recommendation systems},
  author	= {Naumov, Maxim and Mudigere, Dheevatsa and Shi, Hao-Jun Michael and Huang, Jianyu and Sundaraman, Narayanan and Park, Jongsoo and Wang, Xiaodong and Gupta, Udit and Wu, Carole-Jean and Azzolini, Alisson G and others},
  journal	= {arXiv preprint arXiv:1906.00091},
  year		= {2019}
}

@InProceedings{nayak_accurate_2002,
  title		= {Accurate area and delay estimators for {FPGAs}},
  booktitle	= {Proceedings 2002 {Design}, {Automation} and {Test} in {Europe} {Conference} and {Exhibition}},
  organization	= {IEEE},
  author    = {Nayak, Anshuman and Haldar, Malay and Choudhary, Alok and Banerjee, Prithviraj},
  year		= {2002},
  _pages	= {862--869},
}

@Article{nikhil2008bluespec,
  title		= {{What is Bluespec?}},
  author	= {{Nikhil, Rishiyur S}},
  journal	= {{ACM SIGDA Newsletter}},
  _volume	= {38},
  _number	= {23},
  _pages	= {1--1},
  year		= {2008},
  publisher	= {ACM New York, NY, USA}
}

@InProceedings{nurvitadhi_can_2017,
  title		= {Can {FPGAs} {Beat} {GPUs} in {Accelerating} {Next}-{Generation} {Deep} {Neural} {Networks}?},
  booktitle	= {Proceedings of the 2017 {ACM}/{SIGDA} {International} {Symposium} on {Field}-{Programmable} {Gate} {Arrays} - {FPGA} '17},
  author    = {Nurvitadhi, Eriko and Venkatesh, Ganesh and Sim, Jaewoong and Marr, Debbie and Huang, Randy and Ong Gee Hock, Jason and Liew, Yeong Tat and Srivatsan, Krishnan and Moss, Duncan and Subhaschandra, Suchit and others},
  year		= {2017},
  _pages	= {5--14},
}

@InProceedings{oneal_hlspredict_2018,
  address	= {San Diego California},
  title		= {{HLSPredict}: cross platform performance prediction for {FPGA} high-level synthesis},
  booktitle	= {Proceedings of the {International} {Conference} on {Computer}-{Aided} {Design}},
  publisher	= {ACM},
  author	= {O'Neal, Kenneth and Liu, Mitch and Tang, Hans and Kalantar, Amin and DeRenard, Kennen and Brisk, Philip},
  month		= nov,
  year		= {2018},
  _pages	= {1--8},
}

@InCollection{osyczka1985multicriteria,
  title		= {Multicriteria optimization for engineering design},
  author	= {Osyczka, Andrzej},
  booktitle	= {Design optimization},
  _pages	= {193--227},
  year		= {1985},
  publisher	= {Elsevier}
}

@InProceedings{paletti_dovado_2021,
  address	= {Portland, OR, USA},
  title		= {Dovado: {An} {Open}-{Source} {Design} {Space} {Exploration} {Framework}},
  booktitle	= {2021 {IEEE} {International} {Parallel} and {Distributed} {Processing} {Symposium} {Workshops} ({IPDPSW})},
  publisher	= {IEEE},
  author	= {Paletti, Daniele and Conficconi, Davide and Santambrogio, Marco D.},
  month		= jun,
  year		= {2021},
  _pages	= {128--135},
}

@Article{papon2017spinalhdl,
  title		= {{SpinalHDL: An Alternative Hardware Description Language}},
  author	= {Papon, C},
  journal	= {FOSDEM},
  year		= {2017}
}

@Article{park_roofline-model-based_2020,
  title		= {Roofline-{Model}-{Based} {Design} {Space} {Exploration} for {Dataflow} {Techniques} of {CNN} {Accelerators}},
  _volume	= {8},
  journal	= {IEEE Access},
  author	= {Park, Chan and Park, Sungkyung and Park, Chester Sungchung},
  year		= {2020},
  _pages	= {172509--172523},
}

@InProceedings{port_dfiant_2017,
  address	= {Ghent, Belgium},
  title		= {{DFiant}: {A} dataflow hardware description language},
  _volume	= {1},
  booktitle	= {2017 27th {International} {Conference} on {Field} {Programmable} {Logic} and {Applications} ({FPL})},
  publisher	= {IEEE},
  author	= {Port, Oron and Etsion, Yoav},
  month		= sep,
  year		= {2017},
  _pages	= {1--4},
}

@Article{prost-boucle_fast_2014,
  title		= {Fast and standalone {Design} {Space} {Exploration} for {High}-{Level} {Synthesis} under resource constraints},
  _volume	= {1},
  _number	= {1},
  journal	= {Journal of Systems Architecture},
  author	= {Prost-Boucle, Adrien and Muller, Olivier and Rousseau, Frédéric},
  month		= jan,
  year		= {2014},
  _pages	= {79--93},
}

@PhDThesis{prost-boucle_generation_2014,
  title     = {G{\'e}n{\'e}ration rapide d'acc{\'e}l{\'e}rateurs mat{\'e}riels par synth{\`e}se d'architecture sous contraintes de ressources},
  author	= {Prost-Boucle, Adrien},
  _pages	= {124},
  year		= {2014},
  school    = {Universit{\'e} de Grenoble}
}

@InProceedings{prost2017scalable,
  title		= {{Scalable high-performance architecture for convolutional ternary neural networks on FPGA}},
  author	= {Prost-Boucle, Adrien and Bourge, Alban and P{\'e}trot, Fr{\'e}d{\'e}ric and Alemdar, Hande and Caldwell, Nicholas and Leroy, Vincent},
  booktitle	= {2017 27th International Conference on Field Programmable Logic and Applications (FPL)},
  _pages	= {1--7},
  year		= {2017},
  organization	= {IEEE}
}

@Article{rabiner1975theory,
  title		= {Theory and application of digital signal processing},
  author	= {Rabiner, Lawrence R and Gold, Bernard},
  journal	= {Englewood Cliffs: Prentice-Hall},
  year		= {1975}
}

@InProceedings{rehman_architectural-space_2016,
  address	= {Austin Texas},
  title		= {Architectural-space exploration of approximate multipliers},
  _volume	= {1},
  booktitle	= {Proceedings of the 35th {International} {Conference} on {Computer}-{Aided} {Design}},
  publisher	= {ACM},
  author	= {Rehman, Semeen and El-Harouni, Walaa and Shafique, Muhammad and Kumar, Akash and Henkel, Jörg},
  month		= nov,
  year		= {2016},
  _pages	= {1--8},
}

@InCollection{rincon_technique_2020,
  title		= {Technique for {Vendor} and {Device} {Agnostic} {Hardware} {Area}-{Time} {Estimation}},
  _volume	= {12083},
  booktitle	= {Applied {Reconfigurable} {Computing}. {Architectures}, {Tools}, and {Applications}},
  publisher	= {Springer International Publishing},
  author	= {Wijesundera, Deshya and Shah, Kushagra and Liyanage, Kisaru and Prakash, Alok and Srikanthan, Thambipillai and Perera, Thilina},
  _editor	= {Rincón, Fernando and Barba, Jesús and So, Hayden K. H. and Diniz, Pedro and Caba, Julián},
  year		= {2020},
  _note		= {Series Title: Lecture notes in Computer Science},
  _pages	= {166--177},
}

@Article{rosenblatt1958perceptron,
  title		= {{The Perceptron: A Probabilistic Model for Information Storage and Organization in the Brain.}},
  author	= {Rosenblatt, Frank},
  journal	= {Psychological review},
  _volume	= {65},
  number	= {6},
  _pages	= {386},
  year		= {1958},
  publisher	= {American Psychological Association}
}

@InCollection{sa_design_2018,
  address	= {Singapore},
  title		= {Design {Space} {Exploration} for {Architectural} {Synthesis}—{A} {Survey}},
  _volume	= {708},
  booktitle	= {Recent {Findings} in {Intelligent} {Computing} {Techniques}},
  publisher	= {Springer Singapore},
  author	= {Shathanaa, R. and Ramasubramanian, N.},
  _editor	= {Sa, Pankaj Kumar and Bakshi, Sambit and Hatzilygeroudis,
		  Ioannis K. and Sahoo, Manmath Narayan},
  year		= {2018},
  _note		= {Series Title: Advances in Intelligent Systems and
		  Computing},
  _pages	= {519--527},
}

@Article{sano_dsl-based_2015,
  title     = {DSL-based design space exploration for temporal and spatial parallelism of custom stream computing},
  author    = {Sano, Kentaro},
  journal   = {arXiv preprint arXiv:1509.00040},
  year      = {2015}
}

@InProceedings{savino_approximate_2019,
  author    = {Savino, Alessandro and Portolan, Michele and Leveugle, Regis and Di Carlo, Stefano},
  booktitle = {2019 IEEE European Test Symposium (ETS)}, 
  title     = {{Approximate computing design exploration through data lifetime metrics}}, 
  year      = {2019},
  _pages    = {1-7},
}

@Article{schafer_hierarchical_2015,
  title		= {Hierarchical {High}-{Level} {Synthesis} {Design} {Space} {Exploration} with {Incremental} {Exploration} {Support}},
  _volume	= {7},
  _number	= {2},
  journal	= {IEEE Embedded Systems Letters},
  author	= {Schafer, Benjamin Carrion},
  month		= jun,
  year		= {2015},
  _pages	= {51--54},
}

@Article{schafer_high-level_2020,
  title		= {High-{Level} {Synthesis} {Design} {Space} {Exploration}: {Past}, {Present}, and {Future}},
  _volume	= {39},
  _number	= {10},
  journal	= {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  author	= {Schafer, Benjamin Carrion and Wang, Zi},
  month		= oct,
  year		= {2020},
  _pages	= {2628--2639},
}

@TechReport{schmidt_fast_2015,
  title		= {A {Fast} {Parameterized} {SHA3} {Accelerator}},
  _volume	= {1},
  author	= {Schmidt, Colin and Izraelevitz, Adam},
  institution	= {EECS Department, University of California, Berkeley},
  number    = {UCB/EECS-2015-204},
  url       = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-204.html},
  year		= {2015},
  month     = {Oct},
  _pages	= {7},
}

@InProceedings{schumacher_fast_2008,
  address	= {Heidelberg, Germany},
  title		= {{Fast and accurate resource estimation of {RTL}-based designs targeting {FPGAS}}},
  booktitle	= {2008 {International} {Conference} on {Field} {Programmable} {Logic} and {Applications}},
  publisher	= {IEEE},
  author	= {Schumacher, Paul and Jha, Pradip},
  year		= {2008},
  _pages	= {59--64},
}

@Article{shokri_algorithm_2013,
  title     = {Algorithm for increasing the speed of evolutionary optimization and its accuracy in multi-objective problems},
  author    = {Shokri, Ashkan and Haddad, Omid Bozorg and Mari{\~n}o, Miguel A},
  journal   = {Water resources management},
  _volume   = {27},
  _number   = {7},
  _pages    = {2231--2249},
  year      = {2013},
  publisher = {Springer}
}

@Article{singh2011implementing,
  title		= {{Implementing FPGA design with the OpenCL standard}},
  author	= {Singh, Deshanand},
  journal	= {Altera whitepaper},
  _volume	= {1},
  year		= {2011}
}

@Article{siracusa_comprehensive_2021,
  title		= {A {Comprehensive} {Methodology} to {Optimize} {FPGA} {Designs} via the {Roofline} {Model}},
  journal	= {IEEE Transactions on Computers},
  author	= {Siracusa, Marco and Delsozzo, Emanuele and Rabozzi, Marco and Di Tucci, Lorenzo and Williams, Samuel and Sciuto, Donatella and Santambrogio, Marco Domenico},
  year		= {2021},
  _pages	= {1--1},
}

@InProceedings{todman_reconfigurable_2012,
  address	= {Delft, Netherlands},
  title		= {Reconfigurable {Design} {Automation} by {High}-{Level} {Exploration}},
  _volume	= {1},
  booktitle	= {2012 {IEEE} 23rd {International} {Conference} on {Application}-{Specific} {Systems}, {Architectures} and {Processors}},
  publisher	= {IEEE},
  author	= {Todman, Tim and Luk, Wayne},
  month		= jul,
  year		= {2012},
  _pages	= {185--188},
}

@InProceedings{villarreal_designing_2010,
  address	= {Charlotte, NC, USA},
  title		= {Designing {Modular} {Hardware} {Accelerators} in {C} with {ROCCC} 2.0},
  booktitle	= {2010 18th {IEEE} {Annual} {International} {Symposium} on {Field}-{Programmable} {Custom} {Computing} {Machines}},
  publisher	= {IEEE},
  author	= {Villarreal, Jason and Park, Adrian and Najjar, Walid and Halstead, Robert},
  year		= {2010},
  _pages	= {127--134},
}

@InProceedings{wang_flexcl_2017,
  address	= {Austin TX USA},
  title		= {{FlexCL}: {An} {Analytical} {Performance} {Model} for {OpenCL} {Workloads} on {Flexible} {FPGAs}},
  booktitle	= {Proceedings of the 54th {Annual} {Design} {Automation} {Conference} 2017},
  publisher	= {ACM},
  author	= {Wang, Shuo and Liang, Yun and Zhang, Wei},
  month		= jun,
  year		= {2017},
  _pages	= {1--6},
}

@InProceedings{wang_hammer_2018,
  title     = {Hammer: Enabling reusable physical design},
  author    = {Wang, Edward and Izraelevitz, Adam and Schmidt, Colin and Nikolic, Borivoje and Alon, Elad and Bachrach, Jonathan},
  booktitle = {Workshop on Open-Source EDA Technology (WOSET)},
  year      = {2018}
}

@Article{williams_roofline_2009,
  title		= {Roofline: an insightful visual performance model for multicore architectures},
  _volume	= {52},
  _number	= {4},
  journal	= {Communications of the ACM},
  author	= {Williams, Samuel and Waterman, Andrew and Patterson, David},
  _month	= apr,
  year		= {2009},
  _pages	= {65--76},
}

@Article{windh_high-level_2015,
  title		= {High-{Level} {Language} {Tools} for {Reconfigurable} {Computing}},
  journal	= {Proceedings of the IEEE},
  author	= {Windh, Skyler and Ma, Xiaoyin and Halstead, Robert J. and Budhkar, Prerna and Luna, Zabdiel and Hussaini, Omar and Najjar, Walid A.},
  month		= mar,
  year		= {2015},
  _pages	= {390--408},
}

@Article{witschen_circa_2019,
  title		= {{CIRCA}: {Towards} a modular and extensible framework for approximate circuit generation},
  _volume	= {99},
  journal	= {Microelectronics Reliability},
  author	= {Witschen, Linus and Awais, Muhammad and Ghasemzadeh Mohammadi, Hassan and Wiersema, Tobias and Platzner, Marco},
  month		= aug,
  year		= {2019},
  _pages	= {277--290},
}
@article{wu_accelerating_2021,                      
  title     = {{Accelerating DNNs from local to virtualized FPGA in the Cloud: A survey of trends}},
  journal   = {Journal of Systems Architecture},                                                                            
  _volume   = {119},                                                                                                         
  _pages    = {102257},                                                                                                       
  year      = {2021},                                                                                                          
  author    = {Chen Wu and Virginie Fresse and Benoit Suffran and Hubert Konik},                                             
}  

@Misc{xilinx_clb_2016,
  author	= {Xilinx},
  title		= {{7 Series FPGAs Configurable Logic Block}},
  howpublished	= "\url{https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf}",
  year		= {2016},
  note		= {[ONLINE] Last accessed on 21st september, 2021}
}

@Misc{xilinx_dsp_2018,
  author	= {Xilinx},
  title		= {{7 Series DSP48E1 Slice User Guide}},
  howpublished	= "\url{https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf}",
  year		= {2018},
  note		= {[ONLINE] Last accessed on 21st september, 2021}
}

@Misc{xilinx_memory_2021,
  author	= {Xilinx},
  title		= {{Vivado Memory Usage}},
  howpublished	= "\url{https://www.xilinx.com/products/design-tools/vivado/memory.html}",
  year		= {2021},
  note		= {[ONLINE] Last accessed on 21st september, 2021}
}

@Misc{xilinx_power_2021,
  author	= {Xilinx},
  title		= {{Xilinx Power Estimator}},
  howpublished	= "\url{https://www.xilinx.com/products/technology/power/xpe}",
  year		= {2021},
  note		= {[ONLINE] Last accessed on 27th october, 2021}
}

@Misc{xilinx_vivado_2021,
  author	= {Xilinx},
  title		= {{Vivado HLS}},
  howpublished	= "\url{https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug902-vivado-high-level-synthesis.pdf}",
  year		= {2019},
  note		= {[ONLINE] Last accessed on 3rd november, 2021}
}

@InProceedings{xu_area_1996,
  address	= {Paris, France},
  title		= {Area and timing estimation for lookup table based {FPGAs}},
  booktitle	= {Proceedings {ED}\&{TC} {European} {Design} and {Test} {Conference}},
  publisher	= {IEEE Comput. Soc. Press},
  author	= {Xu, M. and Kurdahi, F.J.},
  year		= {1996},
  _pages	= {151--157},
}

@Article{ye_scalehls_2021,
  title		= {{ScaleHLS}: {Scalable} {High}-{Level} {Synthesis} through {MLIR}},
  journal	= {arXiv:2107.11673 [cs]},
  author	= {Ye, Hanchen and Hao, Cong and Cheng, Jianyi and Jeong, Hyunmin and Huang, Jack and Neuendorffer, Stephen and Chen, Deming},
  month		= aug,
  year		= {2021},
  _note		= {arXiv: 2107.11673},
}

@Article{yiannacouras_exploration_2007,
  title		= {Exploration and {Customization} of {FPGA}-{Based} {Soft} {Processors}},
  _volume	= {1},
  journal	= {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  author	= {Yiannacouras, Peter and Steffan, J. Gregory and Rose, Jonathan},
  month		= feb,
  year		= {2007},
  _pages	= {266--277},
}

@InBook{zhang_autopilot_2008,
  author	= {{Zhang, Zhiru and Fan, Yiping and Jiang, Wei and Han, Guoling and Yang, Changqi and Cong, Jason}},
  _editor	= {{Coussy, Philippe and Morawiec, Adam}},
  title		= {{AutoPilot: A Platform-Based ESL Synthesis System}},
  booktitle	= {{High-Level Synthesis: From Algorithm to Digital Circuit}},
  year		= {2008},
  publisher	= {{Springer Netherlands}},
  address	= {Dordrecht},
  _pages	= {99--112},
}

@InProceedings{zhao_comba_2017,
  address	= {Irvine, CA},
  title		= {{COMBA}: {A} comprehensive model-based analysis framework for high level synthesis of real applications},
  booktitle	= {2017 {IEEE}/{ACM} {International} {Conference} on {Computer}-{Aided} {Design} ({ICCAD})},
  publisher	= {IEEE},
  author	= {Zhao, Jieru and Feng, Liang and Sinha, Sharad and Zhang, Wei and Liang, Yun and He, Bingsheng},
  month		= nov,
  year		= {2017},
  _pages	= {430--437},
}

@Article{zhao_performance_2020,
  title		= {Performance {Modeling} and {Directives} {Optimization} for {High}-{Level} {Synthesis} on {FPGA}},
  _volume	= {39},
  number	= {7},
  journal	= {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  author	= {Zhao, Jieru and Feng, Liang and Sinha, Sharad and Zhang, Wei and Liang, Yun and He, Bingsheng},
  month		= jul,
  year		= {2020},
  _pages	= {1428--1441},
}

@InProceedings{zhong_design_2017,
  address	= {Lausanne, Switzerland},
  title		= {Design {Space} exploration of {FPGA}-based accelerators with multi-level parallelism},
  booktitle	= {Design, {Automation} \& {Test} in {Europe} {Conference} \& {Exhibition} ({DATE}), 2017},
  publisher	= {IEEE},
  author	= {Zhong, Guanwen and Prakash, Alok and Wang, Siqi and Liang, Yun and Mitra, Tulika and Niar, Smail},
  month		= mar,
  year		= {2017},
  _pages	= {1141--1146},
}

@InProceedings{zhong_lin-analyzer_2016,
  address	= {Austin Texas},
  title		= {Lin-analyzer: a high-level performance analysis tool for {FPGA}-based accelerators},
  booktitle	= {Proceedings of the 53rd {Annual} {Design} {Automation} {Conference}},
  publisher	= {ACM},
  author	= {Zhong, Guanwen and Prakash, Alok and Liang, Yun and Mitra, Tulika and Niar, Smail},
  month		= jun,
  year		= {2016},
  _pages	= {1--6},
}
