#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  8 19:08:30 2019
# Process ID: 7653
# Current directory: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.runs/synth_1
# Command line: vivado -log DCT6432.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DCT6432.tcl
# Log file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.runs/synth_1/DCT6432.vds
# Journal file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DCT6432.tcl -notrace
Command: synth_design -top DCT6432 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1666.398 ; gain = 153.719 ; free physical = 1364 ; free virtual = 10562
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCT6432' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:151]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DCT3232' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT3232.vhd:87]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DCT1632' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:55]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DCT832' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT832.vhd:39]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DCT432' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT432.vhd:31]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DCT432' (1#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT432.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'DCT832' (2#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT832.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element s_stage4DEn_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'DCT1632' (3#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element s_stage4DEn_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT3232.vhd:523]
INFO: [Synth 8-256] done synthesizing module 'DCT3232' (4#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT3232.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element s_stage4DEn_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:905]
INFO: [Synth 8-256] done synthesizing module 'DCT6432' (5#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:151]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1759.148 ; gain = 246.469 ; free physical = 1311 ; free virtual = 10525
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1776.961 ; gain = 264.281 ; free physical = 1288 ; free virtual = 10514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1776.961 ; gain = 264.281 ; free physical = 1288 ; free virtual = 10514
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1981.508 ; gain = 0.000 ; free physical = 1127 ; free virtual = 10354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1985.477 ; gain = 3.969 ; free physical = 1121 ; free virtual = 10348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1985.477 ; gain = 472.797 ; free physical = 1238 ; free virtual = 10476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1985.477 ; gain = 472.797 ; free physical = 1238 ; free virtual = 10476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1985.477 ; gain = 472.797 ; free physical = 1238 ; free virtual = 10476
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 's_DCT4En_reg' into 's_stage2AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT832.vhd:116]
INFO: [Synth 8-4471] merging register 's_DCT8En_reg' into 's_stage2AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:172]
INFO: [Synth 8-4471] merging register 's_stage5En_reg' into 's_stage3En_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:349]
INFO: [Synth 8-4471] merging register 's_stage4MEn_reg' into 's_stage6MEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:280]
INFO: [Synth 8-4471] merging register 's_stage4AEn_reg' into 's_stage6AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:307]
INFO: [Synth 8-4471] merging register 's_DCT16En_reg' into 's_stage2AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT3232.vhd:281]
INFO: [Synth 8-4471] merging register 's_stage5En_reg' into 's_stage3En_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT3232.vhd:550]
INFO: [Synth 8-4471] merging register 's_stage6MEn_reg' into 's_stage4MEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT3232.vhd:585]
INFO: [Synth 8-4471] merging register 's_stage4AEn_reg' into 's_stage6AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT3232.vhd:488]
DSP Debug: swapped A/B pins for adder 0x203f53b0
DSP Debug: swapped A/B pins for adder 0x203f5540
DSP Debug: swapped A/B pins for adder 0x203f5220
DSP Debug: swapped A/B pins for adder 0x203f56d0
INFO: [Synth 8-4471] merging register 's_DCT32En_reg' into 's_stage2AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:492]
INFO: [Synth 8-4471] merging register 's_stage5En_reg' into 's_stage3En_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:950]
INFO: [Synth 8-4471] merging register 's_stage6MEn_reg' into 's_stage4MEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:1010]
INFO: [Synth 8-4471] merging register 's_stage4AEn_reg' into 's_stage6AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:844]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1985.477 ; gain = 472.797 ; free physical = 1170 ; free virtual = 10422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |DCT1632__GB0   |           1|     16305|
|2     |DCT1632__GB1   |           1|      7198|
|3     |DCT1632__GB2   |           1|     14956|
|4     |DCT3232__GCB0  |           1|     17921|
|5     |DCT3232__GCB1  |           1|     10192|
|6     |DCT3232__GCB2  |           1|      7443|
|7     |DCT3232__GCB3  |           1|     12028|
|8     |DCT3232__GCB4  |           1|     12810|
|9     |DCT6432__GCB0  |           1|     17830|
|10    |DCT6432__GCB1  |           1|      5414|
|11    |DCT6432__GCB2  |           1|     10935|
|12    |DCT6432__GCB3  |           1|     17826|
|13    |DCT6432__GCB4  |           1|      5055|
|14    |DCT6432__GCB5  |           1|     17537|
|15    |DCT6432__GCB6  |           1|      4869|
|16    |DCT6432__GCB7  |           1|      9050|
|17    |DCT6432__GCB8  |           1|     16428|
|18    |DCT6432__GCB9  |           1|      5804|
|19    |DCT6432__GCB10 |           1|      7214|
|20    |DCT6432__GCB11 |           1|     17848|
|21    |DCT6432__GCB12 |           1|      4915|
|22    |DCT6432__GCB13 |           1|      8704|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 224   
	   3 Input     32 Bit       Adders := 258   
+---Registers : 
	               32 Bit    Registers := 1164  
	                1 Bit    Registers := 53    
+---Multipliers : 
	                 9x32  Multipliers := 190   
	                 8x32  Multipliers := 58    
	                 7x32  Multipliers := 24    
	                 6x32  Multipliers := 10    
	                 5x32  Multipliers := 2     
	                12x32  Multipliers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCT6432 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 156   
	   2 Input     32 Bit       Adders := 132   
+---Registers : 
	               32 Bit    Registers := 672   
	                1 Bit    Registers := 17    
+---Multipliers : 
	                 8x32  Multipliers := 34    
	                 9x32  Multipliers := 112   
	                 6x32  Multipliers := 6     
	                 7x32  Multipliers := 16    
	                 5x32  Multipliers := 2     
	                12x32  Multipliers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DCT432 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 22    
	                1 Bit    Registers := 5     
+---Multipliers : 
	                 9x32  Multipliers := 4     
	                 8x32  Multipliers := 2     
Module DCT832 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 9     
	   2 Input     32 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 50    
	                1 Bit    Registers := 9     
+---Multipliers : 
	                 9x32  Multipliers := 8     
	                 7x32  Multipliers := 2     
Module DCT1632 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 25    
	   2 Input     32 Bit       Adders := 23    
+---Registers : 
	               32 Bit    Registers := 124   
	                1 Bit    Registers := 9     
+---Multipliers : 
	                 8x32  Multipliers := 8     
	                 9x32  Multipliers := 18    
	                 6x32  Multipliers := 2     
Module DCT3232 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 64    
	   2 Input     32 Bit       Adders := 56    
+---Registers : 
	               32 Bit    Registers := 296   
	                1 Bit    Registers := 13    
+---Multipliers : 
	                 8x32  Multipliers := 14    
	                 9x32  Multipliers := 48    
	                 6x32  Multipliers := 2     
	                 7x32  Multipliers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'DCT16i_15/s_stg4D9_reg[31]' (FDRE) to 'DCT16i_15/s_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/s_stg4D9_reg[23]' (FDRE) to 'DCT16i_15/s_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/s_stg4D9_reg[24]' (FDRE) to 'DCT16i_15/s_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/s_stg4D9_reg[25]' (FDRE) to 'DCT16i_15/s_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/s_stg4D9_reg[26]' (FDRE) to 'DCT16i_15/s_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/s_stg4D9_reg[27]' (FDRE) to 'DCT16i_15/s_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/s_stg4D9_reg[28]' (FDRE) to 'DCT16i_15/s_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/s_stg4D9_reg[29]' (FDRE) to 'DCT16i_15/s_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut15_reg[23]' (FDRE) to 'DCT16i_15/dataOut15_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut15_reg[24]' (FDRE) to 'DCT16i_15/dataOut15_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut15_reg[25]' (FDRE) to 'DCT16i_15/dataOut15_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut15_reg[26]' (FDRE) to 'DCT16i_15/dataOut15_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut15_reg[27]' (FDRE) to 'DCT16i_15/dataOut15_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut15_reg[28]' (FDRE) to 'DCT16i_15/dataOut15_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut15_reg[29]' (FDRE) to 'DCT16i_15/dataOut15_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut15_reg[30]' (FDRE) to 'DCT16i_15/dataOut15_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut7_reg[23]' (FDRE) to 'DCT16i_15/dataOut7_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut7_reg[24]' (FDRE) to 'DCT16i_15/dataOut7_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut7_reg[25]' (FDRE) to 'DCT16i_15/dataOut7_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut7_reg[26]' (FDRE) to 'DCT16i_15/dataOut7_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut7_reg[27]' (FDRE) to 'DCT16i_15/dataOut7_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut7_reg[28]' (FDRE) to 'DCT16i_15/dataOut7_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut7_reg[29]' (FDRE) to 'DCT16i_15/dataOut7_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut7_reg[30]' (FDRE) to 'DCT16i_15/dataOut7_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut9_reg[23]' (FDRE) to 'DCT16i_15/dataOut9_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut9_reg[24]' (FDRE) to 'DCT16i_15/dataOut9_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut9_reg[25]' (FDRE) to 'DCT16i_15/dataOut9_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut9_reg[26]' (FDRE) to 'DCT16i_15/dataOut9_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut9_reg[27]' (FDRE) to 'DCT16i_15/dataOut9_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut9_reg[28]' (FDRE) to 'DCT16i_15/dataOut9_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut9_reg[29]' (FDRE) to 'DCT16i_15/dataOut9_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT16i_15/dataOut9_reg[30]' (FDRE) to 'DCT16i_15/dataOut9_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4M211_reg[1]' (FDRE) to 'DCT32i_19/s_stg4M211_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4M211_reg[2]' (FDRE) to 'DCT32i_19/s_stg6M262_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg8M201_reg[1]' (FDRE) to 'DCT32i_19/s_stg8M271_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT32i_19/\s_stg8M271_reg[1] )
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg6M212_reg[1]' (FDRE) to 'DCT32i_19/s_stg6M262_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg6M212_reg[2]' (FDRE) to 'DCT32i_19/s_stg6M262_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg6M262_reg[1]' (FDRE) to 'DCT32i_19/s_stg6M262_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT32i_19/\s_stg6M262_reg[2] )
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4D21_reg[23]' (FDRE) to 'DCT32i_19/s_stg4D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4D21_reg[24]' (FDRE) to 'DCT32i_19/s_stg4D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4D21_reg[25]' (FDRE) to 'DCT32i_19/s_stg4D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4D21_reg[26]' (FDRE) to 'DCT32i_19/s_stg4D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4D21_reg[27]' (FDRE) to 'DCT32i_19/s_stg4D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4D21_reg[28]' (FDRE) to 'DCT32i_19/s_stg4D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4D21_reg[29]' (FDRE) to 'DCT32i_19/s_stg4D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/s_stg4D21_reg[30]' (FDRE) to 'DCT32i_19/s_stg4D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut5_reg[23]' (FDRE) to 'DCT32i_19/dataOut5_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut5_reg[24]' (FDRE) to 'DCT32i_19/dataOut5_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut5_reg[25]' (FDRE) to 'DCT32i_19/dataOut5_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut5_reg[26]' (FDRE) to 'DCT32i_19/dataOut5_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut5_reg[27]' (FDRE) to 'DCT32i_19/dataOut5_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut5_reg[28]' (FDRE) to 'DCT32i_19/dataOut5_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut5_reg[29]' (FDRE) to 'DCT32i_19/dataOut5_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut5_reg[30]' (FDRE) to 'DCT32i_19/dataOut5_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut31_reg[23]' (FDRE) to 'DCT32i_19/dataOut31_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut31_reg[24]' (FDRE) to 'DCT32i_19/dataOut31_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut31_reg[25]' (FDRE) to 'DCT32i_19/dataOut31_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut31_reg[26]' (FDRE) to 'DCT32i_19/dataOut31_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut31_reg[27]' (FDRE) to 'DCT32i_19/dataOut31_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut31_reg[28]' (FDRE) to 'DCT32i_19/dataOut31_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut31_reg[29]' (FDRE) to 'DCT32i_19/dataOut31_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut31_reg[30]' (FDRE) to 'DCT32i_19/dataOut31_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut27_reg[23]' (FDRE) to 'DCT32i_19/dataOut27_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut27_reg[24]' (FDRE) to 'DCT32i_19/dataOut27_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut27_reg[25]' (FDRE) to 'DCT32i_19/dataOut27_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut27_reg[26]' (FDRE) to 'DCT32i_19/dataOut27_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut27_reg[27]' (FDRE) to 'DCT32i_19/dataOut27_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut27_reg[28]' (FDRE) to 'DCT32i_19/dataOut27_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut27_reg[29]' (FDRE) to 'DCT32i_19/dataOut27_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT32i_19/dataOut27_reg[30]' (FDRE) to 'DCT32i_19/dataOut27_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg8M491_reg[1]' (FDRE) to 'i_1/s_stg8M461_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg8M491_reg[2]' (FDRE) to 'i_1/s_stg8M461_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg8M491_reg[3]' (FDRE) to 'i_1/s_stg8M461_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg8M461_reg[1]' (FDRE) to 'i_1/s_stg8M461_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg8M461_reg[2]' (FDRE) to 'i_1/s_stg8M461_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\s_stg8M461_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[0]' (FDRE) to 'i_1/s_stg10M482_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg4M581_reg[1]' (FDRE) to 'i_1/s_stg4M581_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\s_stg4M581_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[1]' (FDRE) to 'i_1/s_stg10M482_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M471_reg[1]' (FDRE) to 'i_1/s_stg10M472_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[2]' (FDRE) to 'i_1/s_stg10M482_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M471_reg[2]' (FDRE) to 'i_1/s_stg10M472_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[3]' (FDRE) to 'i_1/s_stg10M482_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[4]' (FDRE) to 'i_1/s_stg10M482_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[5]' (FDRE) to 'i_1/s_stg10M482_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[6]' (FDRE) to 'i_1/s_stg10M482_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[7]' (FDRE) to 'i_1/s_stg10M472_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[9]' (FDRE) to 'i_1/s_stg10M481_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg10M482_reg[10]' (FDRE) to 'i_1/s_stg10M481_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D43_reg[23]' (FDRE) to 'i_1/s_stg2D43_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D43_reg[24]' (FDRE) to 'i_1/s_stg2D43_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D43_reg[25]' (FDRE) to 'i_1/s_stg2D43_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D43_reg[26]' (FDRE) to 'i_1/s_stg2D43_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D43_reg[27]' (FDRE) to 'i_1/s_stg2D43_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D43_reg[28]' (FDRE) to 'i_1/s_stg2D43_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D43_reg[29]' (FDRE) to 'i_1/s_stg2D43_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D43_reg[30]' (FDRE) to 'i_1/s_stg2D43_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D53_reg[23]' (FDRE) to 'i_1/s_stg2D53_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D53_reg[24]' (FDRE) to 'i_1/s_stg2D53_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D53_reg[25]' (FDRE) to 'i_1/s_stg2D53_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/s_stg2D53_reg[26]' (FDRE) to 'i_1/s_stg2D53_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\s_stg10M472_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\s_stg8M501_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/s_stage8DEn_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\s_stg6M581_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg10M432_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg4A53_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg4A42_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg4A42_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg4A42_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg4A42_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg4A42_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg4A42_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg4A42_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg4A42_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/\s_stg4M381_reg[2] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[31]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[30]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[29]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[28]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[27]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[26]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[25]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[24]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[23]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[22]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[21]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[20]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[19]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[18]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[17]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[16]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[15]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[14]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[13]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[12]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[11]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[10]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[9]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A57_reg[8]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:947]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[31]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[30]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[29]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[28]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[27]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[26]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[25]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[24]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[23]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[22]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[21]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[20]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[19]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[18]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[17]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[16]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[15]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[14]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[13]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[12]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[11]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[10]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[9]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A54_reg[8]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:944]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A41_reg[31]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_13/s_stg4A41_reg[30]/Q' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:938]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:935]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\s_stg6M342_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg4D41_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\s_stg6M502_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg10M521_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8M531_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\s_stg8D42_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\s_stg4D38_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\s_stg8M372_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D58_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg8D37_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\s_stg10M591_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT32i_19/\s_stg8M272_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:945]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:945]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:945]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:945]
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:49 . Memory (MB): peak = 1989.398 ; gain = 476.719 ; free physical = 1100 ; free virtual = 7577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |DCT1632__GB0   |           1|      9460|
|2     |DCT1632__GB1   |           1|      4206|
|3     |DCT1632__GB2   |           1|      9046|
|4     |DCT3232__GCB0  |           1|     10158|
|5     |DCT3232__GCB1  |           1|      6020|
|6     |DCT3232__GCB2  |           1|      4327|
|7     |DCT3232__GCB3  |           1|      7258|
|8     |DCT3232__GCB4  |           1|      7886|
|9     |DCT6432__GCB0  |           1|      5227|
|10    |DCT6432__GCB1  |           1|      1301|
|11    |DCT6432__GCB2  |           1|      4499|
|12    |DCT6432__GCB3  |           1|     10523|
|13    |DCT6432__GCB4  |           1|      1406|
|14    |DCT6432__GCB5  |           1|      9864|
|15    |DCT6432__GCB6  |           1|      2783|
|16    |DCT6432__GCB7  |           1|      5152|
|17    |DCT6432__GCB8  |           1|      9445|
|18    |DCT6432__GCB9  |           1|      2296|
|19    |DCT6432__GCB10 |           1|      3727|
|20    |DCT6432__GCB11 |           1|      5773|
|21    |DCT6432__GCB12 |           1|      1290|
|22    |DCT6432__GCB13 |           1|       676|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:03:04 . Memory (MB): peak = 1989.398 ; gain = 476.719 ; free physical = 217 ; free virtual = 6921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:03:13 . Memory (MB): peak = 1989.398 ; gain = 476.719 ; free physical = 123 ; free virtual = 6706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |DCT1632__GB0   |           1|      6073|
|2     |DCT1632__GB1   |           1|      2776|
|3     |DCT1632__GB2   |           1|      8345|
|4     |DCT3232__GCB0  |           1|      7166|
|5     |DCT3232__GCB1  |           1|      6013|
|6     |DCT3232__GCB2  |           1|      3681|
|7     |DCT3232__GCB3  |           1|      4880|
|8     |DCT3232__GCB4  |           1|      7626|
|9     |DCT6432__GCB0  |           1|      2877|
|10    |DCT6432__GCB1  |           1|       509|
|11    |DCT6432__GCB2  |           1|      2574|
|12    |DCT6432__GCB3  |           1|      7377|
|13    |DCT6432__GCB4  |           1|       824|
|14    |DCT6432__GCB5  |           1|      5149|
|15    |DCT6432__GCB6  |           1|      1833|
|16    |DCT6432__GCB7  |           1|      3137|
|17    |DCT6432__GCB8  |           1|      6138|
|18    |DCT6432__GCB9  |           1|       927|
|19    |DCT6432__GCB10 |           1|      3346|
|20    |DCT6432__GCB11 |           1|      5136|
|21    |DCT6432__GCB12 |           1|        86|
|22    |DCT6432__GCB13 |           1|       676|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[31] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[31]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[30] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[30]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[29] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[29]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[28] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[28]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[27] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[27]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[26] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[26]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[25] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[25]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[24] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[24]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[23] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[23]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[22] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[22]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[21] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[21]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[20] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[20]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[19] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[19]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[18] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[18]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[17] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[17]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[16] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[16]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[15] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[15]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[14] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[14]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[13] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[13]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[12] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[12]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[11] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[11]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[10] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[10]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[9] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[9]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A37_reg[8] ) from module (DCT6432) as it has self-loop and (\s_stg4A37_reg[8]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:934]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[31] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[31]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[30] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[30]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[29] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[29]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[28] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[28]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[27] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[27]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[26] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[26]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[25] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[25]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[24] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[24]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[23] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[23]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[22] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[22]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[21] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[21]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[20] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[20]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[19] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[19]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[18] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[18]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[17] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[17]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[16] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[16]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[15] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[15]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[14] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[14]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[13] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[13]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[12] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[12]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[11] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[11]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[10] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[10]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[9] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[9]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A58_reg[8] ) from module (DCT6432) as it has self-loop and (\s_stg4A58_reg[8]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:948]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[31] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[31]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[30] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[30]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[29] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[29]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[28] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[28]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[27] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[27]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[26] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[26]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[25] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[25]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[24] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[24]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[23] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[23]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[22] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[22]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[21] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[21]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[20] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[20]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[19] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[19]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[18] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[18]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[17] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[17]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[16] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[16]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[15] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[15]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[14] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[14]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[13] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[13]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[12] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[12]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[11] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[11]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[10] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[10]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[9] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[9]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
INFO: [Synth 8-5966] Removing register instance (\s_stg4A42_reg[8] ) from module (DCT6432) as it has self-loop and (\s_stg4A42_reg[8]__0 ) is actual driver [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT6432.vhd:939]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:03:26 . Memory (MB): peak = 2011.781 ; gain = 499.102 ; free physical = 185 ; free virtual = 6663
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:03:27 . Memory (MB): peak = 2011.781 ; gain = 499.102 ; free physical = 180 ; free virtual = 6659
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:03:27 . Memory (MB): peak = 2011.781 ; gain = 499.102 ; free physical = 179 ; free virtual = 6659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:03:27 . Memory (MB): peak = 2011.781 ; gain = 499.102 ; free physical = 179 ; free virtual = 6659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:03:27 . Memory (MB): peak = 2011.781 ; gain = 499.102 ; free physical = 179 ; free virtual = 6659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:03:27 . Memory (MB): peak = 2011.781 ; gain = 499.102 ; free physical = 179 ; free virtual = 6659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:03:27 . Memory (MB): peak = 2011.781 ; gain = 499.102 ; free physical = 179 ; free virtual = 6659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |  2049|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2049|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:03:27 . Memory (MB): peak = 2011.781 ; gain = 499.102 ; free physical = 179 ; free virtual = 6659
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 632 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:03:25 . Memory (MB): peak = 2015.691 ; gain = 294.496 ; free physical = 2431 ; free virtual = 9046
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:03:31 . Memory (MB): peak = 2015.691 ; gain = 503.012 ; free physical = 2430 ; free virtual = 9046
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'DCT6432' is not ideal for floorplanning, since the cellview 'DCT6432' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.691 ; gain = 0.000 ; free physical = 2339 ; free virtual = 8985
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
316 Infos, 53 Warnings, 248 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:03:36 . Memory (MB): peak = 2015.691 ; gain = 653.332 ; free physical = 2439 ; free virtual = 9086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.691 ; gain = 0.000 ; free physical = 2439 ; free virtual = 9086
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.runs/synth_1/DCT6432.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DCT6432_utilization_synth.rpt -pb DCT6432_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 19:12:18 2019...
