{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682637918503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682637918504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 19:25:18 2023 " "Processing started: Thu Apr 27 19:25:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682637918504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637918504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637918504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682637919010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682637919010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_mod-behavioral " "Found design unit 1: spi_mod-behavioral" {  } { { "SPI_VHDL.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/SPI_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923949 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_mod " "Found entity 1: spi_mod" {  } { { "SPI_VHDL.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/SPI_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/sub_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/sub_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_byte-behavioral " "Found design unit 1: sub_byte-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923950 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_byte " "Found entity 1: sub_byte" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/shift_rwos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/shift_rwos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_rows-rtl " "Found design unit 1: shift_rows-rtl" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/shift_rwos.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/shift_rwos.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923951 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/shift_rwos.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/shift_rwos.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-behavioral " "Found design unit 1: sbox-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923953 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/reg.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/reg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923953 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/reg.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/mix_columns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/mix_columns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mix_columns-rtl " "Found design unit 1: mix_columns-rtl" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923954 ""} { "Info" "ISGN_ENTITY_NAME" "1 mix_columns " "Found entity 1: mix_columns" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/key_schedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/key_schedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_schedule-behavioral " "Found design unit 1: key_schedule-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923955 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_schedule " "Found entity 1: key_schedule" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/key_sch_round_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/key_sch_round_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_sch_round_function-behavioral " "Found design unit 1: key_sch_round_function-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_sch_round_function.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_sch_round_function.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923956 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_sch_round_function " "Found entity 1: key_sch_round_function" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_sch_round_function.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_sch_round_function.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/gfmult_by2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/gfmult_by2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfmult_by2-behavioral " "Found design unit 1: gfmult_by2-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/gfmult_by2.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/gfmult_by2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923957 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfmult_by2 " "Found entity 1: gfmult_by2" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/gfmult_by2.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/gfmult_by2.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behavioral " "Found design unit 1: controller-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923957 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/column_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/column_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 column_calculator-rtl " "Found design unit 1: column_calculator-rtl" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923958 ""} { "Info" "ISGN_ENTITY_NAME" "1 column_calculator " "Found entity 1: column_calculator" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/aes_enc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/aes_enc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_enc-behavioral " "Found design unit 1: aes_enc-behavioral" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923959 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_enc " "Found entity 1: aes_enc" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/add_round_key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/djmorvay/documents/cmu/18632 - lab 2/aes-vhdl-master/aes-vhdl-master/aes-enc/rtl/add_round_key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_round_key-rtl " "Found design unit 1: add_round_key-rtl" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/add_round_key.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/add_round_key.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923960 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_round_key " "Found entity 1: add_round_key" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/add_round_key.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/add_round_key.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_top-behavioral " "Found design unit 1: aes_top-behavioral" {  } { { "AES_TOP.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923961 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_top " "Found entity 1: aes_top" {  } { { "AES_TOP.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682637923961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637923961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_TOP " "Elaborating entity \"AES_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682637924140 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led1 AES_TOP.vhd(53) " "Verilog HDL or VHDL warning at AES_TOP.vhd(53): object \"led1\" assigned a value but never read" {  } { { "AES_TOP.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682637924142 "|AES_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD_click AES_TOP.vhd(62) " "Verilog HDL or VHDL warning at AES_TOP.vhd(62): object \"SD_click\" assigned a value but never read" {  } { { "AES_TOP.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682637924142 "|AES_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_enc aes_enc:\\G1:0:INNERLOOP1:aes_enc_1 " "Elaborating entity \"aes_enc\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\"" {  } { { "AES_TOP.vhd" "\\G1:0:INNERLOOP1:aes_enc_1" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|reg:reg_inst " "Elaborating entity \"reg\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|reg:reg_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "reg_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_round_key aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|add_round_key:add_round_key_inst " "Elaborating entity \"add_round_key\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|add_round_key:add_round_key_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "add_round_key_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_byte aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst " "Elaborating entity \"sub_byte\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "sub_byte_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:0:sbox_inst " "Elaborating entity \"sbox\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:0:sbox_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" "\\gen:0:sbox_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sub_byte.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rows aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|shift_rows:shift_rows_inst " "Elaborating entity \"shift_rows\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|shift_rows:shift_rows_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "shift_rows_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_columns aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst " "Elaborating entity \"mix_columns\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "mix_columns_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column_calculator aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\|column_calculator:mix_columns_inst0 " "Elaborating entity \"column_calculator\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\|column_calculator:mix_columns_inst0\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" "mix_columns_inst0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/mix_columns.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfmult_by2 aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\|column_calculator:mix_columns_inst0\|gfmult_by2:gfmult_by2_inst0 " "Elaborating entity \"gfmult_by2\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|mix_columns:mix_columns_inst\|column_calculator:mix_columns_inst0\|gfmult_by2:gfmult_by2_inst0\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" "gfmult_by2_inst0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/column_calculator.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst " "Elaborating entity \"controller\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "controller_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935125 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done controller.vhd(64) " "VHDL Process Statement warning at controller.vhd(64): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682637935125 "|AES_TOP|aes_enc:G1:0:INNERLOOP1:aes_enc_1|controller:controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done controller.vhd(64) " "Inferred latch for \"done\" at controller.vhd(64)" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637935125 "|AES_TOP|aes_enc:G1:0:INNERLOOP1:aes_enc_1|controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst " "Elaborating entity \"reg\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" "reg_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/controller.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_schedule aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|key_schedule:key_schedule_inst " "Elaborating entity \"key_schedule\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|key_schedule:key_schedule_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" "key_schedule_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/aes_enc.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_sch_round_function aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|key_schedule:key_schedule_inst\|key_sch_round_function:key_sch_round_function_inst " "Elaborating entity \"key_sch_round_function\" for hierarchy \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|key_schedule:key_schedule_inst\|key_sch_round_function:key_sch_round_function_inst\"" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" "key_sch_round_function_inst" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/key_schedule.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637935129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_mod spi_mod:spi " "Elaborating entity \"spi_mod\" for hierarchy \"spi_mod:spi\"" {  } { { "AES_TOP.vhd" "spi" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/AES_TOP.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637944383 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:15:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:15:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:14:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:14:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:13:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:13:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:12:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:12:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:11:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:11:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:10:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:10:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:9:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:9:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:8:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:8:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:7:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:7:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:6:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:6:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:5:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:5:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:4:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:4:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:3:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:3:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:2:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:2:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:1:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:1:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:0:sbox_inst\|Ram0 " "RAM logic \"aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|sub_byte:sub_byte_inst\|sbox:\\gen:0:sbox_inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" "Ram0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/AES-VHDL-master/AES-VHDL-master/AES-ENC/RTL/sbox.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682637968713 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682637968713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682637969847 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682637970389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682637973377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682637973377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1655 " "Implemented 1655 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682637973569 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682637973569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1648 " "Implemented 1648 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682637973569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682637973569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6769 " "Peak virtual memory: 6769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682637973783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 19:26:13 2023 " "Processing ended: Thu Apr 27 19:26:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682637973783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682637973783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682637973783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682637973783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682637975291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682637975292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 19:26:14 2023 " "Processing started: Thu Apr 27 19:26:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682637975292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682637975292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682637975292 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682637975346 ""}
{ "Info" "0" "" "Project  = LAB2_AES_VHDL" {  } {  } 0 0 "Project  = LAB2_AES_VHDL" 0 0 "Fitter" 0 0 1682637975346 ""}
{ "Info" "0" "" "Revision = LAB2_AES_VHDL" {  } {  } 0 0 "Revision = LAB2_AES_VHDL" 0 0 "Fitter" 0 0 1682637975346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682637975526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682637975526 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB2_AES_VHDL 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"LAB2_AES_VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682637975536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682637975556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682637975556 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682637975737 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682637975747 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682637975845 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1682637978250 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 199 global CLKCTRL_G6 " "clk~inputCLKENA0 with 199 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682637978283 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1682637978283 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682637978284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682637978290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682637978291 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682637978293 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682637978294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682637978294 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682637978295 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1682637978641 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682637978642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1682637978645 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_one " "Node: clk_one was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[6\] clk_one " "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[6\] is being clocked by clk_one" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682637978648 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1682637978648 "|aes_top|clk_one"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682637978653 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682637978654 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682637978654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682637978654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682637978654 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682637978654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682637978700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682637978701 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682637978701 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led0 " "Node \"led0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682637978726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1 " "Node \"led1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682637978726 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1682637978726 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682637978726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682637980023 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1682637980135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:50 " "Fitter placement preparation operations ending: elapsed time is 00:00:50" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682638030319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682638098349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682638098688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682638098688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682638099311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 12 { 0 ""} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682638100970 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682638100970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682638101365 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682638101365 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682638101365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682638101367 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682638103917 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682638103930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682638104421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682638104421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682638104895 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682638107218 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682638107349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/output_files/LAB2_AES_VHDL.fit.smsg " "Generated suppressed messages file C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/output_files/LAB2_AES_VHDL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682638107438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6512 " "Peak virtual memory: 6512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682638108178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 19:28:28 2023 " "Processing ended: Thu Apr 27 19:28:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682638108178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682638108178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682638108178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682638108178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682638109311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682638109311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 19:28:29 2023 " "Processing started: Thu Apr 27 19:28:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682638109311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682638109311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682638109311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682638109824 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682638111470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682638111714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 19:28:31 2023 " "Processing ended: Thu Apr 27 19:28:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682638111714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682638111714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682638111714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682638111714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682638112812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682638112812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 19:28:32 2023 " "Processing started: Thu Apr 27 19:28:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682638112812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1682638112812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1682638112812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1682638113323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1682638113325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1682638113325 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1682638113905 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1682638113944 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1682638113949 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_one " "Node: clk_one was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] clk_one " "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] is being clocked by clk_one" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682638113954 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1682638113954 "|aes_top|clk_one"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1682638113958 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1682638113967 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1682638114067 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1682638114207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1682638114271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1682638114796 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "3.827 millions of transitions / sec " "Average toggle rate for this design is 3.827 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1682638115991 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "204.16 mW " "Total thermal power estimate for the design is 204.16 mW" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1682638116078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682638116366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 19:28:36 2023 " "Processing ended: Thu Apr 27 19:28:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682638116366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682638116366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682638116366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1682638116366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1682638117536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682638117536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 19:28:37 2023 " "Processing started: Thu Apr 27 19:28:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682638117536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682638117536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB2_AES_VHDL -c LAB2_AES_VHDL " "Command: quartus_sta LAB2_AES_VHDL -c LAB2_AES_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682638117536 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682638117588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682638118028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682638118028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638118049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638118049 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1682638118255 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682638118324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1682638118326 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_one " "Node: clk_one was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] clk_one " "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] is being clocked by clk_one" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682638118335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682638118335 "|aes_top|clk_one"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682638118337 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682638118338 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682638118377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.529 " "Worst-case setup slack is 9.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638118401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638118401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.529               0.000 clk  " "    9.529               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638118401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638118401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.428 " "Worst-case hold slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638118407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638118407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 clk  " "    0.428               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638118407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638118407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682638118414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682638118420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.904 " "Worst-case minimum pulse width slack is 8.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638118426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638118426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.904               0.000 clk  " "    8.904               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638118426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638118426 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682638118443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682638118464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682638119294 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_one " "Node: clk_one was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] clk_one " "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] is being clocked by clk_one" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682638119394 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682638119394 "|aes_top|clk_one"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682638119395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.706 " "Worst-case setup slack is 9.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638119411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638119411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.706               0.000 clk  " "    9.706               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638119411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638119411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.437 " "Worst-case hold slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638119420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638119420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 clk  " "    0.437               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638119420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638119420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682638119426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682638119433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.877 " "Worst-case minimum pulse width slack is 8.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638119439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638119439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.877               0.000 clk  " "    8.877               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638119439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638119439 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682638119457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682638119571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682638120299 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_one " "Node: clk_one was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] clk_one " "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] is being clocked by clk_one" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682638120399 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682638120399 "|aes_top|clk_one"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682638120399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.958 " "Worst-case setup slack is 13.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.958               0.000 clk  " "   13.958               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638120409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk  " "    0.184               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638120417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682638120425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682638120433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.972 " "Worst-case minimum pulse width slack is 8.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.972               0.000 clk  " "    8.972               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638120439 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682638120458 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_one " "Node: clk_one was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] clk_one " "Register aes_enc:\\G1:0:INNERLOOP1:aes_enc_1\|controller:controller_inst\|reg:reg_inst\|current_stata\[5\] is being clocked by clk_one" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682638120584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682638120584 "|aes_top|clk_one"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682638120585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.595 " "Worst-case setup slack is 14.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.595               0.000 clk  " "   14.595               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638120595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638120602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682638120611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682638120618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.982 " "Worst-case minimum pulse width slack is 8.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.982               0.000 clk  " "    8.982               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682638120624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682638120624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682638121505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682638121505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5163 " "Peak virtual memory: 5163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682638121611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 19:28:41 2023 " "Processing ended: Thu Apr 27 19:28:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682638121611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682638121611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682638121611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682638121611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682638122797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682638122797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 19:28:42 2023 " "Processing started: Thu Apr 27 19:28:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682638122797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682638122797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB2_AES_VHDL -c LAB2_AES_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682638122797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682638123550 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB2_AES_VHDL.vho C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/simulation/modelsim/ simulation " "Generated file LAB2_AES_VHDL.vho in folder \"C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682638123938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682638124055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 19:28:44 2023 " "Processing ended: Thu Apr 27 19:28:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682638124055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682638124055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682638124055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682638124055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1682638125210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682638125210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 19:28:45 2023 " "Processing started: Thu Apr 27 19:28:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682638125210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1682638125210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui LAB2_AES_VHDL LAB2_AES_VHDL " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui LAB2_AES_VHDL LAB2_AES_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1682638125210 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui LAB2_AES_VHDL LAB2_AES_VHDL " "Quartus(args): --block_on_gui LAB2_AES_VHDL LAB2_AES_VHDL" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1682638125210 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1682638125260 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1682638125348 ""}
{ "Warning" "0" "" "Warning: File LAB2_AES_VHDL_run_msim_gate_vhdl.do already exists - backing up current file as LAB2_AES_VHDL_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File LAB2_AES_VHDL_run_msim_gate_vhdl.do already exists - backing up current file as LAB2_AES_VHDL_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1682638125401 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/simulation/modelsim/LAB2_AES_VHDL_run_msim_gate_vhdl.do" {  } { { "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/simulation/modelsim/LAB2_AES_VHDL_run_msim_gate_vhdl.do" "0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/simulation/modelsim/LAB2_AES_VHDL_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/simulation/modelsim/LAB2_AES_VHDL_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1682638125404 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: # do LAB2_AES_VHDL_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim Info: # do LAB2_AES_VHDL_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir vhdl_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir vhdl_libs" 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/altera" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/altera" 0 0 "Shell" 0 0 1682638131431 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera\"." 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera ./vhdl_libs/altera" {  } {  } 0 0 "ModelSim Info: # vmap altera ./vhdl_libs/altera" 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1682638131431 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera ./vhdl_libs/altera " {  } {  } 0 0 "ModelSim Info: # vmap altera ./vhdl_libs/altera " 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd\}" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 19:28:48 on Apr 27,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 19:28:48 on Apr 27,2023" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd " 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_syn_attributes" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_syn_attributes" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 19:28:48 on Apr 27,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 19:28:48 on Apr 27,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd\}" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 19:28:48 on Apr 27,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 19:28:48 on Apr 27,2023" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd " 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_standard_functions" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body altera_standard_functions" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_standard_functions" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 19:28:48 on Apr 27,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 19:28:48 on Apr 27,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd\}" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 19:28:48 on Apr 27,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 19:28:48 on Apr 27,2023" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd " 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Compiling package alt_dspbuilder_package" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body alt_dspbuilder_package" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Loading package alt_dspbuilder_package" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 19:28:48 on Apr 27,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 19:28:48 on Apr 27,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1682638131432 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd\}" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 19:28:48 on Apr 27,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 19:28:48 on Apr 27,2023" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd " 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package NUMERIC_STD" {  } {  } 0 0 "ModelSim Info: # -- Loading package NUMERIC_STD" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_europa_support_lib" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body altera_europa_support_lib" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_europa_support_lib" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 19:28:49 on Apr 27,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 19:28:49 on Apr 27,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd\}" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 19:28:49 on Apr 27,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 19:28:49 on Apr 27,2023" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd " 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package dffeas_pack" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_primitives_components" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_primitives_components" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 19:28:49 on Apr 27,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 19:28:49 on Apr 27,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd\}" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 19:28:49 on Apr 27,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 19:28:49 on Apr 27,2023" 0 0 "Shell" 0 0 1682638131433 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd " 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity GLOBAL" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of GLOBAL" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CARRY" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CARRY" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CASCADE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CASCADE" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CASCADE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CASCADE" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CARRY_SUM" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CARRY_SUM" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY_SUM" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY_SUM" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity EXP" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity EXP" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of EXP" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of EXP" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SOFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SOFT" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SOFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SOFT" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity OPNDRN" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity OPNDRN" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of OPNDRN" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of OPNDRN" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity ROW_GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity ROW_GLOBAL" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of ROW_GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of ROW_GLOBAL" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TRI" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TRI" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LUT_INPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LUT_INPUT" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_INPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_INPUT" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LUT_OUTPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LUT_OUTPUT" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_OUTPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_OUTPUT" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity latch" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of latch" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity dlatch" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of dlatch" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GDFF" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GDFF" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GDFF" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFF" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFF" 0 0 "Shell" 0 0 1682638131434 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFE" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFE" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFEA" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFEA" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFEA" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFEA" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFEAS" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFEAS" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_dffeas of dffeas" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_dffeas of dffeas" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GTFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GTFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GTFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TFFE" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFFE" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GJKFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GJKFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GJKFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity JKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity JKFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity JKFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity JKFFE" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFFE" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GSRFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GSRFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GSRFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SRFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFF" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SRFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SRFFE" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFFE" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity clklock" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of clklock" 0 0 "Shell" 0 0 1682638131435 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_inbuf" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_tri" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_iobuf" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_inbuf_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_iobuf_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_bidir_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_diff" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_bidir_buf" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_buf" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 19:28:49 on Apr 27,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 19:28:49 on Apr 27,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/altera_lnsim" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/altera_lnsim" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera_lnsim\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera_lnsim\"." 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim" {  } {  } 0 0 "ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim " {  } {  } 0 0 "ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim " 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -sv -work altera_lnsim \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv\}" {  } {  } 0 0 "ModelSim Info: # vlog -sv -work altera_lnsim \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv\}" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1682638131436 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 19:28:49 on Apr 27,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 19:28:49 on Apr 27,2023" 0 0 "Shell" 0 0 1682638131437 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv " 0 0 "Shell" 0 0 1682638131437 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1682638131437 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1682638131437 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 19:28:50 on Apr 27,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 19:28:50 on Apr 27,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1682638131437 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1682638131437 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1682638131551 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/LAB2_AES_VHDL_nativelink_simulation.rpt" {  } { { "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/LAB2_AES_VHDL_nativelink_simulation.rpt" "0" { Text "C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/LAB2_AES_VHDL_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/DJMorvay/Documents/CMU/18632 - LAB 2/LAB_2_AES/LAB2_AES_VHDL_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1682638131551 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1682638131552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682638131552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 19:28:51 2023 " "Processing ended: Thu Apr 27 19:28:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682638131552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682638131552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682638131552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1682638131552 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1682638132169 ""}
