name    Test BR and BRF instructions.

-- Logic is as follows:
-- 
-- 0  set b0.2
-- 1  clear b0.1
-- 2  brf b0.2 -> 4
-- 3  set b0.1
-- 4  clear b0.2, br b0.1 -> 1
-- 5  stop
-- 
-- Which executes like this:
-- 
-- Instr | 0 1 2 3 4 1 2 4 5 ...
-- b0.1  | - F F T T F F F F ...
-- b0.2  | T T T T F F F F F ...
--
-- CMPEQ is used to set and clear branch registers.


-- Check configuration.
config  genBundleSize         8
config  memLaneRevIndex       1
config  branchLaneRevIndex    0
config  forwarding            1

-- Initialize memories.
init

-- 0x000: set b0.2
load    cmpeq b0.2 = r0.0, 0
load    nop
load    nop
load    nop
load    nop
load    nop
load    stw 0x00[r0.0] = r0.0
load    nop ;;

-- 0x020: clear b0.1
load    cmpeq b0.1 = r0.0, 1
load    nop
load    nop
load    nop
load    nop
load    nop
load    stw 0x04[r0.0] = r0.0
load    nop ;;

-- 0x040: skip next bundle if b0.2 cleared
load    nop
load    nop
load    nop
load    nop
load    nop
load    nop
load    stw 0x08[r0.0] = r0.0
load    brf b0.2, 0x20 ;;

-- 0x060: set b0.1
load    cmpeq b0.1 = r0.0, 0
load    nop
load    nop
load    nop
load    nop
load    nop
load    stw 0x0C[r0.0] = r0.0
load    nop ;;

-- 0x080: clear b0.2, branch back to 0x020 is b0.1 set
load    cmpeq b0.2 = r0.0, 1
load    nop
load    nop
load    nop
load    nop
load    nop
load    stw 0x10[r0.0] = r0.0
load    br b0.1, -0x080 ;;

-- 0x100: stop
load    nop
load    nop
load    nop
load    nop
load    nop
load    nop
load    stw 0x14[r0.0] = r0.0
load    stop ;;

-- Run the test. Verify that the instructions are executed in the right order
-- using the STW addresses.
reset
wait    40 write * 0x00 exclusive
wait    40 write * 0x04 exclusive
wait    40 write * 0x08 exclusive
wait    40 write * 0x0C exclusive
wait    40 write * 0x10 exclusive
wait    40 write * 0x04 exclusive
wait    40 write * 0x08 exclusive
wait    40 write * 0x10 exclusive
wait    40 write * 0x14 exclusive
wait    40 idle 0

