name: BasicTimer
description: Basic timers
groupName: TIMx
registers:
  - name: TIM6_CR1
    displayName: TIM6_CR1
    description: TIM6 control register 1
    addressOffset: 0
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CEN
        description: Counter enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: Counter enabled
            value: 1
      - name: UDIS
        description: Update disable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'UEV enabled. The Update (UEV) event is generated by one
              of the following events:'
            value: 0
          - name: B_0x1
            description: UEV disabled. The Update event is not generated, shadow registers
              keep their value (ARR, PSC). However the counter and the prescaler are
              reinitialized if the UG bit is set or if a hardware reset is received
              from the slave mode controller.
            value: 1
      - name: URS
        description: Update request source
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'Any of the following events generates an update interrupt
              or DMA request if enabled. These events can be:'
            value: 0
          - name: B_0x1
            description: Only counter overflow/underflow generates an update interrupt
              or DMA request if enabled.
            value: 1
      - name: OPM
        description: One-pulse mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter is not stopped at update event
            value: 0
          - name: B_0x1
            description: Counter stops counting at the next update event (clearing
              the CEN bit).
            value: 1
      - name: ARPE
        description: Auto-reload preload enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_ARR register is not buffered.
            value: 0
          - name: B_0x1
            description: TIMx_ARR register is buffered.
            value: 1
      - name: UIFREMAP
        description: UIF status bit remapping
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No remapping. UIF status bit is not copied to TIMx_CNT register
              bit 31.
            value: 0
          - name: B_0x1
            description: Remapping enabled. UIF status bit is copied to TIMx_CNT register
              bit 31.
            value: 1
      - name: DITHEN
        description: Dithering enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering disabled
            value: 0
          - name: B_0x1
            description: Dithering enabled
            value: 1
  - name: TIM6_CR2
    displayName: TIM6_CR2
    description: TIM6 control register 2
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MMS
        description: Master mode selection
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset - the UG bit from the TIMx_EGR register is used as
              a trigger output (tim_trgo).
            value: 0
          - name: B_0x1
            description: Enable - the Counter enable signal, tim_cnt_en, is used as
              a trigger output (tim_trgo). It is useful to start several timers at
              the same time or to control a window in which a slave timer is enabled.
              The Counter Enable signal is generated when the CEN control bit is written.
            value: 1
          - name: B_0x2
            description: Update - The update event is selected as a trigger output
              (tim_trgo). For instance a master timer can then be used as a prescaler
              for a slave timer.
            value: 2
      - name: ADSYNC
        description: ADC synchronization
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The timer operates independently from the ADC
            value: 0
          - name: B_0x1
            description: The timer operation is synchronized with the ADC clock to
              provide jitter-free sampling point. This mode can be enabled only with
              specific ADC / timer clock relationship. Refer to Section 48.3.8 for
              requirements.
            value: 1
  - name: TIM6_DIER
    displayName: TIM6_DIER
    description: TIM6 DMA/Interrupt enable register
    addressOffset: 12
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UIE
        description: Update interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update interrupt disabled.
            value: 0
          - name: B_0x1
            description: Update interrupt enabled.
            value: 1
      - name: UDE
        description: Update DMA request enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update DMA request disabled.
            value: 0
          - name: B_0x1
            description: Update DMA request enabled.
            value: 1
  - name: TIM6_SR
    displayName: TIM6_SR
    description: TIM6 status register
    addressOffset: 16
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UIF
        description: Update interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No update occurred.
            value: 0
          - name: B_0x1
            description: 'Update interrupt pending. This bit is set by hardware when
              the registers are updated:'
            value: 1
  - name: TIM6_EGR
    displayName: TIM6_EGR
    description: TIM6 event generation register
    addressOffset: 20
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UG
        description: Update generation
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action.
            value: 0
          - name: B_0x1
            description: Re-initializes the timer counter and generates an update
              of the registers. Note that the prescaler counter is cleared too (but
              the prescaler ratio is not affected).
            value: 1
  - name: TIM6_CNT
    displayName: TIM6_CNT
    description: TIM6 counter
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: Counter value
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: UIFCPY
        description: UIF copy
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: TIM6_PSC
    displayName: TIM6_PSC
    description: TIM6 prescaler
    addressOffset: 40
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: PSC
        description: Prescaler value
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIM6_ARR
    displayName: TIM6_ARR
    description: TIM6 auto-reload register
    addressOffset: 44
    size: 32
    resetValue: 65535
    resetMask: 4294967295
    fields:
      - name: ARR
        description: Auto-reload value
        bitOffset: 0
        bitWidth: 20
        access: read-write
interrupts:
  - name: TIM6
    description: TIM6 Global interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
