
*** Running vivado
    with args -log digiLockFPGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source digiLockFPGA.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source digiLockFPGA.tcl -notrace
Command: synth_design -top digiLockFPGA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 92435 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.707 ; gain = 155.719 ; free physical = 22120 ; free virtual = 34762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digiLockFPGA' [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digiLock.sv:4]
INFO: [Synth 8-6157] synthesizing module 'digitalLock' [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digitalLock.sv:1]
	Parameter C bound to: 2'b00 
	Parameter O bound to: 2'b01 
	Parameter F bound to: 2'b10 
	Parameter E bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'nbitctr' [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/new/nbitctr.sv:23]
	Parameter N bound to: 64'sb0000000000000000000000000000000000000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'nbitctr' (1#1) [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/new/nbitctr.sv:23]
WARNING: [Synth 8-7023] instance 'rlCtr' of module 'nbitctr' has 4 connections declared, but only 3 given [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digitalLock.sv:92]
WARNING: [Synth 8-87] always_comb on 'pwd_reg' did not result in combinational logic [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digitalLock.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'digitalLock' (2#1) [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digitalLock.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (3#1) [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (4#1) [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (5#1) [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (6#1) [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/sev_seg_controller.sv:2]
WARNING: [Synth 8-3848] Net LED in module/entity digiLockFPGA does not have driver. [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digiLock.sv:8]
WARNING: [Synth 8-3848] Net missCounter in module/entity digiLockFPGA does not have driver. [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digiLock.sv:22]
WARNING: [Synth 8-3848] Net counter in module/entity digiLockFPGA does not have driver. [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digiLock.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'digiLockFPGA' (7#1) [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digiLock.sv:4]
WARNING: [Synth 8-3917] design digiLockFPGA has port DP driven by constant 1
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port LED[1]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port LED[0]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[15]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[14]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[13]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[12]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[11]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[10]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[9]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[8]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[7]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[6]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[5]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[4]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.457 ; gain = 210.469 ; free physical = 22055 ; free virtual = 34698
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1835.426 ; gain = 213.438 ; free physical = 22060 ; free virtual = 34702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1835.426 ; gain = 213.438 ; free physical = 22060 ; free virtual = 34702
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'BTNU_IBUF'. [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'nBC/CA_OBUF_inst_i_2'. [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digiLockFPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digiLockFPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.051 ; gain = 0.000 ; free physical = 21995 ; free virtual = 34637
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.051 ; gain = 0.000 ; free physical = 21995 ; free virtual = 34637
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21988 ; free virtual = 34630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21988 ; free virtual = 34630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21988 ; free virtual = 34630
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'digitalLock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       C |                               00 |                               00
                       O |                               01 |                               01
                       E |                               10 |                               11
                       F |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'digitalLock'
WARNING: [Synth 8-327] inferring latch for variable 'pwd_reg' [/home/nsh1/NSHcx203/Lab7/task4/task4.srcs/sources_1/imports/sources_1/new/digitalLock.sv:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21988 ; free virtual = 34631
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digitalLock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design digiLockFPGA has port DP driven by constant 1
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port LED[1]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port LED[0]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[15]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[14]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[13]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[12]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[11]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[10]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[9]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[8]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[7]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[6]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[5]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port SW[4]
WARNING: [Synth 8-3331] design digiLockFPGA has unconnected port BTNC
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 22002 ; free virtual = 34647
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21987 ; free virtual = 34632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21987 ; free virtual = 34632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21987 ; free virtual = 34632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21991 ; free virtual = 34636
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21991 ; free virtual = 34636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21991 ; free virtual = 34636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21991 ; free virtual = 34636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21991 ; free virtual = 34636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21991 ; free virtual = 34636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    12|
|3     |LUT1   |     6|
|4     |LUT2   |     4|
|5     |LUT3   |    13|
|6     |LUT4   |     5|
|7     |LUT5   |     2|
|8     |LUT6   |     5|
|9     |FDCE   |    35|
|10    |FDRE   |    21|
|11    |LD     |     4|
|12    |IBUF   |     9|
|13    |OBUF   |    16|
|14    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |   137|
|2     |  dl        |digitalLock        |    68|
|3     |    rlCtr   |nbitctr            |    36|
|4     |  ssc       |sev_seg_controller |    39|
|5     |    counter |counter_n_bit      |    39|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21991 ; free virtual = 34636
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.051 ; gain = 213.438 ; free physical = 21991 ; free virtual = 34636
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.051 ; gain = 386.062 ; free physical = 21991 ; free virtual = 34636
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.051 ; gain = 0.000 ; free physical = 22007 ; free virtual = 34652
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 41 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2008.051 ; gain = 624.977 ; free physical = 22037 ; free virtual = 34682
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.051 ; gain = 0.000 ; free physical = 22037 ; free virtual = 34682
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nsh1/NSHcx203/Lab7/task4/task4.runs/synth_1/digiLockFPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digiLockFPGA_utilization_synth.rpt -pb digiLockFPGA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 12:46:12 2024...
