module signed_adder(input [7:0] a, input [7:0] b, output [7:0] s, output overflow ); 

	assign s = a+b;
	assign overflow = (~a & ~b) ^ (~a & s) ^ (b & s);
	
endmodule