# LSPè€ƒè¯• 2024å¹´5æœˆ28æ—¥ï¼ˆå«ç­”æ¡ˆï¼‰
> âœ… **æœ¬æ–‡ä»¶å·²æ ¸å¯¹PDFå®˜æ–¹ç­”æ¡ˆ (Official Answers Verified from PDF)**

## è€ƒè¯•ä¿¡æ¯
- æ—¥æœŸï¼š2024å¹´5æœˆ28æ—¥
- è¯­è¨€ï¼šæ·å…‹è¯­
- åŒ…å«å®˜æ–¹ç­”æ¡ˆ

---

## ç¬¬1é¢˜ - RSé”å­˜å™¨ä»¿çœŸ (RS Latch Simulation) (4åˆ†)
**é¢˜ç›®ï¼š** ç»™å®šè¾“å…¥A, B, Cåœ¨æ—¶é—´t0-t4çš„å€¼ï¼Œå†™å‡ºXå’ŒYè¾“å‡ºçš„å€¼
**[English]** Given inputs A, B, C values at times t0-t4, write the values of X and Y outputs

**è¾“å…¥åºåˆ—ï¼š**
```
A = 0 | 0 | 0 | 1 | 0
B = 1 | 1 | 0 | 1 | 1
C = 0 | 1 | 0 | 0 | 0
    t0  t1  t2  t3  t4
```

> âœ… **å®˜æ–¹å‚è€ƒç­”æ¡ˆ (Official Answer):**
> - **X = 11001** (t0=1, t1=1, t2=0, t3=0, t4=1)
> - **Y = 01100** (t0=0, t1=1, t2=1, t3=0, t4=0)

> ğŸ’¡ **è¡¥å……è§£æï¼š** t1æ—¶BÂ·C=1è§¦å‘Setä½¿Y=0ï¼Ÿéœ€è¦æ ¹æ®å…·ä½“ç”µè·¯ç¡®è®¤

---

## ç¬¬2é¢˜ - Shannonå±•å¼€ (Shannon Expansion) (6åˆ†)
**é¢˜ç›®ï¼š** å°†X=f(A,B,C,X)åˆ†è§£ä¸ºShannonå±•å¼€å½¢å¼
**[English]** Decompose X=f(A,B,C,X) using Shannon expansion

> ğŸ’¡ **è¡¥å……è§£æï¼š** Shannonå®šç†ï¼šf(X) = XÌ„Â·f(0) + XÂ·f(1)

---

## ç¬¬3é¢˜ - ç­‰ä»·é€»è¾‘å‡½æ•° (Equivalent Logic Functions) (4åˆ†)
**é¢˜ç›®ï¼š** å‹¾é€‰æ‰€æœ‰å…·æœ‰ç­‰ä»·å‡½æ•°çš„é€»è¾‘å‡½æ•°
**[English]** Check all logic functions that have an equivalent function

```vhdl
y1 <= (D or A) and (not D or C or A);
y2 <= (not D and A) or (D and not A) or (C and A);
y3 <= C or (D and C and B) or (not D and C and A);
y4 <= (C and A) or (not D xor not A);
```

**å®˜æ–¹ç­”æ¡ˆï¼š** y2 = y4

> ğŸ’¡ **è¡¥å……è§£æï¼š**
> - y2 = DÌ„A + DÄ€ + CA = (A âŠ• D) + CA
> - y4 = CA + (DÌ„ âŠ• Ä€) = CA + (A âŠ• D) ï¼ˆâˆµ DÌ„âŠ•Ä€ = AâŠ•Dï¼‰

---

## ç¬¬4é¢˜ - 9ä½åŠ æ³•å™¨è¿ç®— (9-bit Adder Arithmetic) (2åˆ†)
**é¢˜ç›®ï¼š** 254+255+256+257åœ¨9ä½åŠ æ³•å™¨ä¸Šçš„ç»“æœ
**[English]** Result of 254+255+256+257 on a 9-bit adder

**è®¡ç®—ï¼š**
- 254+255+256+257 = 1022
- 1022 mod 512 = 510

**å®˜æ–¹ç­”æ¡ˆï¼š**
- a) unsigned: 510
- b) signed: -2 (Two's Complement: 510 - 512)

> ğŸ’¡ **è¡¥å……è§£æï¼š** 9ä½èŒƒå›´ï¼šunsigned 0~511ï¼Œsigned -256~255

---

## ç¬¬5é¢˜ - Moore/Mealyè‡ªåŠ¨æœºå®šä¹‰ (FSM Definition) (4åˆ†)
**é¢˜ç›®ï¼š** å®Œæˆå®šä¹‰
**[English]** Complete the definition

> ğŸ’¡ **è¡¥å……è§£æï¼š**
> - Moore: M = <X, S, Z, Î´, Ï‰, sâ‚€>ï¼Œå…¶ä¸­ Ï‰: S â†’ Z
> - Mealy: M = <X, S, Z, Î´, Ï‰, sâ‚€>ï¼Œå…¶ä¸­ Ï‰: SÃ—X â†’ Z

---

## ç¬¬6é¢˜ - å¤šè·¯å¤ç”¨å™¨ç”µè·¯å®ç° (Multiplexer Implementation) (6åˆ†)
**é¢˜ç›®ï¼š** ç”¨ANDã€NANDã€ORã€NORå’ŒNOTé—¨å®ç°çº§è”å¤šè·¯å¤ç”¨å™¨
**[English]** Implement cascaded multiplexer using AND, NAND, OR, NOR and NOT gates

> ğŸ’¡ **è¡¥å……è§£æï¼š** 2é€‰1 MUX = (SÌ„Â·A) + (SÂ·B)ï¼Œéœ€è¦2ä¸ªAND + 1ä¸ªOR + 1ä¸ªNOT

---

## ç¬¬7é¢˜ - å¤šè·¯å¤ç”¨å™¨VHDLæè¿° (MUX in VHDL) (8åˆ†)
**é¢˜ç›®ï¼š** ç”¨å¹¶å‘å’Œé¡ºåºè¯­å¥æè¿°
**[English]** Describe using concurrent and sequential statements

> ğŸ’¡ **è¡¥å……è§£æï¼š**
> - å¹¶å‘ (Concurrent)ï¼š`y <= a when sel='1' else b;`
> - é¡ºåº (Sequential)ï¼š`if sel='1' then y <= a; else y <= b; end if;`

---

## ç¬¬8é¢˜ - åˆ†æ”¯é¢„æµ‹å™¨ (Branch Predictor) (6åˆ†)
**é¢˜ç›®ï¼š** Cç¨‹åºæŸ¥æ‰¾æœ€å°å€¼ï¼Œè®¡ç®—åˆ†æ”¯é¢„æµ‹é”™è¯¯æ¬¡æ•°
**[English]** C program finds minimum, calculate branch misprediction count

**å®˜æ–¹ç­”æ¡ˆï¼š** ä¸¤ç§é¢„æµ‹å™¨éƒ½æ˜¯7æ¬¡miss

> ğŸ’¡ **è¡¥å……è§£æï¼š** 
> æŸ¥æ‰¾æœ€å°å€¼ç¨‹åºçš„ifåˆ†æ”¯å–å†³äºæ•°æ®åˆ†å¸ƒ
> å¯¹äºéšæœºæ•°æ®ï¼Œå¹³å‡çº¦logâ‚‚(n)æ¬¡æ›´æ–°æœ€å°å€¼

---

## ç¬¬9é¢˜ - è§£å¤ç”¨å™¨è®¾è®¡ (Demultiplexer Design) (10åˆ†)
**é¢˜ç›®ï¼š** ç”»å‡ºä»£ç çš„ç¬¦å·å’Œå†…éƒ¨ç”µè·¯
**[English]** Draw the symbol and internal circuit of the code

**å®˜æ–¹ç­”æ¡ˆï¼š** ä»£ç æè¿°çš„æ˜¯è§£å¤ç”¨å™¨ (Demultiplexer / DEMUX)

> ğŸ’¡ **è¡¥å……è§£æï¼š**
> - MUXï¼šå¤šè¾“å…¥â†’å•è¾“å‡ºï¼Œé€‰æ‹©å™¨
> - DEMUXï¼šå•è¾“å…¥â†’å¤šè¾“å‡ºï¼Œåˆ†é…å™¨
> - DEMUXå…¬å¼ï¼šYáµ¢ = D Â· (sel = i)
