
260110_softrobot_tempfan_v3.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e6e8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e90  0801e9b8  0801e9b8  0001f9b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801f848  0801f848  00020848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801f850  0801f850  00020850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801f854  0801f854  00020854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0801f858  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RAM_D2       0000000c  240001dc  0801fa34  000211dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0001401c  240001e8  0801fa40  000211e8  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  24014204  0801fa40  00021204  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000211e8  2**0
                  CONTENTS, READONLY
 11 .debug_info   0004018f  00000000  00000000  00021216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00007883  00000000  00000000  000613a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002bf8  00000000  00000000  00068c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002239  00000000  00000000  0006b820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e979  00000000  00000000  0006da59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003b660  00000000  00000000  000ac3d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00183ad7  00000000  00000000  000e7a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0026b509  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000d454  00000000  00000000  0026b54c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000079  00000000  00000000  002789a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e8 	.word	0x240001e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801e9a0 	.word	0x0801e9a0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001ec 	.word	0x240001ec
 800030c:	0801e9a0 	.word	0x0801e9a0

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9c0 	b.w	8000af0 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	468e      	mov	lr, r1
 8000800:	4604      	mov	r4, r0
 8000802:	4688      	mov	r8, r1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d14a      	bne.n	800089e <__udivmoddi4+0xa6>
 8000808:	428a      	cmp	r2, r1
 800080a:	4617      	mov	r7, r2
 800080c:	d962      	bls.n	80008d4 <__udivmoddi4+0xdc>
 800080e:	fab2 f682 	clz	r6, r2
 8000812:	b14e      	cbz	r6, 8000828 <__udivmoddi4+0x30>
 8000814:	f1c6 0320 	rsb	r3, r6, #32
 8000818:	fa01 f806 	lsl.w	r8, r1, r6
 800081c:	fa20 f303 	lsr.w	r3, r0, r3
 8000820:	40b7      	lsls	r7, r6
 8000822:	ea43 0808 	orr.w	r8, r3, r8
 8000826:	40b4      	lsls	r4, r6
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	fa1f fc87 	uxth.w	ip, r7
 8000830:	fbb8 f1fe 	udiv	r1, r8, lr
 8000834:	0c23      	lsrs	r3, r4, #16
 8000836:	fb0e 8811 	mls	r8, lr, r1, r8
 800083a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800083e:	fb01 f20c 	mul.w	r2, r1, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d909      	bls.n	800085a <__udivmoddi4+0x62>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f101 30ff 	add.w	r0, r1, #4294967295
 800084c:	f080 80ea 	bcs.w	8000a24 <__udivmoddi4+0x22c>
 8000850:	429a      	cmp	r2, r3
 8000852:	f240 80e7 	bls.w	8000a24 <__udivmoddi4+0x22c>
 8000856:	3902      	subs	r1, #2
 8000858:	443b      	add	r3, r7
 800085a:	1a9a      	subs	r2, r3, r2
 800085c:	b2a3      	uxth	r3, r4
 800085e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000862:	fb0e 2210 	mls	r2, lr, r0, r2
 8000866:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800086a:	fb00 fc0c 	mul.w	ip, r0, ip
 800086e:	459c      	cmp	ip, r3
 8000870:	d909      	bls.n	8000886 <__udivmoddi4+0x8e>
 8000872:	18fb      	adds	r3, r7, r3
 8000874:	f100 32ff 	add.w	r2, r0, #4294967295
 8000878:	f080 80d6 	bcs.w	8000a28 <__udivmoddi4+0x230>
 800087c:	459c      	cmp	ip, r3
 800087e:	f240 80d3 	bls.w	8000a28 <__udivmoddi4+0x230>
 8000882:	443b      	add	r3, r7
 8000884:	3802      	subs	r0, #2
 8000886:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800088a:	eba3 030c 	sub.w	r3, r3, ip
 800088e:	2100      	movs	r1, #0
 8000890:	b11d      	cbz	r5, 800089a <__udivmoddi4+0xa2>
 8000892:	40f3      	lsrs	r3, r6
 8000894:	2200      	movs	r2, #0
 8000896:	e9c5 3200 	strd	r3, r2, [r5]
 800089a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089e:	428b      	cmp	r3, r1
 80008a0:	d905      	bls.n	80008ae <__udivmoddi4+0xb6>
 80008a2:	b10d      	cbz	r5, 80008a8 <__udivmoddi4+0xb0>
 80008a4:	e9c5 0100 	strd	r0, r1, [r5]
 80008a8:	2100      	movs	r1, #0
 80008aa:	4608      	mov	r0, r1
 80008ac:	e7f5      	b.n	800089a <__udivmoddi4+0xa2>
 80008ae:	fab3 f183 	clz	r1, r3
 80008b2:	2900      	cmp	r1, #0
 80008b4:	d146      	bne.n	8000944 <__udivmoddi4+0x14c>
 80008b6:	4573      	cmp	r3, lr
 80008b8:	d302      	bcc.n	80008c0 <__udivmoddi4+0xc8>
 80008ba:	4282      	cmp	r2, r0
 80008bc:	f200 8105 	bhi.w	8000aca <__udivmoddi4+0x2d2>
 80008c0:	1a84      	subs	r4, r0, r2
 80008c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008c6:	2001      	movs	r0, #1
 80008c8:	4690      	mov	r8, r2
 80008ca:	2d00      	cmp	r5, #0
 80008cc:	d0e5      	beq.n	800089a <__udivmoddi4+0xa2>
 80008ce:	e9c5 4800 	strd	r4, r8, [r5]
 80008d2:	e7e2      	b.n	800089a <__udivmoddi4+0xa2>
 80008d4:	2a00      	cmp	r2, #0
 80008d6:	f000 8090 	beq.w	80009fa <__udivmoddi4+0x202>
 80008da:	fab2 f682 	clz	r6, r2
 80008de:	2e00      	cmp	r6, #0
 80008e0:	f040 80a4 	bne.w	8000a2c <__udivmoddi4+0x234>
 80008e4:	1a8a      	subs	r2, r1, r2
 80008e6:	0c03      	lsrs	r3, r0, #16
 80008e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008ec:	b280      	uxth	r0, r0
 80008ee:	b2bc      	uxth	r4, r7
 80008f0:	2101      	movs	r1, #1
 80008f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000902:	429a      	cmp	r2, r3
 8000904:	d907      	bls.n	8000916 <__udivmoddi4+0x11e>
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	f10c 38ff 	add.w	r8, ip, #4294967295
 800090c:	d202      	bcs.n	8000914 <__udivmoddi4+0x11c>
 800090e:	429a      	cmp	r2, r3
 8000910:	f200 80e0 	bhi.w	8000ad4 <__udivmoddi4+0x2dc>
 8000914:	46c4      	mov	ip, r8
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	fbb3 f2fe 	udiv	r2, r3, lr
 800091c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000920:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000924:	fb02 f404 	mul.w	r4, r2, r4
 8000928:	429c      	cmp	r4, r3
 800092a:	d907      	bls.n	800093c <__udivmoddi4+0x144>
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000932:	d202      	bcs.n	800093a <__udivmoddi4+0x142>
 8000934:	429c      	cmp	r4, r3
 8000936:	f200 80ca 	bhi.w	8000ace <__udivmoddi4+0x2d6>
 800093a:	4602      	mov	r2, r0
 800093c:	1b1b      	subs	r3, r3, r4
 800093e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000942:	e7a5      	b.n	8000890 <__udivmoddi4+0x98>
 8000944:	f1c1 0620 	rsb	r6, r1, #32
 8000948:	408b      	lsls	r3, r1
 800094a:	fa22 f706 	lsr.w	r7, r2, r6
 800094e:	431f      	orrs	r7, r3
 8000950:	fa0e f401 	lsl.w	r4, lr, r1
 8000954:	fa20 f306 	lsr.w	r3, r0, r6
 8000958:	fa2e fe06 	lsr.w	lr, lr, r6
 800095c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000960:	4323      	orrs	r3, r4
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	fa1f fc87 	uxth.w	ip, r7
 800096a:	fbbe f0f9 	udiv	r0, lr, r9
 800096e:	0c1c      	lsrs	r4, r3, #16
 8000970:	fb09 ee10 	mls	lr, r9, r0, lr
 8000974:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000978:	fb00 fe0c 	mul.w	lr, r0, ip
 800097c:	45a6      	cmp	lr, r4
 800097e:	fa02 f201 	lsl.w	r2, r2, r1
 8000982:	d909      	bls.n	8000998 <__udivmoddi4+0x1a0>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f100 3aff 	add.w	sl, r0, #4294967295
 800098a:	f080 809c 	bcs.w	8000ac6 <__udivmoddi4+0x2ce>
 800098e:	45a6      	cmp	lr, r4
 8000990:	f240 8099 	bls.w	8000ac6 <__udivmoddi4+0x2ce>
 8000994:	3802      	subs	r0, #2
 8000996:	443c      	add	r4, r7
 8000998:	eba4 040e 	sub.w	r4, r4, lr
 800099c:	fa1f fe83 	uxth.w	lr, r3
 80009a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80009a4:	fb09 4413 	mls	r4, r9, r3, r4
 80009a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80009ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b0:	45a4      	cmp	ip, r4
 80009b2:	d908      	bls.n	80009c6 <__udivmoddi4+0x1ce>
 80009b4:	193c      	adds	r4, r7, r4
 80009b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80009ba:	f080 8082 	bcs.w	8000ac2 <__udivmoddi4+0x2ca>
 80009be:	45a4      	cmp	ip, r4
 80009c0:	d97f      	bls.n	8000ac2 <__udivmoddi4+0x2ca>
 80009c2:	3b02      	subs	r3, #2
 80009c4:	443c      	add	r4, r7
 80009c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009ca:	eba4 040c 	sub.w	r4, r4, ip
 80009ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80009d2:	4564      	cmp	r4, ip
 80009d4:	4673      	mov	r3, lr
 80009d6:	46e1      	mov	r9, ip
 80009d8:	d362      	bcc.n	8000aa0 <__udivmoddi4+0x2a8>
 80009da:	d05f      	beq.n	8000a9c <__udivmoddi4+0x2a4>
 80009dc:	b15d      	cbz	r5, 80009f6 <__udivmoddi4+0x1fe>
 80009de:	ebb8 0203 	subs.w	r2, r8, r3
 80009e2:	eb64 0409 	sbc.w	r4, r4, r9
 80009e6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ea:	fa22 f301 	lsr.w	r3, r2, r1
 80009ee:	431e      	orrs	r6, r3
 80009f0:	40cc      	lsrs	r4, r1
 80009f2:	e9c5 6400 	strd	r6, r4, [r5]
 80009f6:	2100      	movs	r1, #0
 80009f8:	e74f      	b.n	800089a <__udivmoddi4+0xa2>
 80009fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009fe:	0c01      	lsrs	r1, r0, #16
 8000a00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a04:	b280      	uxth	r0, r0
 8000a06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	4638      	mov	r0, r7
 8000a0e:	463c      	mov	r4, r7
 8000a10:	46b8      	mov	r8, r7
 8000a12:	46be      	mov	lr, r7
 8000a14:	2620      	movs	r6, #32
 8000a16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a1a:	eba2 0208 	sub.w	r2, r2, r8
 8000a1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a22:	e766      	b.n	80008f2 <__udivmoddi4+0xfa>
 8000a24:	4601      	mov	r1, r0
 8000a26:	e718      	b.n	800085a <__udivmoddi4+0x62>
 8000a28:	4610      	mov	r0, r2
 8000a2a:	e72c      	b.n	8000886 <__udivmoddi4+0x8e>
 8000a2c:	f1c6 0220 	rsb	r2, r6, #32
 8000a30:	fa2e f302 	lsr.w	r3, lr, r2
 8000a34:	40b7      	lsls	r7, r6
 8000a36:	40b1      	lsls	r1, r6
 8000a38:	fa20 f202 	lsr.w	r2, r0, r2
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	430a      	orrs	r2, r1
 8000a42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a46:	b2bc      	uxth	r4, r7
 8000a48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a4c:	0c11      	lsrs	r1, r2, #16
 8000a4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a52:	fb08 f904 	mul.w	r9, r8, r4
 8000a56:	40b0      	lsls	r0, r6
 8000a58:	4589      	cmp	r9, r1
 8000a5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a5e:	b280      	uxth	r0, r0
 8000a60:	d93e      	bls.n	8000ae0 <__udivmoddi4+0x2e8>
 8000a62:	1879      	adds	r1, r7, r1
 8000a64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a68:	d201      	bcs.n	8000a6e <__udivmoddi4+0x276>
 8000a6a:	4589      	cmp	r9, r1
 8000a6c:	d81f      	bhi.n	8000aae <__udivmoddi4+0x2b6>
 8000a6e:	eba1 0109 	sub.w	r1, r1, r9
 8000a72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a76:	fb09 f804 	mul.w	r8, r9, r4
 8000a7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a7e:	b292      	uxth	r2, r2
 8000a80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a84:	4542      	cmp	r2, r8
 8000a86:	d229      	bcs.n	8000adc <__udivmoddi4+0x2e4>
 8000a88:	18ba      	adds	r2, r7, r2
 8000a8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a8e:	d2c4      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a90:	4542      	cmp	r2, r8
 8000a92:	d2c2      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a94:	f1a9 0102 	sub.w	r1, r9, #2
 8000a98:	443a      	add	r2, r7
 8000a9a:	e7be      	b.n	8000a1a <__udivmoddi4+0x222>
 8000a9c:	45f0      	cmp	r8, lr
 8000a9e:	d29d      	bcs.n	80009dc <__udivmoddi4+0x1e4>
 8000aa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000aa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000aa8:	3801      	subs	r0, #1
 8000aaa:	46e1      	mov	r9, ip
 8000aac:	e796      	b.n	80009dc <__udivmoddi4+0x1e4>
 8000aae:	eba7 0909 	sub.w	r9, r7, r9
 8000ab2:	4449      	add	r1, r9
 8000ab4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ab8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000abc:	fb09 f804 	mul.w	r8, r9, r4
 8000ac0:	e7db      	b.n	8000a7a <__udivmoddi4+0x282>
 8000ac2:	4673      	mov	r3, lr
 8000ac4:	e77f      	b.n	80009c6 <__udivmoddi4+0x1ce>
 8000ac6:	4650      	mov	r0, sl
 8000ac8:	e766      	b.n	8000998 <__udivmoddi4+0x1a0>
 8000aca:	4608      	mov	r0, r1
 8000acc:	e6fd      	b.n	80008ca <__udivmoddi4+0xd2>
 8000ace:	443b      	add	r3, r7
 8000ad0:	3a02      	subs	r2, #2
 8000ad2:	e733      	b.n	800093c <__udivmoddi4+0x144>
 8000ad4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ad8:	443b      	add	r3, r7
 8000ada:	e71c      	b.n	8000916 <__udivmoddi4+0x11e>
 8000adc:	4649      	mov	r1, r9
 8000ade:	e79c      	b.n	8000a1a <__udivmoddi4+0x222>
 8000ae0:	eba1 0109 	sub.w	r1, r1, r9
 8000ae4:	46c4      	mov	ip, r8
 8000ae6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aea:	fb09 f804 	mul.w	r8, r9, r4
 8000aee:	e7c4      	b.n	8000a7a <__udivmoddi4+0x282>

08000af0 <__aeabi_idiv0>:
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop

08000af4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08c      	sub	sp, #48	@ 0x30
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000afa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b06:	463b      	mov	r3, r7
 8000b08:	2224      	movs	r2, #36	@ 0x24
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f01a f8cf 	bl	801acb0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b12:	4b5c      	ldr	r3, [pc, #368]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b14:	4a5c      	ldr	r2, [pc, #368]	@ (8000c88 <MX_ADC1_Init+0x194>)
 8000b16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000b18:	4b5a      	ldr	r3, [pc, #360]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b1a:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000b1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000b20:	4b58      	ldr	r3, [pc, #352]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b26:	4b57      	ldr	r3, [pc, #348]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b2c:	4b55      	ldr	r3, [pc, #340]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b2e:	2208      	movs	r2, #8
 8000b30:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b32:	4b54      	ldr	r3, [pc, #336]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b38:	4b52      	ldr	r3, [pc, #328]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 8000b3e:	4b51      	ldr	r3, [pc, #324]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b40:	2206      	movs	r2, #6
 8000b42:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b44:	4b4f      	ldr	r3, [pc, #316]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 8000b4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b4e:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
 8000b52:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b54:	4b4b      	ldr	r3, [pc, #300]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000b5c:	4b49      	ldr	r3, [pc, #292]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b5e:	2203      	movs	r2, #3
 8000b60:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b62:	4b48      	ldr	r3, [pc, #288]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000b68:	4b46      	ldr	r3, [pc, #280]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = ENABLE;
 8000b6e:	4b45      	ldr	r3, [pc, #276]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 16;
 8000b76:	4b43      	ldr	r3, [pc, #268]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b78:	2210      	movs	r2, #16
 8000b7a:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000b7c:	4b41      	ldr	r3, [pc, #260]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000b82:	4b40      	ldr	r3, [pc, #256]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000b88:	4b3e      	ldr	r3, [pc, #248]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	655a      	str	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b8e:	483d      	ldr	r0, [pc, #244]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b90:	f005 facc 	bl	800612c <HAL_ADC_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000b9a:	f002 fa21 	bl	8002fe0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4836      	ldr	r0, [pc, #216]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000baa:	f006 ff17 	bl	80079dc <HAL_ADCEx_MultiModeConfigChannel>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000bb4:	f002 fa14 	bl	8002fe0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000bb8:	4b34      	ldr	r3, [pc, #208]	@ (8000c8c <MX_ADC1_Init+0x198>)
 8000bba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bbc:	2306      	movs	r3, #6
 8000bbe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000bc0:	2305      	movs	r3, #5
 8000bc2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bc4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000bc8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bca:	2304      	movs	r3, #4
 8000bcc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd8:	463b      	mov	r3, r7
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4829      	ldr	r0, [pc, #164]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bde:	f005 fd9d 	bl	800671c <HAL_ADC_ConfigChannel>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8000be8:	f002 f9fa 	bl	8002fe0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000bec:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <MX_ADC1_Init+0x19c>)
 8000bee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bf0:	230c      	movs	r3, #12
 8000bf2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4822      	ldr	r0, [pc, #136]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bfa:	f005 fd8f 	bl	800671c <HAL_ADC_ConfigChannel>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000c04:	f002 f9ec 	bl	8002fe0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000c08:	4b22      	ldr	r3, [pc, #136]	@ (8000c94 <MX_ADC1_Init+0x1a0>)
 8000c0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c0c:	2312      	movs	r3, #18
 8000c0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c10:	463b      	mov	r3, r7
 8000c12:	4619      	mov	r1, r3
 8000c14:	481b      	ldr	r0, [pc, #108]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c16:	f005 fd81 	bl	800671c <HAL_ADC_ConfigChannel>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8000c20:	f002 f9de 	bl	8002fe0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000c24:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <MX_ADC1_Init+0x1a4>)
 8000c26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c28:	2318      	movs	r3, #24
 8000c2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2c:	463b      	mov	r3, r7
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4814      	ldr	r0, [pc, #80]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c32:	f005 fd73 	bl	800671c <HAL_ADC_ConfigChannel>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8000c3c:	f002 f9d0 	bl	8002fe0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000c40:	4b16      	ldr	r3, [pc, #88]	@ (8000c9c <MX_ADC1_Init+0x1a8>)
 8000c42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c48:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c50:	f005 fd64 	bl	800671c <HAL_ADC_ConfigChannel>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 8000c5a:	f002 f9c1 	bl	8002fe0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <MX_ADC1_Init+0x1ac>)
 8000c60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000c62:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000c66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c68:	463b      	mov	r3, r7
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4805      	ldr	r0, [pc, #20]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c6e:	f005 fd55 	bl	800671c <HAL_ADC_ConfigChannel>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_ADC1_Init+0x188>
  {
    Error_Handler();
 8000c78:	f002 f9b2 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c7c:	bf00      	nop
 8000c7e:	3730      	adds	r7, #48	@ 0x30
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	24000204 	.word	0x24000204
 8000c88:	40022000 	.word	0x40022000
 8000c8c:	2a000400 	.word	0x2a000400
 8000c90:	2e300800 	.word	0x2e300800
 8000c94:	47520000 	.word	0x47520000
 8000c98:	3ac04000 	.word	0x3ac04000
 8000c9c:	3ef08000 	.word	0x3ef08000
 8000ca0:	4b840000 	.word	0x4b840000

08000ca4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b0ba      	sub	sp, #232	@ 0xe8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cbc:	f107 0318 	add.w	r3, r7, #24
 8000cc0:	22b8      	movs	r2, #184	@ 0xb8
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f019 fff3 	bl	801acb0 <memset>
  if(adcHandle->Instance==ADC1)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a53      	ldr	r2, [pc, #332]	@ (8000e1c <HAL_ADC_MspInit+0x178>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	f040 809e 	bne.w	8000e12 <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cd6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000cda:	f04f 0300 	mov.w	r3, #0
 8000cde:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000ce6:	2310      	movs	r3, #16
 8000ce8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000cea:	2302      	movs	r3, #2
 8000cec:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000cf6:	23c0      	movs	r3, #192	@ 0xc0
 8000cf8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000d02:	2300      	movs	r3, #0
 8000d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d08:	f107 0318 	add.w	r3, r7, #24
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f00e fbd9 	bl	800f4c4 <HAL_RCCEx_PeriphCLKConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000d18:	f002 f962 	bl	8002fe0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d1c:	4b40      	ldr	r3, [pc, #256]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d22:	4a3f      	ldr	r2, [pc, #252]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d24:	f043 0320 	orr.w	r3, r3, #32
 8000d28:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d32:	f003 0320 	and.w	r3, r3, #32
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3a:	4b39      	ldr	r3, [pc, #228]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	4a37      	ldr	r2, [pc, #220]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d42:	f043 0304 	orr.w	r3, r3, #4
 8000d46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4a:	4b35      	ldr	r3, [pc, #212]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d58:	4b31      	ldr	r3, [pc, #196]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d5e:	4a30      	ldr	r2, [pc, #192]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_INP17
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d76:	2303      	movs	r3, #3
 8000d78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4825      	ldr	r0, [pc, #148]	@ (8000e24 <HAL_ADC_MspInit+0x180>)
 8000d90:	f00a ffb8 	bl	800bd04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000d94:	231e      	movs	r3, #30
 8000d96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000daa:	4619      	mov	r1, r3
 8000dac:	481e      	ldr	r0, [pc, #120]	@ (8000e28 <HAL_ADC_MspInit+0x184>)
 8000dae:	f00a ffa9 	bl	800bd04 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000db2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000db4:	4a1e      	ldr	r2, [pc, #120]	@ (8000e30 <HAL_ADC_MspInit+0x18c>)
 8000db6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000db8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dba:	2209      	movs	r2, #9
 8000dbc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc4:	4b19      	ldr	r3, [pc, #100]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000dca:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dcc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dd0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dd2:	4b16      	ldr	r3, [pc, #88]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dd8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000ddc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000de0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000de4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000de8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000df0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000df6:	480d      	ldr	r0, [pc, #52]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df8:	f007 f82a 	bl	8007e50 <HAL_DMA_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 8000e02:	f002 f8ed 	bl	8002fe0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a08      	ldr	r2, [pc, #32]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0a:	659a      	str	r2, [r3, #88]	@ 0x58
 8000e0c:	4a07      	ldr	r2, [pc, #28]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e12:	bf00      	nop
 8000e14:	37e8      	adds	r7, #232	@ 0xe8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40022000 	.word	0x40022000
 8000e20:	58024400 	.word	0x58024400
 8000e24:	58020800 	.word	0x58020800
 8000e28:	58020000 	.word	0x58020000
 8000e2c:	24000274 	.word	0x24000274
 8000e30:	40020010 	.word	0x40020010

08000e34 <Comm_Init>:
static int32_t Comm_TransmitFrame(const uint8_t *data, uint16_t length);

/* ========== Public Functions ========== */

void Comm_Init(UART_HandleTypeDef *huart)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af02      	add	r7, sp, #8
 8000e3a:	6078      	str	r0, [r7, #4]
    if (huart == NULL) {
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d108      	bne.n	8000e54 <Comm_Init+0x20>
        REPORT_ERROR_MSG("NULL UART handle");
 8000e42:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <Comm_Init+0x3c>)
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2300      	movs	r3, #0
 8000e48:	222b      	movs	r2, #43	@ 0x2b
 8000e4a:	490a      	ldr	r1, [pc, #40]	@ (8000e74 <Comm_Init+0x40>)
 8000e4c:	480a      	ldr	r0, [pc, #40]	@ (8000e78 <Comm_Init+0x44>)
 8000e4e:	f000 fde5 	bl	8001a1c <ReportError>
        return;
 8000e52:	e00a      	b.n	8000e6a <Comm_Init+0x36>
    }

    comm_huart = huart;
 8000e54:	4a09      	ldr	r2, [pc, #36]	@ (8000e7c <Comm_Init+0x48>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6013      	str	r3, [r2, #0]

    memset(&telem_frame, 0, sizeof(TelemetryFrame_t));
 8000e5a:	227c      	movs	r2, #124	@ 0x7c
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4808      	ldr	r0, [pc, #32]	@ (8000e80 <Comm_Init+0x4c>)
 8000e60:	f019 ff26 	bl	801acb0 <memset>

    REPORT_INFO_MSG("Comm Protocol Initialized (RTOS)");
 8000e64:	4807      	ldr	r0, [pc, #28]	@ (8000e84 <Comm_Init+0x50>)
 8000e66:	f000 fe31 	bl	8001acc <LogFifo_Push>
}
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	0801e9d4 	.word	0x0801e9d4
 8000e74:	0801e9b8 	.word	0x0801e9b8
 8000e78:	0801f160 	.word	0x0801f160
 8000e7c:	240002ec 	.word	0x240002ec
 8000e80:	240002f0 	.word	0x240002f0
 8000e84:	0801e9e8 	.word	0x0801e9e8

08000e88 <Comm_SendTelemetry>:
/**
 * @brief     
 * @note TelemetryTask ,  uartTxMutex    
 */
int32_t Comm_SendTelemetry(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <Comm_SendTelemetry+0x40>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d102      	bne.n	8000e9c <Comm_SendTelemetry+0x14>
        return -1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9a:	e011      	b.n	8000ec0 <Comm_SendTelemetry+0x38>
    }

    //   
    Comm_BuildTelemetryFrame(&telem_frame);
 8000e9c:	480b      	ldr	r0, [pc, #44]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000e9e:	f000 fbb9 	bl	8001614 <Comm_BuildTelemetryFrame>

    // CRC  (CRC  )
    uint16_t crc = Comm_CalculateCRC16((uint8_t*)&telem_frame,
 8000ea2:	217a      	movs	r1, #122	@ 0x7a
 8000ea4:	4809      	ldr	r0, [pc, #36]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000ea6:	f000 fcb1 	bl	800180c <Comm_CalculateCRC16>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
                                        sizeof(TelemetryFrame_t) - 2);
    telem_frame.crc16 = crc;
 8000eae:	4a07      	ldr	r2, [pc, #28]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	f8a2 307a 	strh.w	r3, [r2, #122]	@ 0x7a

    // UART 
    return Comm_TransmitFrame((uint8_t*)&telem_frame, sizeof(TelemetryFrame_t));
 8000eb6:	217c      	movs	r1, #124	@ 0x7c
 8000eb8:	4804      	ldr	r0, [pc, #16]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eba:	f000 fc81 	bl	80017c0 <Comm_TransmitFrame>
 8000ebe:	4603      	mov	r3, r0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	240002ec 	.word	0x240002ec
 8000ecc:	240002f0 	.word	0x240002f0

08000ed0 <Comm_SendTelemetry_Safe>:
/**
 * @brief   (mutex  )
 * @note    
 */
int32_t Comm_SendTelemetry_Safe(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <Comm_SendTelemetry_Safe+0x48>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d102      	bne.n	8000ee4 <Comm_SendTelemetry_Safe+0x14>
        return -1;
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	e014      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2132      	movs	r1, #50	@ 0x32
 8000eea:	4618      	mov	r0, r3
 8000eec:	f015 f9cc 	bl	8016288 <osMutexAcquire>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d109      	bne.n	8000f0a <Comm_SendTelemetry_Safe+0x3a>
        int32_t result = Comm_SendTelemetry();
 8000ef6:	f7ff ffc7 	bl	8000e88 <Comm_SendTelemetry>
 8000efa:	6078      	str	r0, [r7, #4]
        osMutexRelease(uartTxMutexHandle);
 8000efc:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f015 fa0c 	bl	801631e <osMutexRelease>
        return result;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	e001      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    return -1;  // Mutex timeout
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	240002ec 	.word	0x240002ec
 8000f1c:	24002570 	.word	0x24002570

08000f20 <Comm_ParseCommand>:
/**
 * @brief   
 * @note CommandTask 
 */
int32_t Comm_ParseCommand(const char *cmd_str, ParsedCommand_t *result)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b092      	sub	sp, #72	@ 0x48
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
    if (cmd_str == NULL || result == NULL) {
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <Comm_ParseCommand+0x16>
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d102      	bne.n	8000f3c <Comm_ParseCommand+0x1c>
        return -1;
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3a:	e1b7      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    memset(result, 0, sizeof(ParsedCommand_t));
 8000f3c:	2214      	movs	r2, #20
 8000f3e:	2100      	movs	r1, #0
 8000f40:	6838      	ldr	r0, [r7, #0]
 8000f42:	f019 feb5 	bl	801acb0 <memset>
    result->valid = false;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	741a      	strb	r2, [r3, #16]
    result->channel = 0xFF;
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	22ff      	movs	r2, #255	@ 0xff
 8000f50:	705a      	strb	r2, [r3, #1]

    char cmd_name[16] = {0};
 8000f52:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
    char ch_str[8] = {0};
 8000f60:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]

    if (sscanf(cmd_str, "%15s", cmd_name) != 1) {
 8000f6a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f6e:	461a      	mov	r2, r3
 8000f70:	49b5      	ldr	r1, [pc, #724]	@ (8001248 <Comm_ParseCommand+0x328>)
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f019 fd5a 	bl	801aa2c <siscanf>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d002      	beq.n	8000f84 <Comm_ParseCommand+0x64>
        return -1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e193      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    if (strcmp(cmd_name, "MODE") == 0) {
 8000f84:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f88:	49b0      	ldr	r1, [pc, #704]	@ (800124c <Comm_ParseCommand+0x32c>)
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff f9c0 	bl	8000310 <strcmp>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d179      	bne.n	800108a <Comm_ParseCommand+0x16a>
        char mode_str[16];
        int ch;

        if (sscanf(cmd_str, "MODE %d %15s %f", &ch, mode_str, &result->param1) == 3) {
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	f107 0118 	add.w	r1, r7, #24
 8000f9e:	f107 0214 	add.w	r2, r7, #20
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	49aa      	ldr	r1, [pc, #680]	@ (8001250 <Comm_ParseCommand+0x330>)
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f019 fd3f 	bl	801aa2c <siscanf>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b03      	cmp	r3, #3
 8000fb2:	f040 8179 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_MODE;
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	705a      	strb	r2, [r3, #1]

            if (strcmp(mode_str, "DISABLED") == 0 || strcmp(mode_str, "0") == 0) {
 8000fc4:	f107 0318 	add.w	r3, r7, #24
 8000fc8:	49a2      	ldr	r1, [pc, #648]	@ (8001254 <Comm_ParseCommand+0x334>)
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff f9a0 	bl	8000310 <strcmp>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d008      	beq.n	8000fe8 <Comm_ParseCommand+0xc8>
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	499f      	ldr	r1, [pc, #636]	@ (8001258 <Comm_ParseCommand+0x338>)
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff f997 	bl	8000310 <strcmp>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d104      	bne.n	8000ff2 <Comm_ParseCommand+0xd2>
                result->param2 = CTRL_MODE_DISABLED;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	e046      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "OPEN") == 0 || strcmp(mode_str, "1") == 0) {
 8000ff2:	f107 0318 	add.w	r3, r7, #24
 8000ff6:	4999      	ldr	r1, [pc, #612]	@ (800125c <Comm_ParseCommand+0x33c>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff f989 	bl	8000310 <strcmp>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d008      	beq.n	8001016 <Comm_ParseCommand+0xf6>
 8001004:	f107 0318 	add.w	r3, r7, #24
 8001008:	4995      	ldr	r1, [pc, #596]	@ (8001260 <Comm_ParseCommand+0x340>)
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff f980 	bl	8000310 <strcmp>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d104      	bne.n	8001020 <Comm_ParseCommand+0x100>
                result->param2 = CTRL_MODE_OPEN_LOOP;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	e02f      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "TEMP") == 0 || strcmp(mode_str, "2") == 0) {
 8001020:	f107 0318 	add.w	r3, r7, #24
 8001024:	498f      	ldr	r1, [pc, #572]	@ (8001264 <Comm_ParseCommand+0x344>)
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f972 	bl	8000310 <strcmp>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d008      	beq.n	8001044 <Comm_ParseCommand+0x124>
 8001032:	f107 0318 	add.w	r3, r7, #24
 8001036:	498c      	ldr	r1, [pc, #560]	@ (8001268 <Comm_ParseCommand+0x348>)
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f969 	bl	8000310 <strcmp>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d104      	bne.n	800104e <Comm_ParseCommand+0x12e>
                result->param2 = CTRL_MODE_TEMP_CONTROL;
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	e018      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "FORCE") == 0 || strcmp(mode_str, "3") == 0) {
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	4986      	ldr	r1, [pc, #536]	@ (800126c <Comm_ParseCommand+0x34c>)
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff f95b 	bl	8000310 <strcmp>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d008      	beq.n	8001072 <Comm_ParseCommand+0x152>
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	4982      	ldr	r1, [pc, #520]	@ (8001270 <Comm_ParseCommand+0x350>)
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff f952 	bl	8000310 <strcmp>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d103      	bne.n	800107a <Comm_ParseCommand+0x15a>
                result->param2 = CTRL_MODE_FORCE_CONTROL;
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	4a7f      	ldr	r2, [pc, #508]	@ (8001274 <Comm_ParseCommand+0x354>)
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	e002      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else {
                return -1;
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	e115      	b.n	80012ac <Comm_ParseCommand+0x38c>
            }
            result->valid = true;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	2201      	movs	r2, #1
 8001084:	741a      	strb	r2, [r3, #16]
            return 0;
 8001086:	2300      	movs	r3, #0
 8001088:	e110      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PWM") == 0) {
 800108a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800108e:	497a      	ldr	r1, [pc, #488]	@ (8001278 <Comm_ParseCommand+0x358>)
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f93d 	bl	8000310 <strcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d117      	bne.n	80010cc <Comm_ParseCommand+0x1ac>
        int ch;
        if (sscanf(cmd_str, "PWM %d %f", &ch, &result->param1) == 2) {
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	3304      	adds	r3, #4
 80010a0:	f107 0210 	add.w	r2, r7, #16
 80010a4:	4975      	ldr	r1, [pc, #468]	@ (800127c <Comm_ParseCommand+0x35c>)
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f019 fcc0 	bl	801aa2c <siscanf>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	f040 80fa 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_PWM;
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	2201      	movs	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	2201      	movs	r2, #1
 80010c6:	741a      	strb	r2, [r3, #16]
            return 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	e0ef      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PID") == 0) {
 80010cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010d0:	496b      	ldr	r1, [pc, #428]	@ (8001280 <Comm_ParseCommand+0x360>)
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff f91c 	bl	8000310 <strcmp>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d11f      	bne.n	800111e <Comm_ParseCommand+0x1fe>
        int ch;
        if (sscanf(cmd_str, "PID %d %f %f %f", &ch,
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	1d18      	adds	r0, r3, #4
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	3308      	adds	r3, #8
 80010e6:	683a      	ldr	r2, [r7, #0]
 80010e8:	320c      	adds	r2, #12
 80010ea:	f107 010c 	add.w	r1, r7, #12
 80010ee:	9201      	str	r2, [sp, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	4603      	mov	r3, r0
 80010f4:	460a      	mov	r2, r1
 80010f6:	4963      	ldr	r1, [pc, #396]	@ (8001284 <Comm_ParseCommand+0x364>)
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f019 fc97 	bl	801aa2c <siscanf>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b04      	cmp	r3, #4
 8001102:	f040 80d1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
                   &result->param1, &result->param2, &result->param3) == 4) {
            result->cmd_id = CMD_PID;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	2202      	movs	r2, #2
 800110a:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	b2da      	uxtb	r2, r3
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	2201      	movs	r2, #1
 8001118:	741a      	strb	r2, [r3, #16]
            return 0;
 800111a:	2300      	movs	r3, #0
 800111c:	e0c6      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STOP") == 0) {
 800111e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001122:	4959      	ldr	r1, [pc, #356]	@ (8001288 <Comm_ParseCommand+0x368>)
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f8f3 	bl	8000310 <strcmp>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d128      	bne.n	8001182 <Comm_ParseCommand+0x262>
        if (sscanf(cmd_str, "STOP %7s", ch_str) == 1) {
 8001130:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001134:	461a      	mov	r2, r3
 8001136:	4955      	ldr	r1, [pc, #340]	@ (800128c <Comm_ParseCommand+0x36c>)
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f019 fc77 	bl	801aa2c <siscanf>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	f040 80b1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_STOP;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2203      	movs	r2, #3
 800114a:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 800114c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001150:	494f      	ldr	r1, [pc, #316]	@ (8001290 <Comm_ParseCommand+0x370>)
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff f8dc 	bl	8000310 <strcmp>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d103      	bne.n	8001166 <Comm_ParseCommand+0x246>
                result->channel = 0xFF;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	22ff      	movs	r2, #255	@ 0xff
 8001162:	705a      	strb	r2, [r3, #1]
 8001164:	e008      	b.n	8001178 <Comm_ParseCommand+0x258>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001166:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800116a:	4618      	mov	r0, r3
 800116c:	f018 fb54 	bl	8019818 <atoi>
 8001170:	4603      	mov	r3, r0
 8001172:	b2da      	uxtb	r2, r3
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	2201      	movs	r2, #1
 800117c:	741a      	strb	r2, [r3, #16]
            return 0;
 800117e:	2300      	movs	r3, #0
 8001180:	e094      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "FAN") == 0) {
 8001182:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001186:	4943      	ldr	r1, [pc, #268]	@ (8001294 <Comm_ParseCommand+0x374>)
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f8c1 	bl	8000310 <strcmp>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d116      	bne.n	80011c2 <Comm_ParseCommand+0x2a2>
        int ch;
        if (sscanf(cmd_str, "FAN %d %f", &ch, &result->param1) == 2) {
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3304      	adds	r3, #4
 8001198:	f107 0208 	add.w	r2, r7, #8
 800119c:	493e      	ldr	r1, [pc, #248]	@ (8001298 <Comm_ParseCommand+0x378>)
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f019 fc44 	bl	801aa2c <siscanf>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d17e      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_FAN;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2204      	movs	r2, #4
 80011ae:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2201      	movs	r2, #1
 80011bc:	741a      	strb	r2, [r3, #16]
            return 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	e074      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "RESET") == 0) {
 80011c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011c6:	4935      	ldr	r1, [pc, #212]	@ (800129c <Comm_ParseCommand+0x37c>)
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f8a1 	bl	8000310 <strcmp>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d127      	bne.n	8001224 <Comm_ParseCommand+0x304>
        if (sscanf(cmd_str, "RESET %7s", ch_str) == 1) {
 80011d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d8:	461a      	mov	r2, r3
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Comm_ParseCommand+0x380>)
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f019 fc25 	bl	801aa2c <siscanf>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d15f      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_RESET;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2205      	movs	r2, #5
 80011ec:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 80011ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f2:	4927      	ldr	r1, [pc, #156]	@ (8001290 <Comm_ParseCommand+0x370>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f88b 	bl	8000310 <strcmp>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d103      	bne.n	8001208 <Comm_ParseCommand+0x2e8>
                result->channel = 0xFF;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	22ff      	movs	r2, #255	@ 0xff
 8001204:	705a      	strb	r2, [r3, #1]
 8001206:	e008      	b.n	800121a <Comm_ParseCommand+0x2fa>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001208:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800120c:	4618      	mov	r0, r3
 800120e:	f018 fb03 	bl	8019818 <atoi>
 8001212:	4603      	mov	r3, r0
 8001214:	b2da      	uxtb	r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	2201      	movs	r2, #1
 800121e:	741a      	strb	r2, [r3, #16]
            return 0;
 8001220:	2300      	movs	r3, #0
 8001222:	e043      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STATUS") == 0) {
 8001224:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001228:	491e      	ldr	r1, [pc, #120]	@ (80012a4 <Comm_ParseCommand+0x384>)
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff f870 	bl	8000310 <strcmp>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d138      	bne.n	80012a8 <Comm_ParseCommand+0x388>
        result->cmd_id = CMD_STATUS;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2206      	movs	r2, #6
 800123a:	701a      	strb	r2, [r3, #0]
        result->valid = true;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	2201      	movs	r2, #1
 8001240:	741a      	strb	r2, [r3, #16]
        return 0;
 8001242:	2300      	movs	r3, #0
 8001244:	e032      	b.n	80012ac <Comm_ParseCommand+0x38c>
 8001246:	bf00      	nop
 8001248:	0801ea0c 	.word	0x0801ea0c
 800124c:	0801ea14 	.word	0x0801ea14
 8001250:	0801ea1c 	.word	0x0801ea1c
 8001254:	0801ea2c 	.word	0x0801ea2c
 8001258:	0801ea38 	.word	0x0801ea38
 800125c:	0801ea3c 	.word	0x0801ea3c
 8001260:	0801ea44 	.word	0x0801ea44
 8001264:	0801ea48 	.word	0x0801ea48
 8001268:	0801ea50 	.word	0x0801ea50
 800126c:	0801ea54 	.word	0x0801ea54
 8001270:	0801ea5c 	.word	0x0801ea5c
 8001274:	40400000 	.word	0x40400000
 8001278:	0801ea60 	.word	0x0801ea60
 800127c:	0801ea64 	.word	0x0801ea64
 8001280:	0801ea70 	.word	0x0801ea70
 8001284:	0801ea74 	.word	0x0801ea74
 8001288:	0801ea84 	.word	0x0801ea84
 800128c:	0801ea8c 	.word	0x0801ea8c
 8001290:	0801ea98 	.word	0x0801ea98
 8001294:	0801ea9c 	.word	0x0801ea9c
 8001298:	0801eaa0 	.word	0x0801eaa0
 800129c:	0801eaac 	.word	0x0801eaac
 80012a0:	0801eab4 	.word	0x0801eab4
 80012a4:	0801eac0 	.word	0x0801eac0
    }

    return -1;
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3740      	adds	r7, #64	@ 0x40
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <Comm_ExecuteCommand>:
/**
 * @brief   (RTOS )
 * @note CommandTask ,  mutex  
 */
int32_t Comm_ExecuteCommand(const ParsedCommand_t *cmd)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    if (cmd == NULL || !cmd->valid) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d006      	beq.n	80012d0 <Comm_ExecuteCommand+0x1c>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7c1b      	ldrb	r3, [r3, #16]
 80012c6:	f083 0301 	eor.w	r3, r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d002      	beq.n	80012d6 <Comm_ExecuteCommand+0x22>
        return -1;
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295
 80012d4:	e156      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
    }

    int32_t result = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]

    switch (cmd->cmd_id) {
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b06      	cmp	r3, #6
 80012e0:	f200 8148 	bhi.w	8001574 <Comm_ExecuteCommand+0x2c0>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <Comm_ExecuteCommand+0x38>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001309 	.word	0x08001309
 80012f0:	080013bb 	.word	0x080013bb
 80012f4:	08001405 	.word	0x08001405
 80012f8:	08001463 	.word	0x08001463
 80012fc:	080014ab 	.word	0x080014ab
 8001300:	080014f3 	.word	0x080014f3
 8001304:	0800156f 	.word	0x0800156f
        case CMD_MODE:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	785b      	ldrb	r3, [r3, #1]
 800130c:	2b05      	cmp	r3, #5
 800130e:	d902      	bls.n	8001316 <Comm_ExecuteCommand+0x62>
                return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	e136      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // SMA  mutex 
            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001316:	4b9d      	ldr	r3, [pc, #628]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2164      	movs	r1, #100	@ 0x64
 800131c:	4618      	mov	r0, r3
 800131e:	f014 ffb3 	bl	8016288 <osMutexAcquire>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d144      	bne.n	80013b2 <Comm_ExecuteCommand+0xfe>
                if (SMA_SetMode(cmd->channel, (SMA_ControlMode_t)cmd->param2) != 0) {
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	785a      	ldrb	r2, [r3, #1]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001336:	edc7 7a00 	vstr	s15, [r7]
 800133a:	783b      	ldrb	r3, [r7, #0]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f002 fd83 	bl	8003e4c <SMA_SetMode>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <Comm_ExecuteCommand+0xa0>
                    result = -1;
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	e028      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                } else {
                    if (cmd->param2 == CTRL_MODE_TEMP_CONTROL) {
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edd3 7a02 	vldr	s15, [r3, #8]
 800135a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800135e:	eef4 7a47 	vcmp.f32	s15, s14
 8001362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001366:	d10a      	bne.n	800137e <Comm_ExecuteCommand+0xca>
                        SMA_SetTargetTemp(cmd->channel, cmd->param1);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	785a      	ldrb	r2, [r3, #1]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001372:	eeb0 0a67 	vmov.f32	s0, s15
 8001376:	4610      	mov	r0, r2
 8001378:	f002 fe14 	bl	8003fa4 <SMA_SetTargetTemp>
 800137c:	e013      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                    } else if (cmd->param2 == CTRL_MODE_FORCE_CONTROL) {
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	edd3 7a02 	vldr	s15, [r3, #8]
 8001384:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001388:	eef4 7a47 	vcmp.f32	s15, s14
 800138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001390:	d109      	bne.n	80013a6 <Comm_ExecuteCommand+0xf2>
                        SMA_SetTargetForce(cmd->channel, cmd->param1);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	785a      	ldrb	r2, [r3, #1]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edd3 7a01 	vldr	s15, [r3, #4]
 800139c:	eeb0 0a67 	vmov.f32	s0, s15
 80013a0:	4610      	mov	r0, r2
 80013a2:	f002 fe55 	bl	8004050 <SMA_SetTargetForce>
                    }
                }
                osMutexRelease(smaChannelMutexHandle);
 80013a6:	4b79      	ldr	r3, [pc, #484]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f014 ffb7 	bl	801631e <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013b0:	e0e7      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	60fb      	str	r3, [r7, #12]
            break;
 80013b8:	e0e3      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PWM:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	785b      	ldrb	r3, [r3, #1]
 80013be:	2b05      	cmp	r3, #5
 80013c0:	d902      	bls.n	80013c8 <Comm_ExecuteCommand+0x114>
                return -1;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
 80013c6:	e0dd      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80013c8:	4b70      	ldr	r3, [pc, #448]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2164      	movs	r1, #100	@ 0x64
 80013ce:	4618      	mov	r0, r3
 80013d0:	f014 ff5a 	bl	8016288 <osMutexAcquire>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d110      	bne.n	80013fc <Comm_ExecuteCommand+0x148>
                result = SMA_SetPWM(cmd->channel, cmd->param1);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	785a      	ldrb	r2, [r3, #1]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	4610      	mov	r0, r2
 80013ea:	f002 fd77 	bl	8003edc <SMA_SetPWM>
 80013ee:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 80013f0:	4b66      	ldr	r3, [pc, #408]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f014 ff92 	bl	801631e <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013fa:	e0c2      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	60fb      	str	r3, [r7, #12]
            break;
 8001402:	e0be      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PID:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	785b      	ldrb	r3, [r3, #1]
 8001408:	2b05      	cmp	r3, #5
 800140a:	d902      	bls.n	8001412 <Comm_ExecuteCommand+0x15e>
                return -1;
 800140c:	f04f 33ff 	mov.w	r3, #4294967295
 8001410:	e0b8      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001412:	4b5e      	ldr	r3, [pc, #376]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2164      	movs	r1, #100	@ 0x64
 8001418:	4618      	mov	r0, r3
 800141a:	f014 ff35 	bl	8016288 <osMutexAcquire>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d11a      	bne.n	800145a <Comm_ExecuteCommand+0x1a6>
                result = SMA_SetPIDGains(cmd->channel, cmd->param1, cmd->param2, cmd->param3);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	785a      	ldrb	r2, [r3, #1]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	edd3 7a01 	vldr	s15, [r3, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	ed93 7a02 	vldr	s14, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	edd3 6a03 	vldr	s13, [r3, #12]
 800143a:	eeb0 1a66 	vmov.f32	s2, s13
 800143e:	eef0 0a47 	vmov.f32	s1, s14
 8001442:	eeb0 0a67 	vmov.f32	s0, s15
 8001446:	4610      	mov	r0, r2
 8001448:	f002 fe4c 	bl	80040e4 <SMA_SetPIDGains>
 800144c:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 800144e:	4b4f      	ldr	r3, [pc, #316]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f014 ff63 	bl	801631e <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 8001458:	e093      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
 800145e:	60fb      	str	r3, [r7, #12]
            break;
 8001460:	e08f      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_STOP:
            //   mutex 
            if (cmd->channel == 0xFF) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	785b      	ldrb	r3, [r3, #1]
 8001466:	2bff      	cmp	r3, #255	@ 0xff
 8001468:	d102      	bne.n	8001470 <Comm_ExecuteCommand+0x1bc>
                SMA_EmergencyStop();
 800146a:	f002 ff45 	bl	80042f8 <SMA_EmergencyStop>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 800146e:	e085      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	785b      	ldrb	r3, [r3, #1]
 8001474:	2b05      	cmp	r3, #5
 8001476:	d814      	bhi.n	80014a2 <Comm_ExecuteCommand+0x1ee>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001478:	4b44      	ldr	r3, [pc, #272]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2164      	movs	r1, #100	@ 0x64
 800147e:	4618      	mov	r0, r3
 8001480:	f014 ff02 	bl	8016288 <osMutexAcquire>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d178      	bne.n	800157c <Comm_ExecuteCommand+0x2c8>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	785b      	ldrb	r3, [r3, #1]
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f002 fcdb 	bl	8003e4c <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 8001496:	4b3d      	ldr	r3, [pc, #244]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f014 ff3f 	bl	801631e <osMutexRelease>
            break;
 80014a0:	e06c      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
                result = -1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	60fb      	str	r3, [r7, #12]
            break;
 80014a8:	e068      	b.n	800157c <Comm_ExecuteCommand+0x2c8>

        case CMD_FAN:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	785b      	ldrb	r3, [r3, #1]
 80014ae:	2b05      	cmp	r3, #5
 80014b0:	d902      	bls.n	80014b8 <Comm_ExecuteCommand+0x204>
                return -1;
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295
 80014b6:	e065      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // I2C mutex  ( )
            if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 80014b8:	4b35      	ldr	r3, [pc, #212]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2164      	movs	r1, #100	@ 0x64
 80014be:	4618      	mov	r0, r3
 80014c0:	f014 fee2 	bl	8016288 <osMutexAcquire>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10f      	bne.n	80014ea <Comm_ExecuteCommand+0x236>
                Fan6_SetDuty(cmd->channel, cmd->param1);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	785a      	ldrb	r2, [r3, #1]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	4610      	mov	r0, r2
 80014da:	f000 fda3 	bl	8002024 <Fan6_SetDuty>
                osMutexRelease(i2cMutexHandle);
 80014de:	4b2c      	ldr	r3, [pc, #176]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f014 ff1b 	bl	801631e <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80014e8:	e04b      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80014ea:	f04f 33ff 	mov.w	r3, #4294967295
 80014ee:	60fb      	str	r3, [r7, #12]
            break;
 80014f0:	e047      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_RESET:
            if (cmd->channel == 0xFF) {
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	2bff      	cmp	r3, #255	@ 0xff
 80014f8:	d11c      	bne.n	8001534 <Comm_ExecuteCommand+0x280>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80014fa:	4b24      	ldr	r3, [pc, #144]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2164      	movs	r1, #100	@ 0x64
 8001500:	4618      	mov	r0, r3
 8001502:	f014 fec1 	bl	8016288 <osMutexAcquire>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d139      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800150c:	2300      	movs	r3, #0
 800150e:	72fb      	strb	r3, [r7, #11]
 8001510:	e007      	b.n	8001522 <Comm_ExecuteCommand+0x26e>
                        SMA_SetMode(i, SMA_MODE_DISABLED);
 8001512:	7afb      	ldrb	r3, [r7, #11]
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f002 fc98 	bl	8003e4c <SMA_SetMode>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800151c:	7afb      	ldrb	r3, [r7, #11]
 800151e:	3301      	adds	r3, #1
 8001520:	72fb      	strb	r3, [r7, #11]
 8001522:	7afb      	ldrb	r3, [r7, #11]
 8001524:	2b05      	cmp	r3, #5
 8001526:	d9f4      	bls.n	8001512 <Comm_ExecuteCommand+0x25e>
                    }
                    osMutexRelease(smaChannelMutexHandle);
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f014 fef6 	bl	801631e <osMutexRelease>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 8001532:	e025      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	785b      	ldrb	r3, [r3, #1]
 8001538:	2b05      	cmp	r3, #5
 800153a:	d814      	bhi.n	8001566 <Comm_ExecuteCommand+0x2b2>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2164      	movs	r1, #100	@ 0x64
 8001542:	4618      	mov	r0, r3
 8001544:	f014 fea0 	bl	8016288 <osMutexAcquire>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d118      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	785b      	ldrb	r3, [r3, #1]
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f002 fc79 	bl	8003e4c <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f014 fedd 	bl	801631e <osMutexRelease>
            break;
 8001564:	e00c      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
                result = -1;
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	60fb      	str	r3, [r7, #12]
            break;
 800156c:	e008      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>

        case CMD_STATUS:
            //   
            Comm_SendTelemetry_Safe();
 800156e:	f7ff fcaf 	bl	8000ed0 <Comm_SendTelemetry_Safe>
            break;
 8001572:	e006      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        default:
            result = -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	60fb      	str	r3, [r7, #12]
            break;
 800157a:	e002      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 800157c:	bf00      	nop
 800157e:	e000      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 8001580:	bf00      	nop
    }

    return result;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	2400256c 	.word	0x2400256c
 8001590:	24002574 	.word	0x24002574

08001594 <Comm_SendResponse>:
/**
 * @brief   
 * @note mutex  
 */
void Comm_SendResponse(const char *format, ...)
{
 8001594:	b40f      	push	{r0, r1, r2, r3}
 8001596:	b590      	push	{r4, r7, lr}
 8001598:	b0a3      	sub	sp, #140	@ 0x8c
 800159a:	af00      	add	r7, sp, #0
    if (comm_huart == NULL || format == NULL) {
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <Comm_SendResponse+0x78>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d02c      	beq.n	80015fe <Comm_SendResponse+0x6a>
 80015a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d028      	beq.n	80015fe <Comm_SendResponse+0x6a>
        return;
    }

    char buffer[128];
    va_list args;
    va_start(args, format);
 80015ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015b0:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80015b2:	f107 0008 	add.w	r0, r7, #8
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80015bc:	2180      	movs	r1, #128	@ 0x80
 80015be:	f019 fad5 	bl	801ab6c <vsniprintf>
    va_end(args);

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2132      	movs	r1, #50	@ 0x32
 80015c8:	4618      	mov	r0, r3
 80015ca:	f014 fe5d 	bl	8016288 <osMutexAcquire>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d115      	bne.n	8001600 <Comm_SendResponse+0x6c>
        HAL_UART_Transmit(comm_huart, (uint8_t*)buffer, strlen(buffer), 100);
 80015d4:	4b0d      	ldr	r3, [pc, #52]	@ (800160c <Comm_SendResponse+0x78>)
 80015d6:	681c      	ldr	r4, [r3, #0]
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe fef7 	bl	80003d0 <strlen>
 80015e2:	4603      	mov	r3, r0
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	f107 0108 	add.w	r1, r7, #8
 80015ea:	2364      	movs	r3, #100	@ 0x64
 80015ec:	4620      	mov	r0, r4
 80015ee:	f011 fec3 	bl	8013378 <HAL_UART_Transmit>
        osMutexRelease(uartTxMutexHandle);
 80015f2:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f014 fe91 	bl	801631e <osMutexRelease>
 80015fc:	e000      	b.n	8001600 <Comm_SendResponse+0x6c>
        return;
 80015fe:	bf00      	nop
    }
}
 8001600:	378c      	adds	r7, #140	@ 0x8c
 8001602:	46bd      	mov	sp, r7
 8001604:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001608:	b004      	add	sp, #16
 800160a:	4770      	bx	lr
 800160c:	240002ec 	.word	0x240002ec
 8001610:	24002570 	.word	0x24002570

08001614 <Comm_BuildTelemetryFrame>:
}

/* ========== Private Functions ========== */

static void Comm_BuildTelemetryFrame(TelemetryFrame_t *frame)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    if (frame == NULL) {
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 80ca 	beq.w	80017b8 <Comm_BuildTelemetryFrame+0x1a4>
        return;
    }

    frame->header[0] = TELEM_HEADER_BYTE1;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	22aa      	movs	r2, #170	@ 0xaa
 8001628:	701a      	strb	r2, [r3, #0]
    frame->header[1] = TELEM_HEADER_BYTE2;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2255      	movs	r2, #85	@ 0x55
 800162e:	705a      	strb	r2, [r3, #1]
    frame->timestamp_ms = HAL_GetTick();
 8001630:	f004 fa20 	bl	8005a74 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f8c3 2002 	str.w	r2, [r3, #2]

    // 6  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800163c:	2300      	movs	r3, #0
 800163e:	75fb      	strb	r3, [r7, #23]
 8001640:	e052      	b.n	80016e8 <Comm_BuildTelemetryFrame+0xd4>
        if (IS_CHANNEL_ENABLED(i)) {
 8001642:	7dfb      	ldrb	r3, [r7, #23]
 8001644:	2b04      	cmp	r3, #4
 8001646:	d002      	beq.n	800164e <Comm_BuildTelemetryFrame+0x3a>
 8001648:	7dfb      	ldrb	r3, [r7, #23]
 800164a:	2b05      	cmp	r3, #5
 800164c:	d13d      	bne.n	80016ca <Comm_BuildTelemetryFrame+0xb6>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 800164e:	7dfb      	ldrb	r3, [r7, #23]
 8001650:	4618      	mov	r0, r3
 8001652:	f002 feb9 	bl	80043c8 <SMA_GetChannelState>
 8001656:	60b8      	str	r0, [r7, #8]
            if (ch != NULL) {
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d040      	beq.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
                frame->actuator[i].current_temp = ch->current_temp;
 800165e:	7dfb      	ldrb	r3, [r7, #23]
 8001660:	68ba      	ldr	r2, [r7, #8]
 8001662:	6891      	ldr	r1, [r2, #8]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	011b      	lsls	r3, r3, #4
 8001668:	4413      	add	r3, r2
 800166a:	3306      	adds	r3, #6
 800166c:	460a      	mov	r2, r1
 800166e:	601a      	str	r2, [r3, #0]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	781b      	ldrb	r3, [r3, #0]
                                                   ch->target_temp : ch->target_force;
 8001674:	2b02      	cmp	r3, #2
 8001676:	d102      	bne.n	800167e <Comm_BuildTelemetryFrame+0x6a>
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	e001      	b.n	8001682 <Comm_BuildTelemetryFrame+0x6e>
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	691b      	ldr	r3, [r3, #16]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001682:	7dfa      	ldrb	r2, [r7, #23]
 8001684:	6879      	ldr	r1, [r7, #4]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	440a      	add	r2, r1
 800168a:	320a      	adds	r2, #10
 800168c:	6013      	str	r3, [r2, #0]
                frame->actuator[i].pwm_duty = ch->pwm_duty;
 800168e:	7dfb      	ldrb	r3, [r7, #23]
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	68d1      	ldr	r1, [r2, #12]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	4413      	add	r3, r2
 800169a:	3308      	adds	r3, #8
 800169c:	3306      	adds	r3, #6
 800169e:	460a      	mov	r2, r1
 80016a0:	601a      	str	r2, [r3, #0]
                frame->actuator[i].control_mode = (uint8_t)ch->mode;
 80016a2:	7dfb      	ldrb	r3, [r7, #23]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	7811      	ldrb	r1, [r2, #0]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	011b      	lsls	r3, r3, #4
 80016ac:	4413      	add	r3, r2
 80016ae:	3312      	adds	r3, #18
 80016b0:	460a      	mov	r2, r1
 80016b2:	701a      	strb	r2, [r3, #0]
                frame->actuator[i].fault_flag = ch->overtemp_flag;
 80016b4:	7dfb      	ldrb	r3, [r7, #23]
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	f892 1034 	ldrb.w	r1, [r2, #52]	@ 0x34
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	4413      	add	r3, r2
 80016c2:	3313      	adds	r3, #19
 80016c4:	460a      	mov	r2, r1
 80016c6:	701a      	strb	r2, [r3, #0]
        if (IS_CHANNEL_ENABLED(i)) {
 80016c8:	e00a      	b.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
            }
        } else {
            memset(&frame->actuator[i], 0, sizeof(ActuatorStatus_t));
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	3306      	adds	r3, #6
 80016d4:	2210      	movs	r2, #16
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f019 fae9 	bl	801acb0 <memset>
 80016de:	e000      	b.n	80016e2 <Comm_BuildTelemetryFrame+0xce>
        if (IS_CHANNEL_ENABLED(i)) {
 80016e0:	bf00      	nop
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80016e2:	7dfb      	ldrb	r3, [r7, #23]
 80016e4:	3301      	adds	r3, #1
 80016e6:	75fb      	strb	r3, [r7, #23]
 80016e8:	7dfb      	ldrb	r3, [r7, #23]
 80016ea:	2b05      	cmp	r3, #5
 80016ec:	d9a9      	bls.n	8001642 <Comm_BuildTelemetryFrame+0x2e>
        }
    }

    //  
#if CAN_SENSORS_ENABLE
    const SensorData_t *sensor = Sensor_GetData();
 80016ee:	f002 f9a5 	bl	8003a3c <Sensor_GetData>
 80016f2:	6138      	str	r0, [r7, #16]
    if (sensor != NULL) {
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d021      	beq.n	800173e <Comm_BuildTelemetryFrame+0x12a>
        for (uint8_t i = 0; i < 4; i++) {
 80016fa:	2300      	movs	r3, #0
 80016fc:	75bb      	strb	r3, [r7, #22]
 80016fe:	e00d      	b.n	800171c <Comm_BuildTelemetryFrame+0x108>
            frame->force_sensor[i] = sensor->can.pwr[i];
 8001700:	7db9      	ldrb	r1, [r7, #22]
 8001702:	7dbb      	ldrb	r3, [r7, #22]
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	3330      	adds	r3, #48	@ 0x30
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	460a      	mov	r2, r1
 8001714:	80da      	strh	r2, [r3, #6]
        for (uint8_t i = 0; i < 4; i++) {
 8001716:	7dbb      	ldrb	r3, [r7, #22]
 8001718:	3301      	adds	r3, #1
 800171a:	75bb      	strb	r3, [r7, #22]
 800171c:	7dbb      	ldrb	r3, [r7, #22]
 800171e:	2b03      	cmp	r3, #3
 8001720:	d9ee      	bls.n	8001700 <Comm_BuildTelemetryFrame+0xec>
        }
        frame->displacement[0] = 0;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
 800172a:	2200      	movs	r2, #0
 800172c:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
        frame->displacement[1] = 0;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2200      	movs	r2, #0
 8001734:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8001738:	2200      	movs	r2, #0
 800173a:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    memset(frame->force_sensor, 0, sizeof(frame->force_sensor));
    memset(frame->displacement, 0, sizeof(frame->displacement));
#endif

    //  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800173e:	2300      	movs	r3, #0
 8001740:	757b      	strb	r3, [r7, #21]
 8001742:	e031      	b.n	80017a8 <Comm_BuildTelemetryFrame+0x194>
        if (IS_CHANNEL_ENABLED(i)) {
 8001744:	7d7b      	ldrb	r3, [r7, #21]
 8001746:	2b04      	cmp	r3, #4
 8001748:	d002      	beq.n	8001750 <Comm_BuildTelemetryFrame+0x13c>
 800174a:	7d7b      	ldrb	r3, [r7, #21]
 800174c:	2b05      	cmp	r3, #5
 800174e:	d122      	bne.n	8001796 <Comm_BuildTelemetryFrame+0x182>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 8001750:	7d7b      	ldrb	r3, [r7, #21]
 8001752:	4618      	mov	r0, r3
 8001754:	f002 fe38 	bl	80043c8 <SMA_GetChannelState>
 8001758:	60f8      	str	r0, [r7, #12]
            if (ch != NULL) {
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d013      	beq.n	8001788 <Comm_BuildTelemetryFrame+0x174>
                frame->fan_duty[i] = (uint8_t)(ch->fan_duty + 0.5f);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001766:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800176a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800176e:	7d7b      	ldrb	r3, [r7, #21]
 8001770:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001774:	edc7 7a00 	vstr	s15, [r7]
 8001778:	783a      	ldrb	r2, [r7, #0]
 800177a:	b2d1      	uxtb	r1, r2
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	4413      	add	r3, r2
 8001780:	460a      	mov	r2, r1
 8001782:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
        if (IS_CHANNEL_ENABLED(i)) {
 8001786:	e00c      	b.n	80017a2 <Comm_BuildTelemetryFrame+0x18e>
            } else {
                frame->fan_duty[i] = 0;
 8001788:	7d7b      	ldrb	r3, [r7, #21]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
        if (IS_CHANNEL_ENABLED(i)) {
 8001794:	e005      	b.n	80017a2 <Comm_BuildTelemetryFrame+0x18e>
            }
        } else {
            frame->fan_duty[i] = 0;
 8001796:	7d7b      	ldrb	r3, [r7, #21]
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	4413      	add	r3, r2
 800179c:	2200      	movs	r2, #0
 800179e:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80017a2:	7d7b      	ldrb	r3, [r7, #21]
 80017a4:	3301      	adds	r3, #1
 80017a6:	757b      	strb	r3, [r7, #21]
 80017a8:	7d7b      	ldrb	r3, [r7, #21]
 80017aa:	2b05      	cmp	r3, #5
 80017ac:	d9ca      	bls.n	8001744 <Comm_BuildTelemetryFrame+0x130>
        }
    }

    frame->system_state = 0;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
 80017b6:	e000      	b.n	80017ba <Comm_BuildTelemetryFrame+0x1a6>
        return;
 80017b8:	bf00      	nop
}
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <Comm_TransmitFrame>:

static int32_t Comm_TransmitFrame(const uint8_t *data, uint16_t length)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	807b      	strh	r3, [r7, #2]
    if (comm_huart == NULL || data == NULL) {
 80017cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <Comm_TransmitFrame+0x48>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d002      	beq.n	80017da <Comm_TransmitFrame+0x1a>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d102      	bne.n	80017e0 <Comm_TransmitFrame+0x20>
        return -1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
 80017de:	e00f      	b.n	8001800 <Comm_TransmitFrame+0x40>
    }

    HAL_StatusTypeDef status = HAL_UART_Transmit(comm_huart, (uint8_t*)data,
 80017e0:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <Comm_TransmitFrame+0x48>)
 80017e2:	6818      	ldr	r0, [r3, #0]
 80017e4:	887a      	ldrh	r2, [r7, #2]
 80017e6:	2364      	movs	r3, #100	@ 0x64
 80017e8:	6879      	ldr	r1, [r7, #4]
 80017ea:	f011 fdc5 	bl	8013378 <HAL_UART_Transmit>
 80017ee:	4603      	mov	r3, r0
 80017f0:	73fb      	strb	r3, [r7, #15]
                                                   length, 100);

    return (status == HAL_OK) ? 0 : -1;
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <Comm_TransmitFrame+0x3c>
 80017f8:	2300      	movs	r3, #0
 80017fa:	e001      	b.n	8001800 <Comm_TransmitFrame+0x40>
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001800:	4618      	mov	r0, r3
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	240002ec 	.word	0x240002ec

0800180c <Comm_CalculateCRC16>:

uint16_t Comm_CalculateCRC16(const uint8_t *data, uint16_t length)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	460b      	mov	r3, r1
 8001816:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8001818:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800181c:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 800181e:	2300      	movs	r3, #0
 8001820:	81bb      	strh	r3, [r7, #12]
 8001822:	e028      	b.n	8001876 <Comm_CalculateCRC16+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8001824:	89bb      	ldrh	r3, [r7, #12]
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	b21b      	sxth	r3, r3
 800182e:	021b      	lsls	r3, r3, #8
 8001830:	b21a      	sxth	r2, r3
 8001832:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001836:	4053      	eors	r3, r2
 8001838:	b21b      	sxth	r3, r3
 800183a:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 800183c:	2300      	movs	r3, #0
 800183e:	72fb      	strb	r3, [r7, #11]
 8001840:	e013      	b.n	800186a <Comm_CalculateCRC16+0x5e>
            if (crc & 0x8000) {
 8001842:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001846:	2b00      	cmp	r3, #0
 8001848:	da09      	bge.n	800185e <Comm_CalculateCRC16+0x52>
                crc = (crc << 1) ^ 0x1021;
 800184a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	b21a      	sxth	r2, r3
 8001852:	f241 0321 	movw	r3, #4129	@ 0x1021
 8001856:	4053      	eors	r3, r2
 8001858:	b21b      	sxth	r3, r3
 800185a:	81fb      	strh	r3, [r7, #14]
 800185c:	e002      	b.n	8001864 <Comm_CalculateCRC16+0x58>
            } else {
                crc = crc << 1;
 800185e:	89fb      	ldrh	r3, [r7, #14]
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001864:	7afb      	ldrb	r3, [r7, #11]
 8001866:	3301      	adds	r3, #1
 8001868:	72fb      	strb	r3, [r7, #11]
 800186a:	7afb      	ldrb	r3, [r7, #11]
 800186c:	2b07      	cmp	r3, #7
 800186e:	d9e8      	bls.n	8001842 <Comm_CalculateCRC16+0x36>
    for (uint16_t i = 0; i < length; i++) {
 8001870:	89bb      	ldrh	r3, [r7, #12]
 8001872:	3301      	adds	r3, #1
 8001874:	81bb      	strh	r3, [r7, #12]
 8001876:	89ba      	ldrh	r2, [r7, #12]
 8001878:	887b      	ldrh	r3, [r7, #2]
 800187a:	429a      	cmp	r2, r3
 800187c:	d3d2      	bcc.n	8001824 <Comm_CalculateCRC16+0x18>
            }
        }
    }

    return crc;
 800187e:	89fb      	ldrh	r3, [r7, #14]
}
 8001880:	4618      	mov	r0, r3
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <__io_putchar>:
//    }
//    return DataIdx;
//}

int __io_putchar(int ch)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
	if(HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)&ch, 1, 10) != HAL_OK)
 8001894:	1d39      	adds	r1, r7, #4
 8001896:	230a      	movs	r3, #10
 8001898:	2201      	movs	r2, #1
 800189a:	4807      	ldr	r0, [pc, #28]	@ (80018b8 <__io_putchar+0x2c>)
 800189c:	f011 fd6c 	bl	8013378 <HAL_UART_Transmit>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d002      	beq.n	80018ac <__io_putchar+0x20>
		return -1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
 80018aa:	e000      	b.n	80018ae <__io_putchar+0x22>
	return ch;
 80018ac:	687b      	ldr	r3, [r7, #4]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	24002c30 	.word	0x24002c30

080018bc <__io_getchar>:

int __io_getchar(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
	char data[4];
	uint8_t ch, len = 1;
 80018c2:	2301      	movs	r3, #1
 80018c4:	73fb      	strb	r3, [r7, #15]

	while(HAL_UART_Receive(UART_DEBUG_ADD, &ch, 1, 10) != HAL_OK);
 80018c6:	bf00      	nop
 80018c8:	1df9      	adds	r1, r7, #7
 80018ca:	230a      	movs	r3, #10
 80018cc:	2201      	movs	r2, #1
 80018ce:	481e      	ldr	r0, [pc, #120]	@ (8001948 <__io_getchar+0x8c>)
 80018d0:	f011 fde0 	bl	8013494 <HAL_UART_Receive>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f6      	bne.n	80018c8 <__io_getchar+0xc>

	memset(data, 0x00, 4);
 80018da:	f107 0308 	add.w	r3, r7, #8
 80018de:	2204      	movs	r2, #4
 80018e0:	2100      	movs	r1, #0
 80018e2:	4618      	mov	r0, r3
 80018e4:	f019 f9e4 	bl	801acb0 <memset>
	switch(ch)
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80018ec:	d012      	beq.n	8001914 <__io_getchar+0x58>
 80018ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80018f0:	dc19      	bgt.n	8001926 <__io_getchar+0x6a>
 80018f2:	2b0d      	cmp	r3, #13
 80018f4:	d005      	beq.n	8001902 <__io_getchar+0x46>
 80018f6:	2b0d      	cmp	r3, #13
 80018f8:	dc15      	bgt.n	8001926 <__io_getchar+0x6a>
 80018fa:	2b08      	cmp	r3, #8
 80018fc:	d00a      	beq.n	8001914 <__io_getchar+0x58>
 80018fe:	2b0a      	cmp	r3, #10
 8001900:	d111      	bne.n	8001926 <__io_getchar+0x6a>
	{
		case '\r':
		case '\n':
			len = 2;
 8001902:	2302      	movs	r3, #2
 8001904:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\r\n");
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	4910      	ldr	r1, [pc, #64]	@ (800194c <__io_getchar+0x90>)
 800190c:	4618      	mov	r0, r3
 800190e:	f019 f86b 	bl	801a9e8 <siprintf>
			break;
 8001912:	e00b      	b.n	800192c <__io_getchar+0x70>

		case '\b':
		case 0x7F:
			len = 3;
 8001914:	2303      	movs	r3, #3
 8001916:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\b \b");
 8001918:	f107 0308 	add.w	r3, r7, #8
 800191c:	490c      	ldr	r1, [pc, #48]	@ (8001950 <__io_getchar+0x94>)
 800191e:	4618      	mov	r0, r3
 8001920:	f019 f862 	bl	801a9e8 <siprintf>
			break;
 8001924:	e002      	b.n	800192c <__io_getchar+0x70>

		default:
			data[0] = ch;
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	723b      	strb	r3, [r7, #8]
			break;
 800192a:	bf00      	nop
	}
	HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)data, len, 10);
 800192c:	7bfb      	ldrb	r3, [r7, #15]
 800192e:	b29a      	uxth	r2, r3
 8001930:	f107 0108 	add.w	r1, r7, #8
 8001934:	230a      	movs	r3, #10
 8001936:	4804      	ldr	r0, [pc, #16]	@ (8001948 <__io_getchar+0x8c>)
 8001938:	f011 fd1e 	bl	8013378 <HAL_UART_Transmit>
	return ch;
 800193c:	79fb      	ldrb	r3, [r7, #7]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	24002c30 	.word	0x24002c30
 800194c:	0801eac8 	.word	0x0801eac8
 8001950:	0801eacc 	.word	0x0801eacc

08001954 <DWT_Init>:

//---------------------------------------------------------------------------------------------------------------------------------------------
void DWT_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001958:	4b1f      	ldr	r3, [pc, #124]	@ (80019d8 <DWT_Init+0x84>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	4a1e      	ldr	r2, [pc, #120]	@ (80019d8 <DWT_Init+0x84>)
 800195e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001962:	60d3      	str	r3, [r2, #12]

	DWT->LAR = 0xC5ACCE55;
 8001964:	4b1d      	ldr	r3, [pc, #116]	@ (80019dc <DWT_Init+0x88>)
 8001966:	4a1e      	ldr	r2, [pc, #120]	@ (80019e0 <DWT_Init+0x8c>)
 8001968:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
	
    DWT->CYCCNT = 0;
 800196c:	4b1b      	ldr	r3, [pc, #108]	@ (80019dc <DWT_Init+0x88>)
 800196e:	2200      	movs	r2, #0
 8001970:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001972:	4b1a      	ldr	r3, [pc, #104]	@ (80019dc <DWT_Init+0x88>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a19      	ldr	r2, [pc, #100]	@ (80019dc <DWT_Init+0x88>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6013      	str	r3, [r2, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800197e:	f3bf 8f4f 	dsb	sy
}
 8001982:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001984:	f3bf 8f6f 	isb	sy
}
 8001988:	bf00      	nop
//	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; /* Disable counter */

	__DSB(); __ISB();
//	sysclk = HAL_RCC_GetSysClockFreq();
	sysclk         = SystemCoreClock;
 800198a:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <DWT_Init+0x90>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a16      	ldr	r2, [pc, #88]	@ (80019e8 <DWT_Init+0x94>)
 8001990:	6013      	str	r3, [r2, #0]
	cycles_per_us = sysclk/1000000.0f;
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <DWT_Init+0x94>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	ee07 3a90 	vmov	s15, r3
 800199a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800199e:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80019ec <DWT_Init+0x98>
 80019a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019a6:	4b12      	ldr	r3, [pc, #72]	@ (80019f0 <DWT_Init+0x9c>)
 80019a8:	edc3 7a00 	vstr	s15, [r3]
	us_per_cycles = 1000000.0f/sysclk;
 80019ac:	4b0e      	ldr	r3, [pc, #56]	@ (80019e8 <DWT_Init+0x94>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	ee07 3a90 	vmov	s15, r3
 80019b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019b8:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80019ec <DWT_Init+0x98>
 80019bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019c0:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <DWT_Init+0xa0>)
 80019c2:	edc3 7a00 	vstr	s15, [r3]

	printf("SYSCLK = %lu Hz\r\n", sysclk);
 80019c6:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <DWT_Init+0x94>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4619      	mov	r1, r3
 80019cc:	480a      	ldr	r0, [pc, #40]	@ (80019f8 <DWT_Init+0xa4>)
 80019ce:	f018 fea9 	bl	801a724 <iprintf>
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	e000edf0 	.word	0xe000edf0
 80019dc:	e0001000 	.word	0xe0001000
 80019e0:	c5acce55 	.word	0xc5acce55
 80019e4:	24000000 	.word	0x24000000
 80019e8:	2400036c 	.word	0x2400036c
 80019ec:	49742400 	.word	0x49742400
 80019f0:	24000370 	.word	0x24000370
 80019f4:	24000374 	.word	0x24000374
 80019f8:	0801ead0 	.word	0x0801ead0

080019fc <RegisterErrorCallback>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
//   
void RegisterErrorCallback(ErrorCallback callback)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
    error_callback = callback;
 8001a04:	4a04      	ldr	r2, [pc, #16]	@ (8001a18 <RegisterErrorCallback+0x1c>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6013      	str	r3, [r2, #0]
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	24000378 	.word	0x24000378

08001a1c <ReportError>:

//   
void ReportError(const char *func, const char *file, uint32_t line, uint32_t error_code, const char *message)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	@ 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
 8001a28:	603b      	str	r3, [r7, #0]
    if (error_callback != NULL) {
 8001a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <ReportError+0x40>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d00f      	beq.n	8001a52 <ReportError+0x36>
        ErrorInfo error_info = {
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	61bb      	str	r3, [r7, #24]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	61fb      	str	r3, [r7, #28]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	623b      	str	r3, [r7, #32]
 8001a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
            .file_name = file,
            .line_number = line,
            .error_code = error_code,
            .error_message = message
        };
        error_callback(&error_info);
 8001a46:	4b05      	ldr	r3, [pc, #20]	@ (8001a5c <ReportError+0x40>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f107 0214 	add.w	r2, r7, #20
 8001a4e:	4610      	mov	r0, r2
 8001a50:	4798      	blx	r3
    }
}
 8001a52:	bf00      	nop
 8001a54:	3728      	adds	r7, #40	@ 0x28
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	24000378 	.word	0x24000378

08001a60 <MyErrorCallback>:

void MyErrorCallback(ErrorInfo *error_info)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
    printf("Error!!\r\nFunction: %s\r\n", error_info->function_name);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4807      	ldr	r0, [pc, #28]	@ (8001a8c <MyErrorCallback+0x2c>)
 8001a70:	f018 fe58 	bl	801a724 <iprintf>
    printf("File: %s, Line: %lu\r\n", error_info->file_name, error_info->line_number);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6859      	ldr	r1, [r3, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4804      	ldr	r0, [pc, #16]	@ (8001a90 <MyErrorCallback+0x30>)
 8001a80:	f018 fe50 	bl	801a724 <iprintf>
}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	0801eb08 	.word	0x0801eb08
 8001a90:	0801eb20 	.word	0x0801eb20

08001a94 <LogFifo_Init>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
// FIFO  
void LogFifo_Init(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
    log_fifo.head = 0;
 8001a98:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac8 <LogFifo_Init+0x34>)
 8001a9a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	6013      	str	r3, [r2, #0]
    log_fifo.tail = 0;
 8001aa4:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <LogFifo_Init+0x34>)
 8001aa6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001aaa:	461a      	mov	r2, r3
 8001aac:	2300      	movs	r3, #0
 8001aae:	6053      	str	r3, [r2, #4]
    log_fifo.count = 0;
 8001ab0:	4b05      	ldr	r3, [pc, #20]	@ (8001ac8 <LogFifo_Init+0x34>)
 8001ab2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	2300      	movs	r3, #0
 8001aba:	6093      	str	r3, [r2, #8]
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	2400037c 	.word	0x2400037c

08001acc <LogFifo_Push>:

// FIFO   (ISR )
int LogFifo_Push(const char *msg)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
    if (log_fifo.count >= LOG_BUFFER_SIZE)
 8001ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b50 <LogFifo_Push+0x84>)
 8001ad6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ade:	d902      	bls.n	8001ae6 <LogFifo_Push+0x1a>
	{
        return -1; //    ( )
 8001ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae4:	e030      	b.n	8001b48 <LogFifo_Push+0x7c>
//    strncpy(log_fifo.buffer[log_fifo.head], msg, MAX_LOG_MSG_LEN - 1);
//    log_fifo.buffer[log_fifo.head][MAX_LOG_MSG_LEN - 1] = '\0'; // Null  

    //     ,   
    size_t copy_len;
    copy_len = strnlen(msg, (size_t)(MAX_LOG_MSG_LEN - 1));
 8001ae6:	217f      	movs	r1, #127	@ 0x7f
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f019 f8e9 	bl	801acc0 <strnlen>
 8001aee:	60f8      	str	r0, [r7, #12]
    memcpy(log_fifo.buffer[log_fifo.head], msg, copy_len);
 8001af0:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <LogFifo_Push+0x84>)
 8001af2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	01db      	lsls	r3, r3, #7
 8001afa:	4a15      	ldr	r2, [pc, #84]	@ (8001b50 <LogFifo_Push+0x84>)
 8001afc:	4413      	add	r3, r2
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f019 f9bd 	bl	801ae82 <memcpy>
    log_fifo.buffer[log_fifo.head][copy_len] = '\0';
 8001b08:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <LogFifo_Push+0x84>)
 8001b0a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a0f      	ldr	r2, [pc, #60]	@ (8001b50 <LogFifo_Push+0x84>)
 8001b12:	01db      	lsls	r3, r3, #7
 8001b14:	441a      	add	r2, r3
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	4413      	add	r3, r2
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
    
    log_fifo.head = (log_fifo.head + 1U) % LOG_BUFFER_SIZE;
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <LogFifo_Push+0x84>)
 8001b20:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	3301      	adds	r3, #1
 8001b28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b2c:	4a08      	ldr	r2, [pc, #32]	@ (8001b50 <LogFifo_Push+0x84>)
 8001b2e:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001b32:	6013      	str	r3, [r2, #0]
    log_fifo.count++;
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <LogFifo_Push+0x84>)
 8001b36:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	4a04      	ldr	r2, [pc, #16]	@ (8001b50 <LogFifo_Push+0x84>)
 8001b40:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001b44:	6093      	str	r3, [r2, #8]
	
    return 0;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	2400037c 	.word	0x2400037c

08001b54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b90 <MX_DMA_Init+0x3c>)
 8001b5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b60:	4a0b      	ldr	r2, [pc, #44]	@ (8001b90 <MX_DMA_Init+0x3c>)
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001b6a:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <MX_DMA_Init+0x3c>)
 8001b6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	607b      	str	r3, [r7, #4]
 8001b76:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2106      	movs	r1, #6
 8001b7c:	200b      	movs	r0, #11
 8001b7e:	f006 f8c7 	bl	8007d10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001b82:	200b      	movs	r0, #11
 8001b84:	f006 f8de 	bl	8007d44 <HAL_NVIC_EnableIRQ>

}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	58024400 	.word	0x58024400

08001b94 <emc_pwm_base_hz>:
    {EMC2303_ADDR_IC2, 1u},
    {EMC2303_ADDR_IC2, 2u}
};

static inline uint32_t emc_pwm_base_hz(emc_pwm_base_t b)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]
    switch (b)
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d00c      	beq.n	8001bbe <emc_pwm_base_hz+0x2a>
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	dc0d      	bgt.n	8001bc4 <emc_pwm_base_hz+0x30>
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d002      	beq.n	8001bb2 <emc_pwm_base_hz+0x1e>
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d003      	beq.n	8001bb8 <emc_pwm_base_hz+0x24>
 8001bb0:	e008      	b.n	8001bc4 <emc_pwm_base_hz+0x30>
    {
        case EMC_PWM_BASE_26k:
            return 26000u;
 8001bb2:	f246 5390 	movw	r3, #26000	@ 0x6590
 8001bb6:	e007      	b.n	8001bc8 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_19k5:
            return 19531u;
 8001bb8:	f644 434b 	movw	r3, #19531	@ 0x4c4b
 8001bbc:	e004      	b.n	8001bc8 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_4k882:
            return 4882u;
 8001bbe:	f241 3312 	movw	r3, #4882	@ 0x1312
 8001bc2:	e001      	b.n	8001bc8 <emc_pwm_base_hz+0x34>
        default:
            return 2441u;
 8001bc4:	f640 1389 	movw	r3, #2441	@ 0x989
    }
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <emc2303_ch_base>:

static inline uint8_t emc2303_ch_base(uint8_t ch0_2)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	71fb      	strb	r3, [r7, #7]
	return (uint8_t)(0x30u + 0x10u * ch0_2);
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	3303      	adds	r3, #3
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	011b      	lsls	r3, r3, #4
 8001be6:	b2db      	uxtb	r3, r3
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <emc_w8>:

/* ===== Lowlevel I2C helpers (use extern hi2c4) ===== */
static void emc_w8(uint8_t addr7, uint8_t reg, uint8_t val)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af04      	add	r7, sp, #16
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
 8001bfe:	460b      	mov	r3, r1
 8001c00:	71bb      	strb	r3, [r7, #6]
 8001c02:	4613      	mov	r3, r2
 8001c04:	717b      	strb	r3, [r7, #5]
    if (HAL_I2C_Mem_Write(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	b299      	uxth	r1, r3
 8001c0e:	79bb      	ldrb	r3, [r7, #6]
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	230a      	movs	r3, #10
 8001c14:	9302      	str	r3, [sp, #8]
 8001c16:	2301      	movs	r3, #1
 8001c18:	9301      	str	r3, [sp, #4]
 8001c1a:	1d7b      	adds	r3, r7, #5
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	2301      	movs	r3, #1
 8001c20:	4808      	ldr	r0, [pc, #32]	@ (8001c44 <emc_w8+0x50>)
 8001c22:	f00a fb0b 	bl	800c23c <HAL_I2C_Mem_Write>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d007      	beq.n	8001c3c <emc_w8+0x48>
        {REPORT_ERROR();}
 8001c2c:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <emc_w8+0x54>)
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	2300      	movs	r3, #0
 8001c32:	2250      	movs	r2, #80	@ 0x50
 8001c34:	4905      	ldr	r1, [pc, #20]	@ (8001c4c <emc_w8+0x58>)
 8001c36:	4806      	ldr	r0, [pc, #24]	@ (8001c50 <emc_w8+0x5c>)
 8001c38:	f7ff fef0 	bl	8001a1c <ReportError>
}
 8001c3c:	bf00      	nop
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	2400257c 	.word	0x2400257c
 8001c48:	0801eb80 	.word	0x0801eb80
 8001c4c:	0801eb68 	.word	0x0801eb68
 8001c50:	0801f178 	.word	0x0801f178

08001c54 <emc_r8>:

static void emc_r8(uint8_t addr7, uint8_t reg, uint8_t *val)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af04      	add	r7, sp, #16
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	603a      	str	r2, [r7, #0]
 8001c5e:	71fb      	strb	r3, [r7, #7]
 8001c60:	460b      	mov	r3, r1
 8001c62:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Read(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	b29b      	uxth	r3, r3
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	b299      	uxth	r1, r3
 8001c6c:	79bb      	ldrb	r3, [r7, #6]
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	230a      	movs	r3, #10
 8001c72:	9302      	str	r3, [sp, #8]
 8001c74:	2301      	movs	r3, #1
 8001c76:	9301      	str	r3, [sp, #4]
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	4809      	ldr	r0, [pc, #36]	@ (8001ca4 <emc_r8+0x50>)
 8001c80:	f00a fbf0 	bl	800c464 <HAL_I2C_Mem_Read>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d007      	beq.n	8001c9a <emc_r8+0x46>
        {REPORT_ERROR();}
 8001c8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <emc_r8+0x54>)
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2300      	movs	r3, #0
 8001c90:	2256      	movs	r2, #86	@ 0x56
 8001c92:	4906      	ldr	r1, [pc, #24]	@ (8001cac <emc_r8+0x58>)
 8001c94:	4806      	ldr	r0, [pc, #24]	@ (8001cb0 <emc_r8+0x5c>)
 8001c96:	f7ff fec1 	bl	8001a1c <ReportError>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	2400257c 	.word	0x2400257c
 8001ca8:	0801eb80 	.word	0x0801eb80
 8001cac:	0801eb68 	.word	0x0801eb68
 8001cb0:	0801f180 	.word	0x0801f180

08001cb4 <emc_mask_lsb_shift>:

/* ===== Bitfield helpers ===== */
static uint8_t emc_mask_lsb_shift(uint8_t m)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af02      	add	r7, sp, #8
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]
	uint8_t s;
	uint8_t t;

	if (m == 0u)
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d109      	bne.n	8001cd8 <emc_mask_lsb_shift+0x24>
	{
		REPORT_ERROR();
 8001cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d04 <emc_mask_lsb_shift+0x50>)
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	2300      	movs	r3, #0
 8001cca:	2261      	movs	r2, #97	@ 0x61
 8001ccc:	490e      	ldr	r1, [pc, #56]	@ (8001d08 <emc_mask_lsb_shift+0x54>)
 8001cce:	480f      	ldr	r0, [pc, #60]	@ (8001d0c <emc_mask_lsb_shift+0x58>)
 8001cd0:	f7ff fea4 	bl	8001a1c <ReportError>
		return 0u;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e010      	b.n	8001cfa <emc_mask_lsb_shift+0x46>
	}

	s = 0u;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	73fb      	strb	r3, [r7, #15]
	t = m;
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	73bb      	strb	r3, [r7, #14]

	while ((t & 1u) == 0u)
 8001ce0:	e005      	b.n	8001cee <emc_mask_lsb_shift+0x3a>
	{
		t = (uint8_t)(t >> 1);
 8001ce2:	7bbb      	ldrb	r3, [r7, #14]
 8001ce4:	085b      	lsrs	r3, r3, #1
 8001ce6:	73bb      	strb	r3, [r7, #14]
		s = (uint8_t)(s + 1u);
 8001ce8:	7bfb      	ldrb	r3, [r7, #15]
 8001cea:	3301      	adds	r3, #1
 8001cec:	73fb      	strb	r3, [r7, #15]
	while ((t & 1u) == 0u)
 8001cee:	7bbb      	ldrb	r3, [r7, #14]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0f4      	beq.n	8001ce2 <emc_mask_lsb_shift+0x2e>
	}
	return s;
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	0801eb80 	.word	0x0801eb80
 8001d08:	0801eb68 	.word	0x0801eb68
 8001d0c:	0801f188 	.word	0x0801f188

08001d10 <emc_upd_bits>:

static void emc_upd_bits(uint8_t a, uint8_t r, uint8_t m, uint8_t v)
{
 8001d10:	b590      	push	{r4, r7, lr}
 8001d12:	b087      	sub	sp, #28
 8001d14:	af02      	add	r7, sp, #8
 8001d16:	4604      	mov	r4, r0
 8001d18:	4608      	mov	r0, r1
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4623      	mov	r3, r4
 8001d20:	71fb      	strb	r3, [r7, #7]
 8001d22:	4603      	mov	r3, r0
 8001d24:	71bb      	strb	r3, [r7, #6]
 8001d26:	460b      	mov	r3, r1
 8001d28:	717b      	strb	r3, [r7, #5]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	713b      	strb	r3, [r7, #4]
	uint8_t x;
	uint8_t s;
	uint8_t vs;


	if (m == 0u)
 8001d2e:	797b      	ldrb	r3, [r7, #5]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d108      	bne.n	8001d46 <emc_upd_bits+0x36>
	{
		REPORT_ERROR();
 8001d34:	4b18      	ldr	r3, [pc, #96]	@ (8001d98 <emc_upd_bits+0x88>)
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	2300      	movs	r3, #0
 8001d3a:	2279      	movs	r2, #121	@ 0x79
 8001d3c:	4917      	ldr	r1, [pc, #92]	@ (8001d9c <emc_upd_bits+0x8c>)
 8001d3e:	4818      	ldr	r0, [pc, #96]	@ (8001da0 <emc_upd_bits+0x90>)
 8001d40:	f7ff fe6c 	bl	8001a1c <ReportError>
 8001d44:	e024      	b.n	8001d90 <emc_upd_bits+0x80>
		return;
	}
	
	emc_r8(a, r, &x);
 8001d46:	f107 020d 	add.w	r2, r7, #13
 8001d4a:	79b9      	ldrb	r1, [r7, #6]
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff ff80 	bl	8001c54 <emc_r8>
	s = emc_mask_lsb_shift(m);
 8001d54:	797b      	ldrb	r3, [r7, #5]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff ffac 	bl	8001cb4 <emc_mask_lsb_shift>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	73fb      	strb	r3, [r7, #15]
	vs = (uint8_t)(((uint8_t)(v << s)) & m);
 8001d60:	793a      	ldrb	r2, [r7, #4]
 8001d62:	7bfb      	ldrb	r3, [r7, #15]
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	797b      	ldrb	r3, [r7, #5]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	73bb      	strb	r3, [r7, #14]
	x = (uint8_t)((x & (uint8_t)(~m)) | vs);
 8001d70:	797b      	ldrb	r3, [r7, #5]
 8001d72:	43db      	mvns	r3, r3
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	7b7b      	ldrb	r3, [r7, #13]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	7bbb      	ldrb	r3, [r7, #14]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	737b      	strb	r3, [r7, #13]
	emc_w8(a, r, x);
 8001d84:	7b7a      	ldrb	r2, [r7, #13]
 8001d86:	79b9      	ldrb	r1, [r7, #6]
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff ff32 	bl	8001bf4 <emc_w8>
}
 8001d90:	3714      	adds	r7, #20
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd90      	pop	{r4, r7, pc}
 8001d96:	bf00      	nop
 8001d98:	0801eb80 	.word	0x0801eb80
 8001d9c:	0801eb68 	.word	0x0801eb68
 8001da0:	0801f19c 	.word	0x0801f19c

08001da4 <emc_set_base>:

/* ===== Set PWM base frequency per channel (affects only base, divider set separately) ===== */
static void emc_set_base(uint8_t a, uint8_t ch0_2, emc_pwm_base_t base)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af02      	add	r7, sp, #8
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
 8001dae:	460b      	mov	r3, r1
 8001db0:	71bb      	strb	r3, [r7, #6]
 8001db2:	4613      	mov	r3, r2
 8001db4:	717b      	strb	r3, [r7, #5]
    if (ch0_2 > 2u)
 8001db6:	79bb      	ldrb	r3, [r7, #6]
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d908      	bls.n	8001dce <emc_set_base+0x2a>
    {
        REPORT_ERROR();
 8001dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8001df4 <emc_set_base+0x50>)
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	2289      	movs	r2, #137	@ 0x89
 8001dc4:	490c      	ldr	r1, [pc, #48]	@ (8001df8 <emc_set_base+0x54>)
 8001dc6:	480d      	ldr	r0, [pc, #52]	@ (8001dfc <emc_set_base+0x58>)
 8001dc8:	f7ff fe28 	bl	8001a1c <ReportError>
        return;
 8001dcc:	e00e      	b.n	8001dec <emc_set_base+0x48>
    }

    uint8_t reg;
    uint8_t mask;

	reg = REG_PWM_BASEF_123;
 8001dce:	232d      	movs	r3, #45	@ 0x2d
 8001dd0:	73fb      	strb	r3, [r7, #15]
	mask = (uint8_t)(0x3u << (uint8_t)(ch0_2 * 2u));
 8001dd2:	79bb      	ldrb	r3, [r7, #6]
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	461a      	mov	r2, r3
 8001dda:	2303      	movs	r3, #3
 8001ddc:	4093      	lsls	r3, r2
 8001dde:	73bb      	strb	r3, [r7, #14]

	/* note: emc_upd_bits will shift 'base' into position using mask */
	emc_upd_bits(a, reg, mask, (uint8_t)base);
 8001de0:	797b      	ldrb	r3, [r7, #5]
 8001de2:	7bba      	ldrb	r2, [r7, #14]
 8001de4:	7bf9      	ldrb	r1, [r7, #15]
 8001de6:	79f8      	ldrb	r0, [r7, #7]
 8001de8:	f7ff ff92 	bl	8001d10 <emc_upd_bits>
}
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	0801eb80 	.word	0x0801eb80
 8001df8:	0801eb68 	.word	0x0801eb68
 8001dfc:	0801f1ac 	.word	0x0801f1ac

08001e00 <EMC2303_Init>:

/* ===== Initialize one EMC2303 with a profile ===== */
void EMC2303_Init(uint8_t addr7, emc_profile_t profile, uint32_t target_pwm_hz)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	603a      	str	r2, [r7, #0]
 8001e0a:	71fb      	strb	r3, [r7, #7]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	71bb      	strb	r3, [r7, #6]
    uint8_t ch;

    /* Disable RPM algorithm (Direct Setting), keep defaults for now. */
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001e10:	2300      	movs	r3, #0
 8001e12:	75fb      	strb	r3, [r7, #23]
 8001e14:	e016      	b.n	8001e44 <EMC2303_Init+0x44>
	{
		uint8_t base = emc2303_ch_base(ch);		
 8001e16:	7dfb      	ldrb	r3, [r7, #23]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fedb 	bl	8001bd4 <emc2303_ch_base>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	723b      	strb	r3, [r7, #8]
		/* Clear ENAGx bit in Fan Config1 (bit7) */
		emc_upd_bits(addr7, (uint8_t)(base + OFF_FAN_CFG1), 0x80u, 0u);		
 8001e22:	7a3b      	ldrb	r3, [r7, #8]
 8001e24:	3302      	adds	r3, #2
 8001e26:	b2d9      	uxtb	r1, r3
 8001e28:	79f8      	ldrb	r0, [r7, #7]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	2280      	movs	r2, #128	@ 0x80
 8001e2e:	f7ff ff6f 	bl	8001d10 <emc_upd_bits>
		/* Write an initial setting to defeat the powerup watchdog */
		emc_w8(addr7, (uint8_t)(base + OFF_FAN_SETTING), 0x00u);
 8001e32:	7a39      	ldrb	r1, [r7, #8]
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	2200      	movs	r2, #0
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff fedb 	bl	8001bf4 <emc_w8>
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001e3e:	7dfb      	ldrb	r3, [r7, #23]
 8001e40:	3301      	adds	r3, #1
 8001e42:	75fb      	strb	r3, [r7, #23]
 8001e44:	7dfb      	ldrb	r3, [r7, #23]
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d9e5      	bls.n	8001e16 <EMC2303_Init+0x16>
	}

    if (profile == EMC_PROFILE_4WIRE_FAN)
 8001e4a:	79bb      	ldrb	r3, [r7, #6]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d129      	bne.n	8001ea4 <EMC2303_Init+0xa4>
    {
        /* Opendrain PWM, normal polarity, base 26 kHz, divider = 1 */
//        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x00u); /* PMOT1..3 = 0 (opendrain) */
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001e50:	79f8      	ldrb	r0, [r7, #7]
 8001e52:	2307      	movs	r3, #7
 8001e54:	2207      	movs	r2, #7
 8001e56:	212b      	movs	r1, #43	@ 0x2b
 8001e58:	f7ff ff5a 	bl	8001d10 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 (00h0%) */
 8001e5c:	79f8      	ldrb	r0, [r7, #7]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	2207      	movs	r2, #7
 8001e62:	212a      	movs	r1, #42	@ 0x2a
 8001e64:	f7ff ff54 	bl	8001d10 <emc_upd_bits>

        for (ch = 0u; ch <= 2u; ++ch)
 8001e68:	2300      	movs	r3, #0
 8001e6a:	75fb      	strb	r3, [r7, #23]
 8001e6c:	e016      	b.n	8001e9c <EMC2303_Init+0x9c>
        {
            emc_set_base(addr7, ch, EMC_PWM_BASE_26k);
 8001e6e:	7df9      	ldrb	r1, [r7, #23]
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	2200      	movs	r2, #0
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff ff95 	bl	8001da4 <emc_set_base>

            uint8_t base = emc2303_ch_base(ch);
 8001e7a:	7dfb      	ldrb	r3, [r7, #23]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff fea9 	bl	8001bd4 <emc2303_ch_base>
 8001e82:	4603      	mov	r3, r0
 8001e84:	727b      	strb	r3, [r7, #9]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), 1u); /* 1 */
 8001e86:	7a7b      	ldrb	r3, [r7, #9]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	b2d9      	uxtb	r1, r3
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff feaf 	bl	8001bf4 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001e96:	7dfb      	ldrb	r3, [r7, #23]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	75fb      	strb	r3, [r7, #23]
 8001e9c:	7dfb      	ldrb	r3, [r7, #23]
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d9e5      	bls.n	8001e6e <EMC2303_Init+0x6e>

            uint8_t base = emc2303_ch_base(ch);
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
        }
    }
}
 8001ea2:	e046      	b.n	8001f32 <EMC2303_Init+0x132>
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001ea4:	79f8      	ldrb	r0, [r7, #7]
 8001ea6:	2307      	movs	r3, #7
 8001ea8:	2207      	movs	r2, #7
 8001eaa:	212b      	movs	r1, #43	@ 0x2b
 8001eac:	f7ff ff30 	bl	8001d10 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 */
 8001eb0:	79f8      	ldrb	r0, [r7, #7]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	2207      	movs	r2, #7
 8001eb6:	212a      	movs	r1, #42	@ 0x2a
 8001eb8:	f7ff ff2a 	bl	8001d10 <emc_upd_bits>
        if (target_pwm_hz == 0u)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d102      	bne.n	8001ec8 <EMC2303_Init+0xc8>
            target_pwm_hz = 500u;
 8001ec2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001ec6:	603b      	str	r3, [r7, #0]
        base_hz = emc_pwm_base_hz(EMC_PWM_BASE_4k882);
 8001ec8:	2002      	movs	r0, #2
 8001eca:	f7ff fe63 	bl	8001b94 <emc_pwm_base_hz>
 8001ece:	60f8      	str	r0, [r7, #12]
        for (ch = 0u; ch <= 2u; ++ch)
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	75fb      	strb	r3, [r7, #23]
 8001ed4:	e02a      	b.n	8001f2c <EMC2303_Init+0x12c>
            emc_set_base(addr7, ch, EMC_PWM_BASE_4k882);
 8001ed6:	7df9      	ldrb	r1, [r7, #23]
 8001ed8:	79fb      	ldrb	r3, [r7, #7]
 8001eda:	2202      	movs	r2, #2
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff ff61 	bl	8001da4 <emc_set_base>
            div32 = (uint32_t)((base_hz + (target_pwm_hz / 2u)) / target_pwm_hz);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	085a      	lsrs	r2, r3, #1
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	441a      	add	r2, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef0:	613b      	str	r3, [r7, #16]
            if (div32 == 0u)
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <EMC2303_Init+0xfc>
                div32 = 1u;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	613b      	str	r3, [r7, #16]
            if (div32 > 255u)
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	2bff      	cmp	r3, #255	@ 0xff
 8001f00:	d901      	bls.n	8001f06 <EMC2303_Init+0x106>
                div32 = 255u;
 8001f02:	23ff      	movs	r3, #255	@ 0xff
 8001f04:	613b      	str	r3, [r7, #16]
            div8 = (uint8_t)div32;
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	72fb      	strb	r3, [r7, #11]
            uint8_t base = emc2303_ch_base(ch);
 8001f0a:	7dfb      	ldrb	r3, [r7, #23]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff fe61 	bl	8001bd4 <emc2303_ch_base>
 8001f12:	4603      	mov	r3, r0
 8001f14:	72bb      	strb	r3, [r7, #10]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
 8001f16:	7abb      	ldrb	r3, [r7, #10]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	b2d9      	uxtb	r1, r3
 8001f1c:	7afa      	ldrb	r2, [r7, #11]
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fe67 	bl	8001bf4 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001f26:	7dfb      	ldrb	r3, [r7, #23]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	75fb      	strb	r3, [r7, #23]
 8001f2c:	7dfb      	ldrb	r3, [r7, #23]
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d9d1      	bls.n	8001ed6 <EMC2303_Init+0xd6>
}
 8001f32:	bf00      	nop
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
	...

08001f3c <EMC2303_SetDutyPct>:

/* ===== Duty set in percent (0.0..100.0) ===== */
void EMC2303_SetDutyPct(uint8_t addr7, uint8_t ch0_2, float pct)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b088      	sub	sp, #32
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	4603      	mov	r3, r0
 8001f44:	460a      	mov	r2, r1
 8001f46:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f4a:	73fb      	strb	r3, [r7, #15]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	73bb      	strb	r3, [r7, #14]
    uint8_t code;
    uint8_t reg;

    if (ch0_2 > 2u)
 8001f50:	7bbb      	ldrb	r3, [r7, #14]
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d908      	bls.n	8001f68 <EMC2303_SetDutyPct+0x2c>
    {
        REPORT_ERROR();
 8001f56:	4b21      	ldr	r3, [pc, #132]	@ (8001fdc <EMC2303_SetDutyPct+0xa0>)
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	22e1      	movs	r2, #225	@ 0xe1
 8001f5e:	4920      	ldr	r1, [pc, #128]	@ (8001fe0 <EMC2303_SetDutyPct+0xa4>)
 8001f60:	4820      	ldr	r0, [pc, #128]	@ (8001fe4 <EMC2303_SetDutyPct+0xa8>)
 8001f62:	f7ff fd5b 	bl	8001a1c <ReportError>
        return;
 8001f66:	e035      	b.n	8001fd4 <EMC2303_SetDutyPct+0x98>
    }

    if (pct < 0.0f)
 8001f68:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f74:	d503      	bpl.n	8001f7e <EMC2303_SetDutyPct+0x42>
        pct = 0.0f;
 8001f76:	f04f 0300 	mov.w	r3, #0
 8001f7a:	60bb      	str	r3, [r7, #8]
 8001f7c:	e00a      	b.n	8001f94 <EMC2303_SetDutyPct+0x58>
    else if (pct > 100.0f)
 8001f7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f82:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001fe8 <EMC2303_SetDutyPct+0xac>
 8001f86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f8e:	dd01      	ble.n	8001f94 <EMC2303_SetDutyPct+0x58>
        pct = 100.0f;
 8001f90:	4b16      	ldr	r3, [pc, #88]	@ (8001fec <EMC2303_SetDutyPct+0xb0>)
 8001f92:	60bb      	str	r3, [r7, #8]

    code = (uint8_t)((pct * 255.0f + 50.0f) / 100.0f);
 8001f94:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f98:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001ff0 <EMC2303_SetDutyPct+0xb4>
 8001f9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fa0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001ff4 <EMC2303_SetDutyPct+0xb8>
 8001fa4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001fa8:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001fe8 <EMC2303_SetDutyPct+0xac>
 8001fac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fb4:	edc7 7a01 	vstr	s15, [r7, #4]
 8001fb8:	793b      	ldrb	r3, [r7, #4]
 8001fba:	75fb      	strb	r3, [r7, #23]
    reg = (uint8_t)(emc2303_ch_base(ch0_2) + OFF_FAN_SETTING);
 8001fbc:	7bbb      	ldrb	r3, [r7, #14]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fe08 	bl	8001bd4 <emc2303_ch_base>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	75bb      	strb	r3, [r7, #22]
    emc_w8(addr7, reg, code);
 8001fc8:	7dfa      	ldrb	r2, [r7, #23]
 8001fca:	7db9      	ldrb	r1, [r7, #22]
 8001fcc:	7bfb      	ldrb	r3, [r7, #15]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fe10 	bl	8001bf4 <emc_w8>
}
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	0801eb80 	.word	0x0801eb80
 8001fe0:	0801eb68 	.word	0x0801eb68
 8001fe4:	0801f1bc 	.word	0x0801f1bc
 8001fe8:	42c80000 	.word	0x42c80000
 8001fec:	42c80000 	.word	0x42c80000
 8001ff0:	437f0000 	.word	0x437f0000
 8001ff4:	42480000 	.word	0x42480000

08001ff8 <Fans6_Init>:

    *out_rpm = (uint32_t)(3932160u / cnt);
}

void Fans6_Init(emc_profile_t profile, uint32_t target_pwm_hz)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	6039      	str	r1, [r7, #0]
 8002002:	71fb      	strb	r3, [r7, #7]
    EMC2303_Init(EMC2303_ADDR_IC1, profile, target_pwm_hz);
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	4619      	mov	r1, r3
 800200a:	202e      	movs	r0, #46	@ 0x2e
 800200c:	f7ff fef8 	bl	8001e00 <EMC2303_Init>
    EMC2303_Init(EMC2303_ADDR_IC2, profile, target_pwm_hz);
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	683a      	ldr	r2, [r7, #0]
 8002014:	4619      	mov	r1, r3
 8002016:	202c      	movs	r0, #44	@ 0x2c
 8002018:	f7ff fef2 	bl	8001e00 <EMC2303_Init>
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <Fan6_SetDuty>:

void Fan6_SetDuty(uint8_t ch0_5, float pct)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af02      	add	r7, sp, #8
 800202a:	4603      	mov	r3, r0
 800202c:	ed87 0a00 	vstr	s0, [r7]
 8002030:	71fb      	strb	r3, [r7, #7]
    /* [MOD] 0-based logical index: valid range 0..5 */
    if (ch0_5 > 5u)
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	2b05      	cmp	r3, #5
 8002036:	d909      	bls.n	800204c <Fan6_SetDuty+0x28>
    {
        REPORT_ERROR();
 8002038:	4b0d      	ldr	r3, [pc, #52]	@ (8002070 <Fan6_SetDuty+0x4c>)
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	2300      	movs	r3, #0
 800203e:	f240 1241 	movw	r2, #321	@ 0x141
 8002042:	490c      	ldr	r1, [pc, #48]	@ (8002074 <Fan6_SetDuty+0x50>)
 8002044:	480c      	ldr	r0, [pc, #48]	@ (8002078 <Fan6_SetDuty+0x54>)
 8002046:	f7ff fce9 	bl	8001a1c <ReportError>
        return;
 800204a:	e00e      	b.n	800206a <Fan6_SetDuty+0x46>
    }
    EMC2303_SetDutyPct(LCH_MAP[ch0_5].addr, LCH_MAP[ch0_5].ch, pct);
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	4a0b      	ldr	r2, [pc, #44]	@ (800207c <Fan6_SetDuty+0x58>)
 8002050:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	4909      	ldr	r1, [pc, #36]	@ (800207c <Fan6_SetDuty+0x58>)
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	440b      	add	r3, r1
 800205c:	785b      	ldrb	r3, [r3, #1]
 800205e:	ed97 0a00 	vldr	s0, [r7]
 8002062:	4619      	mov	r1, r3
 8002064:	4610      	mov	r0, r2
 8002066:	f7ff ff69 	bl	8001f3c <EMC2303_SetDutyPct>
}
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	0801eb80 	.word	0x0801eb80
 8002074:	0801eb68 	.word	0x0801eb68
 8002078:	0801f1d0 	.word	0x0801f1d0
 800207c:	0801f16c 	.word	0x0801f16c

08002080 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002084:	4b2f      	ldr	r3, [pc, #188]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 8002086:	4a30      	ldr	r2, [pc, #192]	@ (8002148 <MX_FDCAN1_Init+0xc8>)
 8002088:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800208a:	4b2e      	ldr	r3, [pc, #184]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 800208c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002090:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002092:	4b2c      	ldr	r3, [pc, #176]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 8002094:	2200      	movs	r2, #0
 8002096:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002098:	4b2a      	ldr	r3, [pc, #168]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 800209a:	2200      	movs	r2, #0
 800209c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800209e:	4b29      	ldr	r3, [pc, #164]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80020a4:	4b27      	ldr	r3, [pc, #156]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 80020aa:	4b26      	ldr	r3, [pc, #152]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020ac:	2205      	movs	r2, #5
 80020ae:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 80020b0:	4b24      	ldr	r3, [pc, #144]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020b2:	2203      	movs	r2, #3
 80020b4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 21;
 80020b6:	4b23      	ldr	r3, [pc, #140]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020b8:	2215      	movs	r2, #21
 80020ba:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 80020bc:	4b21      	ldr	r3, [pc, #132]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020be:	2203      	movs	r2, #3
 80020c0:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 5;
 80020c2:	4b20      	ldr	r3, [pc, #128]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020c4:	2205      	movs	r2, #5
 80020c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 80020c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020ca:	2203      	movs	r2, #3
 80020cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 21;
 80020ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020d0:	2215      	movs	r2, #21
 80020d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 80020d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020d6:	2203      	movs	r2, #3
 80020d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80020da:	4b1a      	ldr	r3, [pc, #104]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020dc:	2200      	movs	r2, #0
 80020de:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80020e0:	4b18      	ldr	r3, [pc, #96]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80020e6:	4b17      	ldr	r3, [pc, #92]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80020ec:	4b15      	ldr	r3, [pc, #84]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80020f2:	4b14      	ldr	r3, [pc, #80]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020f4:	2204      	movs	r2, #4
 80020f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80020f8:	4b12      	ldr	r3, [pc, #72]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80020fe:	4b11      	ldr	r3, [pc, #68]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 8002100:	2204      	movs	r2, #4
 8002102:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8002104:	4b0f      	ldr	r3, [pc, #60]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 8002106:	2200      	movs	r2, #0
 8002108:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800210a:	4b0e      	ldr	r3, [pc, #56]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 800210c:	2204      	movs	r2, #4
 800210e:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8002110:	4b0c      	ldr	r3, [pc, #48]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 8002112:	2200      	movs	r2, #0
 8002114:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8002116:	4b0b      	ldr	r3, [pc, #44]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 8002118:	2200      	movs	r2, #0
 800211a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 800211c:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 800211e:	2220      	movs	r2, #32
 8002120:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002122:	4b08      	ldr	r3, [pc, #32]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 8002124:	2200      	movs	r2, #0
 8002126:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8002128:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 800212a:	2204      	movs	r2, #4
 800212c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800212e:	4805      	ldr	r0, [pc, #20]	@ (8002144 <MX_FDCAN1_Init+0xc4>)
 8002130:	f008 fcc6 	bl	800aac0 <HAL_FDCAN_Init>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 800213a:	f000 ff51 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	24002388 	.word	0x24002388
 8002148:	4000a000 	.word	0x4000a000

0800214c <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002150:	4b2e      	ldr	r3, [pc, #184]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 8002152:	4a2f      	ldr	r2, [pc, #188]	@ (8002210 <MX_FDCAN2_Init+0xc4>)
 8002154:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002156:	4b2d      	ldr	r3, [pc, #180]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800215c:	4b2b      	ldr	r3, [pc, #172]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 800215e:	2200      	movs	r2, #0
 8002160:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8002162:	4b2a      	ldr	r3, [pc, #168]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 8002164:	2200      	movs	r2, #0
 8002166:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8002168:	4b28      	ldr	r3, [pc, #160]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 800216a:	2200      	movs	r2, #0
 800216c:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800216e:	4b27      	ldr	r3, [pc, #156]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 8002170:	2200      	movs	r2, #0
 8002172:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 5;
 8002174:	4b25      	ldr	r3, [pc, #148]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 8002176:	2205      	movs	r2, #5
 8002178:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 3;
 800217a:	4b24      	ldr	r3, [pc, #144]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 800217c:	2203      	movs	r2, #3
 800217e:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 21;
 8002180:	4b22      	ldr	r3, [pc, #136]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 8002182:	2215      	movs	r2, #21
 8002184:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 3;
 8002186:	4b21      	ldr	r3, [pc, #132]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 8002188:	2203      	movs	r2, #3
 800218a:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 5;
 800218c:	4b1f      	ldr	r3, [pc, #124]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 800218e:	2205      	movs	r2, #5
 8002190:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 3;
 8002192:	4b1e      	ldr	r3, [pc, #120]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 8002194:	2203      	movs	r2, #3
 8002196:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 21;
 8002198:	4b1c      	ldr	r3, [pc, #112]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 800219a:	2215      	movs	r2, #21
 800219c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 3;
 800219e:	4b1b      	ldr	r3, [pc, #108]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021a0:	2203      	movs	r2, #3
 80021a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 80021a4:	4b19      	ldr	r3, [pc, #100]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80021aa:	4b18      	ldr	r3, [pc, #96]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021ac:	2201      	movs	r2, #1
 80021ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80021b0:	4b16      	ldr	r3, [pc, #88]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 80021b6:	4b15      	ldr	r3, [pc, #84]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021b8:	2210      	movs	r2, #16
 80021ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80021bc:	4b13      	ldr	r3, [pc, #76]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021be:	2204      	movs	r2, #4
 80021c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80021c2:	4b12      	ldr	r3, [pc, #72]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80021c8:	4b10      	ldr	r3, [pc, #64]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021ca:	2204      	movs	r2, #4
 80021cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80021ce:	4b0f      	ldr	r3, [pc, #60]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80021d4:	4b0d      	ldr	r3, [pc, #52]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021d6:	2204      	movs	r2, #4
 80021d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80021da:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021dc:	2200      	movs	r2, #0
 80021de:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80021e0:	4b0a      	ldr	r3, [pc, #40]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 32;
 80021e6:	4b09      	ldr	r3, [pc, #36]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021e8:	2220      	movs	r2, #32
 80021ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80021ec:	4b07      	ldr	r3, [pc, #28]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80021f2:	4b06      	ldr	r3, [pc, #24]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021f4:	2204      	movs	r2, #4
 80021f6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80021f8:	4804      	ldr	r0, [pc, #16]	@ (800220c <MX_FDCAN2_Init+0xc0>)
 80021fa:	f008 fc61 	bl	800aac0 <HAL_FDCAN_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8002204:	f000 feec 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8002208:	bf00      	nop
 800220a:	bd80      	pop	{r7, pc}
 800220c:	24002428 	.word	0x24002428
 8002210:	4000a400 	.word	0x4000a400

08002214 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b0ba      	sub	sp, #232	@ 0xe8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800221c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	605a      	str	r2, [r3, #4]
 8002226:	609a      	str	r2, [r3, #8]
 8002228:	60da      	str	r2, [r3, #12]
 800222a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800222c:	f107 0318 	add.w	r3, r7, #24
 8002230:	22b8      	movs	r2, #184	@ 0xb8
 8002232:	2100      	movs	r1, #0
 8002234:	4618      	mov	r0, r3
 8002236:	f018 fd3b 	bl	801acb0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a5b      	ldr	r2, [pc, #364]	@ (80023ac <HAL_FDCAN_MspInit+0x198>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d151      	bne.n	80022e8 <HAL_FDCAN_MspInit+0xd4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002244:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002248:	f04f 0300 	mov.w	r3, #0
 800224c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002250:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002254:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002258:	f107 0318 	add.w	r3, r7, #24
 800225c:	4618      	mov	r0, r3
 800225e:	f00d f931 	bl	800f4c4 <HAL_RCCEx_PeriphCLKConfig>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002268:	f000 feba 	bl	8002fe0 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800226c:	4b50      	ldr	r3, [pc, #320]	@ (80023b0 <HAL_FDCAN_MspInit+0x19c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	3301      	adds	r3, #1
 8002272:	4a4f      	ldr	r2, [pc, #316]	@ (80023b0 <HAL_FDCAN_MspInit+0x19c>)
 8002274:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002276:	4b4e      	ldr	r3, [pc, #312]	@ (80023b0 <HAL_FDCAN_MspInit+0x19c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d10e      	bne.n	800229c <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800227e:	4b4d      	ldr	r3, [pc, #308]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 8002280:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002284:	4a4b      	ldr	r2, [pc, #300]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 8002286:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800228a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800228e:	4b49      	ldr	r3, [pc, #292]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 8002290:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002298:	617b      	str	r3, [r7, #20]
 800229a:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800229c:	4b45      	ldr	r3, [pc, #276]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 800229e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022a2:	4a44      	ldr	r2, [pc, #272]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022ac:	4b41      	ldr	r3, [pc, #260]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 80022ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	613b      	str	r3, [r7, #16]
 80022b8:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = CAN1_RX_Pin|CAN1_TX_Pin;
 80022ba:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80022be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c2:	2302      	movs	r3, #2
 80022c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ce:	2300      	movs	r3, #0
 80022d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80022d4:	2309      	movs	r3, #9
 80022d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022da:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80022de:	4619      	mov	r1, r3
 80022e0:	4835      	ldr	r0, [pc, #212]	@ (80023b8 <HAL_FDCAN_MspInit+0x1a4>)
 80022e2:	f009 fd0f 	bl	800bd04 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80022e6:	e05d      	b.n	80023a4 <HAL_FDCAN_MspInit+0x190>
  else if(fdcanHandle->Instance==FDCAN2)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a33      	ldr	r2, [pc, #204]	@ (80023bc <HAL_FDCAN_MspInit+0x1a8>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d158      	bne.n	80023a4 <HAL_FDCAN_MspInit+0x190>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80022f2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80022f6:	f04f 0300 	mov.w	r3, #0
 80022fa:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80022fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002302:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002306:	f107 0318 	add.w	r3, r7, #24
 800230a:	4618      	mov	r0, r3
 800230c:	f00d f8da 	bl	800f4c4 <HAL_RCCEx_PeriphCLKConfig>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <HAL_FDCAN_MspInit+0x106>
      Error_Handler();
 8002316:	f000 fe63 	bl	8002fe0 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800231a:	4b25      	ldr	r3, [pc, #148]	@ (80023b0 <HAL_FDCAN_MspInit+0x19c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	3301      	adds	r3, #1
 8002320:	4a23      	ldr	r2, [pc, #140]	@ (80023b0 <HAL_FDCAN_MspInit+0x19c>)
 8002322:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002324:	4b22      	ldr	r3, [pc, #136]	@ (80023b0 <HAL_FDCAN_MspInit+0x19c>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d10e      	bne.n	800234a <HAL_FDCAN_MspInit+0x136>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800232c:	4b21      	ldr	r3, [pc, #132]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 800232e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002332:	4a20      	ldr	r2, [pc, #128]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 8002334:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002338:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800233c:	4b1d      	ldr	r3, [pc, #116]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 800233e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800234a:	4b1a      	ldr	r3, [pc, #104]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 800234c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002350:	4a18      	ldr	r2, [pc, #96]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 8002352:	f043 0302 	orr.w	r3, r3, #2
 8002356:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800235a:	4b16      	ldr	r3, [pc, #88]	@ (80023b4 <HAL_FDCAN_MspInit+0x1a0>)
 800235c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002360:	f003 0302 	and.w	r3, r3, #2
 8002364:	60bb      	str	r3, [r7, #8]
 8002366:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 8002368:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800236c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002370:	2302      	movs	r3, #2
 8002372:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237c:	2300      	movs	r3, #0
 800237e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002382:	2309      	movs	r3, #9
 8002384:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002388:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800238c:	4619      	mov	r1, r3
 800238e:	480c      	ldr	r0, [pc, #48]	@ (80023c0 <HAL_FDCAN_MspInit+0x1ac>)
 8002390:	f009 fcb8 	bl	800bd04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 8002394:	2200      	movs	r2, #0
 8002396:	2106      	movs	r1, #6
 8002398:	2014      	movs	r0, #20
 800239a:	f005 fcb9 	bl	8007d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800239e:	2014      	movs	r0, #20
 80023a0:	f005 fcd0 	bl	8007d44 <HAL_NVIC_EnableIRQ>
}
 80023a4:	bf00      	nop
 80023a6:	37e8      	adds	r7, #232	@ 0xe8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	4000a000 	.word	0x4000a000
 80023b0:	240024c8 	.word	0x240024c8
 80023b4:	58024400 	.word	0x58024400
 80023b8:	58020000 	.word	0x58020000
 80023bc:	4000a400 	.word	0x4000a400
 80023c0:	58020400 	.word	0x58020400

080023c4 <FDCAN_Init>:
// if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &tx_header, buf_can1_pid.u8) != HAL_OK) {
//     Error_Handler();
// }

void FDCAN_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
    uint32_t rx_id_can1[] = {CAN1_RXID_ADC, CAN1_RXID_CTRL};
 80023ca:	4a0b      	ldr	r2, [pc, #44]	@ (80023f8 <FDCAN_Init+0x34>)
 80023cc:	463b      	mov	r3, r7
 80023ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023d2:	e883 0003 	stmia.w	r3, {r0, r1}
    //     Error_Handler();
    // }

    // uint32_t rx_id_can2[] = {0x700, 0x701};
    // FDCAN_Config_RX(&hfdcan2, rx_id_can2, 2);
    FDCAN_Config_RX_range(&hfdcan2, CAN2_RXID_PWR_START, CAN2_RXID_PWR_END);
 80023d6:	2203      	movs	r2, #3
 80023d8:	2101      	movs	r1, #1
 80023da:	4808      	ldr	r0, [pc, #32]	@ (80023fc <FDCAN_Init+0x38>)
 80023dc:	f000 f810 	bl	8002400 <FDCAN_Config_RX_range>
    // HAL_FDCAN_ConfigInterruptLines(&hfdcan2, FDCAN_IT_GROUP_RX_FIFO0, FDCAN_INTERRUPT_LINE_0);
    // HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE | FDCAN_IT_RX_FIFO0_FULL | FDCAN_IT_RX_FIFO0_OVERFLOW, 0);

    // FDCAN_Config_TX(&tx_header, 0x400, FDCAN_DLC_BYTES_8);

    if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 80023e0:	4806      	ldr	r0, [pc, #24]	@ (80023fc <FDCAN_Init+0x38>)
 80023e2:	f008 fdee 	bl	800afc2 <HAL_FDCAN_Start>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <FDCAN_Init+0x2c>
    {
        Error_Handler();
 80023ec:	f000 fdf8 	bl	8002fe0 <Error_Handler>
    }
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	0801eb84 	.word	0x0801eb84
 80023fc:	24002428 	.word	0x24002428

08002400 <FDCAN_Config_RX_range>:
        Error_Handler();
    }
}

static void FDCAN_Config_RX_range(FDCAN_HandleTypeDef* hfdcan, uint32_t add_range1, uint32_t add_range2)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b08e      	sub	sp, #56	@ 0x38
 8002404:	af02      	add	r7, sp, #8
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
    FDCAN_FilterTypeDef sFilterConfig;

    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800240c:	2300      	movs	r3, #0
 800240e:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIndex = 0;
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8002414:	2300      	movs	r3, #0
 8002416:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002418:	2301      	movs	r3, #1
 800241a:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterID1 = add_range1;
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterID2 = add_range2;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK)
 8002424:	f107 0310 	add.w	r3, r7, #16
 8002428:	4619      	mov	r1, r3
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f008 fd26 	bl	800ae7c <HAL_FDCAN_ConfigFilter>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <FDCAN_Config_RX_range+0x3a>
    {
        Error_Handler();
 8002436:	f000 fdd3 	bl	8002fe0 <Error_Handler>
    }

    if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 800243a:	2300      	movs	r3, #0
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	2300      	movs	r3, #0
 8002440:	2202      	movs	r2, #2
 8002442:	2102      	movs	r1, #2
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f008 fd8f 	bl	800af68 <HAL_FDCAN_ConfigGlobalFilter>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <FDCAN_Config_RX_range+0x54>
    {
        Error_Handler();
 8002450:	f000 fdc6 	bl	8002fe0 <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8002454:	2200      	movs	r2, #0
 8002456:	2101      	movs	r1, #1
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	f008 ff49 	bl	800b2f0 <HAL_FDCAN_ActivateNotification>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <FDCAN_Config_RX_range+0x68>
    {
        Error_Handler();
 8002464:	f000 fdbc 	bl	8002fe0 <Error_Handler>
    }
}
 8002468:	bf00      	nop
 800246a:	3730      	adds	r7, #48	@ 0x30
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800247a:	b672      	cpsid	i
}
 800247c:	bf00      	nop
    //     LED    
    // :      
    __disable_irq();
    while(1) {
        // LED    ()
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800247e:	2104      	movs	r1, #4
 8002480:	4806      	ldr	r0, [pc, #24]	@ (800249c <vApplicationStackOverflowHook+0x2c>)
 8002482:	f009 fe00 	bl	800c086 <HAL_GPIO_TogglePin>
        for(volatile uint32_t i = 0; i < 1000000; i++);
 8002486:	2300      	movs	r3, #0
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	e002      	b.n	8002492 <vApplicationStackOverflowHook+0x22>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	3301      	adds	r3, #1
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	4a02      	ldr	r2, [pc, #8]	@ (80024a0 <vApplicationStackOverflowHook+0x30>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d9f8      	bls.n	800248c <vApplicationStackOverflowHook+0x1c>
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800249a:	e7f0      	b.n	800247e <vApplicationStackOverflowHook+0xe>
 800249c:	58020c00 	.word	0x58020c00
 80024a0:	000f423f 	.word	0x000f423f

080024a4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of sensorDataMutex */
  sensorDataMutexHandle = osMutexNew(&sensorDataMutex_attributes);
 80024a8:	4824      	ldr	r0, [pc, #144]	@ (800253c <MX_FREERTOS_Init+0x98>)
 80024aa:	f013 fe67 	bl	801617c <osMutexNew>
 80024ae:	4603      	mov	r3, r0
 80024b0:	4a23      	ldr	r2, [pc, #140]	@ (8002540 <MX_FREERTOS_Init+0x9c>)
 80024b2:	6013      	str	r3, [r2, #0]

  /* creation of smaChannelMutex */
  smaChannelMutexHandle = osMutexNew(&smaChannelMutex_attributes);
 80024b4:	4823      	ldr	r0, [pc, #140]	@ (8002544 <MX_FREERTOS_Init+0xa0>)
 80024b6:	f013 fe61 	bl	801617c <osMutexNew>
 80024ba:	4603      	mov	r3, r0
 80024bc:	4a22      	ldr	r2, [pc, #136]	@ (8002548 <MX_FREERTOS_Init+0xa4>)
 80024be:	6013      	str	r3, [r2, #0]

  /* creation of uartTxMutex */
  uartTxMutexHandle = osMutexNew(&uartTxMutex_attributes);
 80024c0:	4822      	ldr	r0, [pc, #136]	@ (800254c <MX_FREERTOS_Init+0xa8>)
 80024c2:	f013 fe5b 	bl	801617c <osMutexNew>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4a21      	ldr	r2, [pc, #132]	@ (8002550 <MX_FREERTOS_Init+0xac>)
 80024ca:	6013      	str	r3, [r2, #0]

  /* creation of i2cMutex */
  i2cMutexHandle = osMutexNew(&i2cMutex_attributes);
 80024cc:	4821      	ldr	r0, [pc, #132]	@ (8002554 <MX_FREERTOS_Init+0xb0>)
 80024ce:	f013 fe55 	bl	801617c <osMutexNew>
 80024d2:	4603      	mov	r3, r0
 80024d4:	4a20      	ldr	r2, [pc, #128]	@ (8002558 <MX_FREERTOS_Init+0xb4>)
 80024d6:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of uartRxQueue */
  uartRxQueueHandle = osMessageQueueNew (128, 1, &uartRxQueue_attributes);
 80024d8:	4a20      	ldr	r2, [pc, #128]	@ (800255c <MX_FREERTOS_Init+0xb8>)
 80024da:	2101      	movs	r1, #1
 80024dc:	2080      	movs	r0, #128	@ 0x80
 80024de:	f013 ff5b 	bl	8016398 <osMessageQueueNew>
 80024e2:	4603      	mov	r3, r0
 80024e4:	4a1e      	ldr	r2, [pc, #120]	@ (8002560 <MX_FREERTOS_Init+0xbc>)
 80024e6:	6013      	str	r3, [r2, #0]

  /* creation of cmdQueue */
  cmdQueueHandle = osMessageQueueNew (4, 128, &cmdQueue_attributes);
 80024e8:	4a1e      	ldr	r2, [pc, #120]	@ (8002564 <MX_FREERTOS_Init+0xc0>)
 80024ea:	2180      	movs	r1, #128	@ 0x80
 80024ec:	2004      	movs	r0, #4
 80024ee:	f013 ff53 	bl	8016398 <osMessageQueueNew>
 80024f2:	4603      	mov	r3, r0
 80024f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002568 <MX_FREERTOS_Init+0xc4>)
 80024f6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CommandTask */
  CommandTaskHandle = osThreadNew(StartCommandTask, NULL, &CommandTask_attributes);
 80024f8:	4a1c      	ldr	r2, [pc, #112]	@ (800256c <MX_FREERTOS_Init+0xc8>)
 80024fa:	2100      	movs	r1, #0
 80024fc:	481c      	ldr	r0, [pc, #112]	@ (8002570 <MX_FREERTOS_Init+0xcc>)
 80024fe:	f013 fd8f 	bl	8016020 <osThreadNew>
 8002502:	4603      	mov	r3, r0
 8002504:	4a1b      	ldr	r2, [pc, #108]	@ (8002574 <MX_FREERTOS_Init+0xd0>)
 8002506:	6013      	str	r3, [r2, #0]

  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(StartControlTask, NULL, &ControlTask_attributes);
 8002508:	4a1b      	ldr	r2, [pc, #108]	@ (8002578 <MX_FREERTOS_Init+0xd4>)
 800250a:	2100      	movs	r1, #0
 800250c:	481b      	ldr	r0, [pc, #108]	@ (800257c <MX_FREERTOS_Init+0xd8>)
 800250e:	f013 fd87 	bl	8016020 <osThreadNew>
 8002512:	4603      	mov	r3, r0
 8002514:	4a1a      	ldr	r2, [pc, #104]	@ (8002580 <MX_FREERTOS_Init+0xdc>)
 8002516:	6013      	str	r3, [r2, #0]

  /* creation of TelemetryTask */
  TelemetryTaskHandle = osThreadNew(StartTelemetryTask, NULL, &TelemetryTask_attributes);
 8002518:	4a1a      	ldr	r2, [pc, #104]	@ (8002584 <MX_FREERTOS_Init+0xe0>)
 800251a:	2100      	movs	r1, #0
 800251c:	481a      	ldr	r0, [pc, #104]	@ (8002588 <MX_FREERTOS_Init+0xe4>)
 800251e:	f013 fd7f 	bl	8016020 <osThreadNew>
 8002522:	4603      	mov	r3, r0
 8002524:	4a19      	ldr	r2, [pc, #100]	@ (800258c <MX_FREERTOS_Init+0xe8>)
 8002526:	6013      	str	r3, [r2, #0]

  /* creation of NRF70_Task */
  NRF70_TaskHandle = osThreadNew(NRF70_TestTask, NULL, &NRF70_Task_attributes);
 8002528:	4a19      	ldr	r2, [pc, #100]	@ (8002590 <MX_FREERTOS_Init+0xec>)
 800252a:	2100      	movs	r1, #0
 800252c:	4819      	ldr	r0, [pc, #100]	@ (8002594 <MX_FREERTOS_Init+0xf0>)
 800252e:	f013 fd77 	bl	8016020 <osThreadNew>
 8002532:	4603      	mov	r3, r0
 8002534:	4a18      	ldr	r2, [pc, #96]	@ (8002598 <MX_FREERTOS_Init+0xf4>)
 8002536:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002538:	bf00      	nop
 800253a:	bd80      	pop	{r7, pc}
 800253c:	0801f2a0 	.word	0x0801f2a0
 8002540:	24002568 	.word	0x24002568
 8002544:	0801f2b0 	.word	0x0801f2b0
 8002548:	2400256c 	.word	0x2400256c
 800254c:	0801f2c0 	.word	0x0801f2c0
 8002550:	24002570 	.word	0x24002570
 8002554:	0801f2d0 	.word	0x0801f2d0
 8002558:	24002574 	.word	0x24002574
 800255c:	0801f270 	.word	0x0801f270
 8002560:	24002560 	.word	0x24002560
 8002564:	0801f288 	.word	0x0801f288
 8002568:	24002564 	.word	0x24002564
 800256c:	0801f1e0 	.word	0x0801f1e0
 8002570:	0800259d 	.word	0x0800259d
 8002574:	24002550 	.word	0x24002550
 8002578:	0801f204 	.word	0x0801f204
 800257c:	0800264d 	.word	0x0800264d
 8002580:	24002554 	.word	0x24002554
 8002584:	0801f228 	.word	0x0801f228
 8002588:	08002715 	.word	0x08002715
 800258c:	24002558 	.word	0x24002558
 8002590:	0801f24c 	.word	0x0801f24c
 8002594:	0800273d 	.word	0x0800273d
 8002598:	2400255c 	.word	0x2400255c

0800259c <StartCommandTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCommandTask */
__weak void StartCommandTask(void *argument)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b0a8      	sub	sp, #160	@ 0xa0
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
    for(;;)
    {
        // uartRxQueue    ()
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 80025a4:	4b23      	ldr	r3, [pc, #140]	@ (8002634 <StartCommandTask+0x98>)
 80025a6:	6818      	ldr	r0, [r3, #0]
 80025a8:	f107 019f 	add.w	r1, r7, #159	@ 0x9f
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
 80025b0:	2200      	movs	r2, #0
 80025b2:	f013 ffc5 	bl	8016540 <osMessageQueueGet>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d111      	bne.n	80025e0 <StartCommandTask+0x44>
        {
            // LED  ( -  )
            LED2_toggle;
 80025bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002638 <StartCommandTask+0x9c>)
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	041b      	lsls	r3, r3, #16
 80025c2:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80025c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002638 <StartCommandTask+0x9c>)
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	43db      	mvns	r3, r3
 80025cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025d0:	4919      	ldr	r1, [pc, #100]	@ (8002638 <StartCommandTask+0x9c>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	618b      	str	r3, [r1, #24]

            //   
            ProcessReceivedByte(rx_byte);
 80025d6:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80025da:	4618      	mov	r0, r3
 80025dc:	f000 f8b6 	bl	800274c <ProcessReceivedByte>
        }

        // cmdQueue    ()
        if (osMessageQueueGet(cmdQueueHandle, cmd_string, NULL, 0) == osOK)
 80025e0:	4b16      	ldr	r3, [pc, #88]	@ (800263c <StartCommandTask+0xa0>)
 80025e2:	6818      	ldr	r0, [r3, #0]
 80025e4:	f107 011c 	add.w	r1, r7, #28
 80025e8:	2300      	movs	r3, #0
 80025ea:	2200      	movs	r2, #0
 80025ec:	f013 ffa8 	bl	8016540 <osMessageQueueGet>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1d6      	bne.n	80025a4 <StartCommandTask+0x8>
        {
            //    
            ParsedCommand_t parsed_cmd;

            if (Comm_ParseCommand(cmd_string, &parsed_cmd) == 0)
 80025f6:	f107 0208 	add.w	r2, r7, #8
 80025fa:	f107 031c 	add.w	r3, r7, #28
 80025fe:	4611      	mov	r1, r2
 8002600:	4618      	mov	r0, r3
 8002602:	f7fe fc8d 	bl	8000f20 <Comm_ParseCommand>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d10f      	bne.n	800262c <StartCommandTask+0x90>
            {
                // [] Comm_ExecuteCommand  mutex 
                //  mutex  
                if (Comm_ExecuteCommand(&parsed_cmd) == 0) {
 800260c:	f107 0308 	add.w	r3, r7, #8
 8002610:	4618      	mov	r0, r3
 8002612:	f7fe fe4f 	bl	80012b4 <Comm_ExecuteCommand>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d103      	bne.n	8002624 <StartCommandTask+0x88>
                    Comm_SendResponse("OK\r\n");
 800261c:	4808      	ldr	r0, [pc, #32]	@ (8002640 <StartCommandTask+0xa4>)
 800261e:	f7fe ffb9 	bl	8001594 <Comm_SendResponse>
 8002622:	e7bf      	b.n	80025a4 <StartCommandTask+0x8>
                } else {
                    Comm_SendResponse("ERROR: Execution failed\r\n");
 8002624:	4807      	ldr	r0, [pc, #28]	@ (8002644 <StartCommandTask+0xa8>)
 8002626:	f7fe ffb5 	bl	8001594 <Comm_SendResponse>
 800262a:	e7bb      	b.n	80025a4 <StartCommandTask+0x8>
                }
            }
            else
            {
                Comm_SendResponse("ERROR: Invalid command\r\n");
 800262c:	4806      	ldr	r0, [pc, #24]	@ (8002648 <StartCommandTask+0xac>)
 800262e:	f7fe ffb1 	bl	8001594 <Comm_SendResponse>
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 8002632:	e7b7      	b.n	80025a4 <StartCommandTask+0x8>
 8002634:	24002560 	.word	0x24002560
 8002638:	58020800 	.word	0x58020800
 800263c:	24002564 	.word	0x24002564
 8002640:	0801ec10 	.word	0x0801ec10
 8002644:	0801ec18 	.word	0x0801ec18
 8002648:	0801ec34 	.word	0x0801ec34

0800264c <StartControlTask>:
* @param argument: Not used
* @note []      (PRD )
*/
/* USER CODE END Header_StartControlTask */
__weak void StartControlTask(void *argument)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControlTask */
    TickType_t xLastWakeTime;
    const TickType_t xPeriod = pdMS_TO_TICKS(CONTROL_TASK_PERIOD_MS);  // 10ms
 8002654:	230a      	movs	r3, #10
 8002656:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 8002658:	f015 fbe2 	bl	8017e20 <xTaskGetTickCount>
 800265c:	4603      	mov	r3, r0
 800265e:	60bb      	str	r3, [r7, #8]

    /* Infinite loop */
    for(;;)
    {
        //  10ms   (vTaskDelayUntil )
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8002660:	f107 0308 	add.w	r3, r7, #8
 8002664:	68f9      	ldr	r1, [r7, #12]
 8002666:	4618      	mov	r0, r3
 8002668:	f015 fa08 	bl	8017a7c <vTaskDelayUntil>

        // LED1  (   )
        LED1_toggle;
 800266c:	4b24      	ldr	r3, [pc, #144]	@ (8002700 <StartControlTask+0xb4>)
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	041b      	lsls	r3, r3, #16
 8002672:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8002676:	4b22      	ldr	r3, [pc, #136]	@ (8002700 <StartControlTask+0xb4>)
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	43db      	mvns	r3, r3
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	491f      	ldr	r1, [pc, #124]	@ (8002700 <StartControlTask+0xb4>)
 8002682:	4313      	orrs	r3, r2
 8002684:	618b      	str	r3, [r1, #24]

        //   mutex    
        if (osMutexAcquire(sensorDataMutexHandle, 5) == osOK)
 8002686:	4b1f      	ldr	r3, [pc, #124]	@ (8002704 <StartControlTask+0xb8>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2105      	movs	r1, #5
 800268c:	4618      	mov	r0, r3
 800268e:	f013 fdfb 	bl	8016288 <osMutexAcquire>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d104      	bne.n	80026a2 <StartControlTask+0x56>
        {
            //   ISR  
            //   
            osMutexRelease(sensorDataMutexHandle);
 8002698:	4b1a      	ldr	r3, [pc, #104]	@ (8002704 <StartControlTask+0xb8>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f013 fe3e 	bl	801631e <osMutexRelease>
        }

        // SMA  mutex    
        if (osMutexAcquire(smaChannelMutexHandle, 5) == osOK)
 80026a2:	4b19      	ldr	r3, [pc, #100]	@ (8002708 <StartControlTask+0xbc>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2105      	movs	r1, #5
 80026a8:	4618      	mov	r0, r3
 80026aa:	f013 fded 	bl	8016288 <osMutexAcquire>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d106      	bne.n	80026c2 <StartControlTask+0x76>
        {
            // SMA    (PID + PWM)
            SMA_Update();
 80026b4:	f001 fd52 	bl	800415c <SMA_Update>

            osMutexRelease(smaChannelMutexHandle);
 80026b8:	4b13      	ldr	r3, [pc, #76]	@ (8002708 <StartControlTask+0xbc>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f013 fe2e 	bl	801631e <osMutexRelease>
        }

        static uint8_t fan_update_counter = 0;
        // I2C mutex     (100ms = 10  1)
        fan_update_counter++;
 80026c2:	4b12      	ldr	r3, [pc, #72]	@ (800270c <StartControlTask+0xc0>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	3301      	adds	r3, #1
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	4b10      	ldr	r3, [pc, #64]	@ (800270c <StartControlTask+0xc0>)
 80026cc:	701a      	strb	r2, [r3, #0]
        if (fan_update_counter >= 10)
 80026ce:	4b0f      	ldr	r3, [pc, #60]	@ (800270c <StartControlTask+0xc0>)
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	2b09      	cmp	r3, #9
 80026d4:	d9c4      	bls.n	8002660 <StartControlTask+0x14>
        {
            fan_update_counter = 0;
 80026d6:	4b0d      	ldr	r3, [pc, #52]	@ (800270c <StartControlTask+0xc0>)
 80026d8:	2200      	movs	r2, #0
 80026da:	701a      	strb	r2, [r3, #0]

			// I2C mutex    
			if (osMutexAcquire(i2cMutexHandle, 5) == osOK)
 80026dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002710 <StartControlTask+0xc4>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2105      	movs	r1, #5
 80026e2:	4618      	mov	r0, r3
 80026e4:	f013 fdd0 	bl	8016288 <osMutexAcquire>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1b8      	bne.n	8002660 <StartControlTask+0x14>
			{
				//    
				SMA_UpdateFans();
 80026ee:	f001 fda5 	bl	800423c <SMA_UpdateFans>

				osMutexRelease(i2cMutexHandle);
 80026f2:	4b07      	ldr	r3, [pc, #28]	@ (8002710 <StartControlTask+0xc4>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f013 fe11 	bl	801631e <osMutexRelease>
    {
 80026fc:	e7b0      	b.n	8002660 <StartControlTask+0x14>
 80026fe:	bf00      	nop
 8002700:	58020c00 	.word	0x58020c00
 8002704:	24002568 	.word	0x24002568
 8002708:	2400256c 	.word	0x2400256c
 800270c:	24002578 	.word	0x24002578
 8002710:	24002574 	.word	0x24002574

08002714 <StartTelemetryTask>:
* @param argument: Not used
* @note []    (PRD )
*/
/* USER CODE END Header_StartTelemetryTask */
__weak void StartTelemetryTask(void *argument)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetryTask */
    TickType_t xLastWakeTime;
    // []    
    const TickType_t xPeriod = pdMS_TO_TICKS(TELEMETRY_TASK_PERIOD_MS);  // 12ms (~80Hz)
 800271c:	230c      	movs	r3, #12
 800271e:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 8002720:	f015 fb7e 	bl	8017e20 <xTaskGetTickCount>
 8002724:	4603      	mov	r3, r0
 8002726:	60bb      	str	r3, [r7, #8]

    for(;;)
    {
        //  12ms  
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8002728:	f107 0308 	add.w	r3, r7, #8
 800272c:	68f9      	ldr	r1, [r7, #12]
 800272e:	4618      	mov	r0, r3
 8002730:	f015 f9a4 	bl	8017a7c <vTaskDelayUntil>

        // []   
        // uartTxMutex Comm_SendTelemetry_Safe()  
        Comm_SendTelemetry_Safe();
 8002734:	f7fe fbcc 	bl	8000ed0 <Comm_SendTelemetry_Safe>
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8002738:	bf00      	nop
 800273a:	e7f5      	b.n	8002728 <StartTelemetryTask+0x14>

0800273c <NRF70_TestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NRF70_TestTask */
void NRF70_TestTask(void *argument)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NRF70_TestTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002744:	2001      	movs	r0, #1
 8002746:	f013 fcfe 	bl	8016146 <osDelay>
 800274a:	e7fb      	b.n	8002744 <NRF70_TestTask+0x8>

0800274c <ProcessReceivedByte>:
/**
 * @brief UART    (  )
 * @param byte  
 */
static void ProcessReceivedByte(uint8_t byte)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	4603      	mov	r3, r0
 8002754:	71fb      	strb	r3, [r7, #7]
    //     ('\r'  '\n')
    if (byte == '\r' || byte == '\n')
 8002756:	79fb      	ldrb	r3, [r7, #7]
 8002758:	2b0d      	cmp	r3, #13
 800275a:	d002      	beq.n	8002762 <ProcessReceivedByte+0x16>
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	2b0a      	cmp	r3, #10
 8002760:	d119      	bne.n	8002796 <ProcessReceivedByte+0x4a>
    {
        if (cmd_rx_index > 0)
 8002762:	4b1b      	ldr	r3, [pc, #108]	@ (80027d0 <ProcessReceivedByte+0x84>)
 8002764:	881b      	ldrh	r3, [r3, #0]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d02d      	beq.n	80027c6 <ProcessReceivedByte+0x7a>
        {
            // Null terminator 
            cmd_rx_buffer[cmd_rx_index] = '\0';
 800276a:	4b19      	ldr	r3, [pc, #100]	@ (80027d0 <ProcessReceivedByte+0x84>)
 800276c:	881b      	ldrh	r3, [r3, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	4b18      	ldr	r3, [pc, #96]	@ (80027d4 <ProcessReceivedByte+0x88>)
 8002772:	2100      	movs	r1, #0
 8002774:	5499      	strb	r1, [r3, r2]

            //   cmdQueue 
            osMessageQueuePut(cmdQueueHandle, cmd_rx_buffer, 0, 0);
 8002776:	4b18      	ldr	r3, [pc, #96]	@ (80027d8 <ProcessReceivedByte+0x8c>)
 8002778:	6818      	ldr	r0, [r3, #0]
 800277a:	2300      	movs	r3, #0
 800277c:	2200      	movs	r2, #0
 800277e:	4915      	ldr	r1, [pc, #84]	@ (80027d4 <ProcessReceivedByte+0x88>)
 8002780:	f013 fe7e 	bl	8016480 <osMessageQueuePut>

            //  
            cmd_rx_index = 0;
 8002784:	4b12      	ldr	r3, [pc, #72]	@ (80027d0 <ProcessReceivedByte+0x84>)
 8002786:	2200      	movs	r2, #0
 8002788:	801a      	strh	r2, [r3, #0]
            memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 800278a:	2280      	movs	r2, #128	@ 0x80
 800278c:	2100      	movs	r1, #0
 800278e:	4811      	ldr	r0, [pc, #68]	@ (80027d4 <ProcessReceivedByte+0x88>)
 8002790:	f018 fa8e 	bl	801acb0 <memset>
        }
        return;
 8002794:	e017      	b.n	80027c6 <ProcessReceivedByte+0x7a>
    }

    //   
    if (cmd_rx_index >= (CMD_BUFFER_SIZE - 1))
 8002796:	4b0e      	ldr	r3, [pc, #56]	@ (80027d0 <ProcessReceivedByte+0x84>)
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	2b7e      	cmp	r3, #126	@ 0x7e
 800279c:	d908      	bls.n	80027b0 <ProcessReceivedByte+0x64>
    {
        cmd_rx_index = 0;
 800279e:	4b0c      	ldr	r3, [pc, #48]	@ (80027d0 <ProcessReceivedByte+0x84>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	801a      	strh	r2, [r3, #0]
        memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 80027a4:	2280      	movs	r2, #128	@ 0x80
 80027a6:	2100      	movs	r1, #0
 80027a8:	480a      	ldr	r0, [pc, #40]	@ (80027d4 <ProcessReceivedByte+0x88>)
 80027aa:	f018 fa81 	bl	801acb0 <memset>
        return;
 80027ae:	e00b      	b.n	80027c8 <ProcessReceivedByte+0x7c>
    }

    //  
    cmd_rx_buffer[cmd_rx_index++] = (char)byte;
 80027b0:	4b07      	ldr	r3, [pc, #28]	@ (80027d0 <ProcessReceivedByte+0x84>)
 80027b2:	881b      	ldrh	r3, [r3, #0]
 80027b4:	1c5a      	adds	r2, r3, #1
 80027b6:	b291      	uxth	r1, r2
 80027b8:	4a05      	ldr	r2, [pc, #20]	@ (80027d0 <ProcessReceivedByte+0x84>)
 80027ba:	8011      	strh	r1, [r2, #0]
 80027bc:	4619      	mov	r1, r3
 80027be:	4a05      	ldr	r2, [pc, #20]	@ (80027d4 <ProcessReceivedByte+0x88>)
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	5453      	strb	r3, [r2, r1]
 80027c4:	e000      	b.n	80027c8 <ProcessReceivedByte+0x7c>
        return;
 80027c6:	bf00      	nop
}
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	2400254c 	.word	0x2400254c
 80027d4:	240024cc 	.word	0x240024cc
 80027d8:	24002564 	.word	0x24002564

080027dc <RTOS_UART_RxCallback>:
/**
 * @brief UART     (ISR Context)
 * @param byte  
 */
void RTOS_UART_RxCallback(uint8_t byte)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80027e6:	2300      	movs	r3, #0
 80027e8:	60fb      	str	r3, [r7, #12]

    // ISR   
    xQueueSendFromISR(uartRxQueueHandle, &byte, &xHigherPriorityTaskWoken);
 80027ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002818 <RTOS_UART_RxCallback+0x3c>)
 80027ec:	6818      	ldr	r0, [r3, #0]
 80027ee:	f107 020c 	add.w	r2, r7, #12
 80027f2:	1df9      	adds	r1, r7, #7
 80027f4:	2300      	movs	r3, #0
 80027f6:	f014 fae9 	bl	8016dcc <xQueueGenericSendFromISR>

    //      
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d007      	beq.n	8002810 <RTOS_UART_RxCallback+0x34>
 8002800:	4b06      	ldr	r3, [pc, #24]	@ (800281c <RTOS_UART_RxCallback+0x40>)
 8002802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	f3bf 8f4f 	dsb	sy
 800280c:	f3bf 8f6f 	isb	sy
}
 8002810:	bf00      	nop
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	24002560 	.word	0x24002560
 800281c:	e000ed04 	.word	0xe000ed04

08002820 <RTOS_ADC_ConvCpltCallback>:

/**
 * @brief ADC     (ISR Context)
 */
void RTOS_ADC_ConvCpltCallback(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002826:	2300      	movs	r3, #0
 8002828:	607b      	str	r3, [r7, #4]

    //    (ISR   -  )
    extern volatile uint16_t buf_adc1[];
    Sensor_UpdateADC(buf_adc1);
 800282a:	4809      	ldr	r0, [pc, #36]	@ (8002850 <RTOS_ADC_ConvCpltCallback+0x30>)
 800282c:	f001 f882 	bl	8003934 <Sensor_UpdateADC>

    // ControlTask  ()
    // xTaskNotifyFromISR(ControlTaskHandle, NOTIFY_ADC_COMPLETE,
    //                    eSetBits, &xHigherPriorityTaskWoken);

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d007      	beq.n	8002846 <RTOS_ADC_ConvCpltCallback+0x26>
 8002836:	4b07      	ldr	r3, [pc, #28]	@ (8002854 <RTOS_ADC_ConvCpltCallback+0x34>)
 8002838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800283c:	601a      	str	r2, [r3, #0]
 800283e:	f3bf 8f4f 	dsb	sy
 8002842:	f3bf 8f6f 	isb	sy
}
 8002846:	bf00      	nop
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	240001dc 	.word	0x240001dc
 8002854:	e000ed04 	.word	0xe000ed04

08002858 <RTOS_FDCAN_RxCallback>:
 * @brief FDCAN    (ISR Context)
 * @param rx_header FDCAN 
 * @param rx_data  
 */
void RTOS_FDCAN_RxCallback(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]

    //    (ISR  )
    Sensor_UpdateCAN(rx_header, rx_data);
 8002866:	6839      	ldr	r1, [r7, #0]
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f000 ff85 	bl	8003778 <Sensor_UpdateCAN>

    // ControlTask  ()
    // xTaskNotifyFromISR(ControlTaskHandle, NOTIFY_CAN_RX,
    //                    eSetBits, &xHigherPriorityTaskWoken);

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d007      	beq.n	8002884 <RTOS_FDCAN_RxCallback+0x2c>
 8002874:	4b05      	ldr	r3, [pc, #20]	@ (800288c <RTOS_FDCAN_RxCallback+0x34>)
 8002876:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	f3bf 8f4f 	dsb	sy
 8002880:	f3bf 8f6f 	isb	sy
}
 8002884:	bf00      	nop
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	e000ed04 	.word	0xe000ed04

08002890 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b08a      	sub	sp, #40	@ 0x28
 8002894:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002896:	f107 0314 	add.w	r3, r7, #20
 800289a:	2200      	movs	r2, #0
 800289c:	601a      	str	r2, [r3, #0]
 800289e:	605a      	str	r2, [r3, #4]
 80028a0:	609a      	str	r2, [r3, #8]
 80028a2:	60da      	str	r2, [r3, #12]
 80028a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028a6:	4b6b      	ldr	r3, [pc, #428]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 80028a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028ac:	4a69      	ldr	r2, [pc, #420]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 80028ae:	f043 0304 	orr.w	r3, r3, #4
 80028b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028b6:	4b67      	ldr	r3, [pc, #412]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 80028b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	613b      	str	r3, [r7, #16]
 80028c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028c4:	4b63      	ldr	r3, [pc, #396]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 80028c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028ca:	4a62      	ldr	r2, [pc, #392]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 80028cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028d4:	4b5f      	ldr	r3, [pc, #380]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 80028d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e2:	4b5c      	ldr	r3, [pc, #368]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 80028e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028e8:	4a5a      	ldr	r2, [pc, #360]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 80028ea:	f043 0301 	orr.w	r3, r3, #1
 80028ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028f2:	4b58      	ldr	r3, [pc, #352]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 80028f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002900:	4b54      	ldr	r3, [pc, #336]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 8002902:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002906:	4a53      	ldr	r2, [pc, #332]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 8002908:	f043 0302 	orr.w	r3, r3, #2
 800290c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002910:	4b50      	ldr	r3, [pc, #320]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 8002912:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	607b      	str	r3, [r7, #4]
 800291c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800291e:	4b4d      	ldr	r3, [pc, #308]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 8002920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002924:	4a4b      	ldr	r2, [pc, #300]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 8002926:	f043 0308 	orr.w	r3, r3, #8
 800292a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800292e:	4b49      	ldr	r3, [pc, #292]	@ (8002a54 <MX_GPIO_Init+0x1c4>)
 8002930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002934:	f003 0308 	and.w	r3, r3, #8
 8002938:	603b      	str	r3, [r7, #0]
 800293a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin|CAN1_DIR_Pin, GPIO_PIN_SET);
 800293c:	2201      	movs	r2, #1
 800293e:	f244 21c0 	movw	r1, #17088	@ 0x42c0
 8002942:	4845      	ldr	r0, [pc, #276]	@ (8002a58 <MX_GPIO_Init+0x1c8>)
 8002944:	f009 fb86 	bl	800c054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
 8002948:	2200      	movs	r2, #0
 800294a:	2120      	movs	r1, #32
 800294c:	4842      	ldr	r0, [pc, #264]	@ (8002a58 <MX_GPIO_Init+0x1c8>)
 800294e:	f009 fb81 	bl	800c054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CAN2_STB_Pin|CAN2_DIR_Pin, GPIO_PIN_SET);
 8002952:	2201      	movs	r2, #1
 8002954:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002958:	4840      	ldr	r0, [pc, #256]	@ (8002a5c <MX_GPIO_Init+0x1cc>)
 800295a:	f009 fb7b 	bl	800c054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin, GPIO_PIN_SET);
 800295e:	2201      	movs	r2, #1
 8002960:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002964:	483e      	ldr	r0, [pc, #248]	@ (8002a60 <MX_GPIO_Init+0x1d0>)
 8002966:	f009 fb75 	bl	800c054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800296a:	2201      	movs	r2, #1
 800296c:	2104      	movs	r1, #4
 800296e:	483d      	ldr	r0, [pc, #244]	@ (8002a64 <MX_GPIO_Init+0x1d4>)
 8002970:	f009 fb70 	bl	800c054 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_Pin WM_BUCK_Pin CAN2_RESET_Pin CAN2_SYNC_Pin
                           CAN1_DIR_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|WM_BUCK_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin
 8002974:	f244 23e0 	movw	r3, #17120	@ 0x42e0
 8002978:	617b      	str	r3, [r7, #20]
                          |CAN1_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297a:	2301      	movs	r3, #1
 800297c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297e:	2300      	movs	r3, #0
 8002980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002982:	2300      	movs	r3, #0
 8002984:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002986:	f107 0314 	add.w	r3, r7, #20
 800298a:	4619      	mov	r1, r3
 800298c:	4832      	ldr	r0, [pc, #200]	@ (8002a58 <MX_GPIO_Init+0x1c8>)
 800298e:	f009 f9b9 	bl	800bd04 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT_Pin */
  GPIO_InitStruct.Pin = ALERT_Pin;
 8002992:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002998:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800299c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299e:	2300      	movs	r3, #0
 80029a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 80029a2:	f107 0314 	add.w	r3, r7, #20
 80029a6:	4619      	mov	r1, r3
 80029a8:	482b      	ldr	r0, [pc, #172]	@ (8002a58 <MX_GPIO_Init+0x1c8>)
 80029aa:	f009 f9ab 	bl	800bd04 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 80029ae:	2320      	movs	r3, #32
 80029b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029b2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 80029bc:	f107 0314 	add.w	r3, r7, #20
 80029c0:	4619      	mov	r1, r3
 80029c2:	4827      	ldr	r0, [pc, #156]	@ (8002a60 <MX_GPIO_Init+0x1d0>)
 80029c4:	f009 f99e 	bl	800bd04 <HAL_GPIO_Init>

  /*Configure GPIO pin : WM_IRQ_Pin */
  GPIO_InitStruct.Pin = WM_IRQ_Pin;
 80029c8:	2310      	movs	r3, #16
 80029ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029cc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d2:	2300      	movs	r3, #0
 80029d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WM_IRQ_GPIO_Port, &GPIO_InitStruct);
 80029d6:	f107 0314 	add.w	r3, r7, #20
 80029da:	4619      	mov	r1, r3
 80029dc:	481e      	ldr	r0, [pc, #120]	@ (8002a58 <MX_GPIO_Init+0x1c8>)
 80029de:	f009 f991 	bl	800bd04 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN2_STB_Pin CAN2_DIR_Pin */
  GPIO_InitStruct.Pin = CAN2_STB_Pin|CAN2_DIR_Pin;
 80029e2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80029e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e8:	2301      	movs	r3, #1
 80029ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f0:	2300      	movs	r3, #0
 80029f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029f4:	f107 0314 	add.w	r3, r7, #20
 80029f8:	4619      	mov	r1, r3
 80029fa:	4818      	ldr	r0, [pc, #96]	@ (8002a5c <MX_GPIO_Init+0x1cc>)
 80029fc:	f009 f982 	bl	800bd04 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN1_RESET_Pin CAN1_SYNC_Pin CAN1_STB_Pin */
  GPIO_InitStruct.Pin = CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin;
 8002a00:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a06:	2301      	movs	r3, #1
 8002a08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a12:	f107 0314 	add.w	r3, r7, #20
 8002a16:	4619      	mov	r1, r3
 8002a18:	4811      	ldr	r0, [pc, #68]	@ (8002a60 <MX_GPIO_Init+0x1d0>)
 8002a1a:	f009 f973 	bl	800bd04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8002a1e:	2304      	movs	r3, #4
 8002a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a22:	2301      	movs	r3, #1
 8002a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a26:	2300      	movs	r3, #0
 8002a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002a2e:	f107 0314 	add.w	r3, r7, #20
 8002a32:	4619      	mov	r1, r3
 8002a34:	480b      	ldr	r0, [pc, #44]	@ (8002a64 <MX_GPIO_Init+0x1d4>)
 8002a36:	f009 f965 	bl	800bd04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2105      	movs	r1, #5
 8002a3e:	200a      	movs	r0, #10
 8002a40:	f005 f966 	bl	8007d10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a44:	200a      	movs	r0, #10
 8002a46:	f005 f97d 	bl	8007d44 <HAL_NVIC_EnableIRQ>

}
 8002a4a:	bf00      	nop
 8002a4c:	3728      	adds	r7, #40	@ 0x28
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	58024400 	.word	0x58024400
 8002a58:	58020800 	.word	0x58020800
 8002a5c:	58020400 	.word	0x58020400
 8002a60:	58020000 	.word	0x58020000
 8002a64:	58020c00 	.word	0x58020c00

08002a68 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ae0 <MX_I2C4_Init+0x78>)
 8002a70:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x80100780;
 8002a72:	4b1a      	ldr	r3, [pc, #104]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002a74:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae4 <MX_I2C4_Init+0x7c>)
 8002a76:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8002a78:	4b18      	ldr	r3, [pc, #96]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a7e:	4b17      	ldr	r3, [pc, #92]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002a80:	2201      	movs	r2, #1
 8002a82:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a84:	4b15      	ldr	r3, [pc, #84]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8002a8a:	4b14      	ldr	r3, [pc, #80]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a90:	4b12      	ldr	r3, [pc, #72]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a96:	4b11      	ldr	r3, [pc, #68]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8002aa2:	480e      	ldr	r0, [pc, #56]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002aa4:	f009 fb2e 	bl	800c104 <HAL_I2C_Init>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8002aae:	f000 fa97 	bl	8002fe0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	4809      	ldr	r0, [pc, #36]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002ab6:	f00a f8b1 	bl	800cc1c <HAL_I2CEx_ConfigAnalogFilter>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8002ac0:	f000 fa8e 	bl	8002fe0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	4805      	ldr	r0, [pc, #20]	@ (8002adc <MX_I2C4_Init+0x74>)
 8002ac8:	f00a f8f3 	bl	800ccb2 <HAL_I2CEx_ConfigDigitalFilter>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8002ad2:	f000 fa85 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8002ad6:	bf00      	nop
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	2400257c 	.word	0x2400257c
 8002ae0:	58001c00 	.word	0x58001c00
 8002ae4:	80100780 	.word	0x80100780

08002ae8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b0b8      	sub	sp, #224	@ 0xe0
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b00:	f107 0310 	add.w	r3, r7, #16
 8002b04:	22b8      	movs	r2, #184	@ 0xb8
 8002b06:	2100      	movs	r1, #0
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f018 f8d1 	bl	801acb0 <memset>
  if(i2cHandle->Instance==I2C4)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a27      	ldr	r2, [pc, #156]	@ (8002bb0 <HAL_I2C_MspInit+0xc8>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d146      	bne.n	8002ba6 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002b18:	f04f 0210 	mov.w	r2, #16
 8002b1c:	f04f 0300 	mov.w	r3, #0
 8002b20:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8002b24:	2300      	movs	r3, #0
 8002b26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b2a:	f107 0310 	add.w	r3, r7, #16
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f00c fcc8 	bl	800f4c4 <HAL_RCCEx_PeriphCLKConfig>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002b3a:	f000 fa51 	bl	8002fe0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3e:	4b1d      	ldr	r3, [pc, #116]	@ (8002bb4 <HAL_I2C_MspInit+0xcc>)
 8002b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b44:	4a1b      	ldr	r2, [pc, #108]	@ (8002bb4 <HAL_I2C_MspInit+0xcc>)
 8002b46:	f043 0302 	orr.w	r3, r3, #2
 8002b4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b4e:	4b19      	ldr	r3, [pc, #100]	@ (8002bb4 <HAL_I2C_MspInit+0xcc>)
 8002b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB8     ------> I2C4_SCL
    PB9     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b5c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b60:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b64:	2312      	movs	r3, #18
 8002b66:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b70:	2300      	movs	r3, #0
 8002b72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 8002b76:	2306      	movs	r3, #6
 8002b78:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b7c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b80:	4619      	mov	r1, r3
 8002b82:	480d      	ldr	r0, [pc, #52]	@ (8002bb8 <HAL_I2C_MspInit+0xd0>)
 8002b84:	f009 f8be 	bl	800bd04 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002b88:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb4 <HAL_I2C_MspInit+0xcc>)
 8002b8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b8e:	4a09      	ldr	r2, [pc, #36]	@ (8002bb4 <HAL_I2C_MspInit+0xcc>)
 8002b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b94:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002b98:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <HAL_I2C_MspInit+0xcc>)
 8002b9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ba2:	60bb      	str	r3, [r7, #8]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8002ba6:	bf00      	nop
 8002ba8:	37e0      	adds	r7, #224	@ 0xe0
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	58001c00 	.word	0x58001c00
 8002bb4:	58024400 	.word	0x58024400
 8002bb8:	58020400 	.word	0x58020400

08002bbc <HAL_FDCAN_RxFifo0Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b08e      	sub	sp, #56	@ 0x38
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
	LED2_toggle;
 8002bc6:	4b16      	ldr	r3, [pc, #88]	@ (8002c20 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	041b      	lsls	r3, r3, #16
 8002bcc:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002bd0:	4b13      	ldr	r3, [pc, #76]	@ (8002c20 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	43db      	mvns	r3, r3
 8002bd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bda:	4911      	ldr	r1, [pc, #68]	@ (8002c20 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	618b      	str	r3, [r1, #24]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) == RESET)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d016      	beq.n	8002c18 <HAL_FDCAN_RxFifo0Callback+0x5c>
    }

    /* Retrieve Rx messages from RX FIFO0 */
	FDCAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[8];
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, rx_data) != HAL_OK)
 8002bea:	f107 0308 	add.w	r3, r7, #8
 8002bee:	f107 0210 	add.w	r2, r7, #16
 8002bf2:	2140      	movs	r1, #64	@ 0x40
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f008 fa0f 	bl	800b018 <HAL_FDCAN_GetRxMessage>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <HAL_FDCAN_RxFifo0Callback+0x4a>
    {
        Error_Handler();
 8002c00:	f000 f9ee 	bl	8002fe0 <Error_Handler>
        return;
 8002c04:	e009      	b.n	8002c1a <HAL_FDCAN_RxFifo0Callback+0x5e>
    }
    //force sensor update
    //Sensor_UpdateCAN(&rx_header, rx_data);
    RTOS_FDCAN_RxCallback(&rx_header, rx_data);
 8002c06:	f107 0208 	add.w	r2, r7, #8
 8002c0a:	f107 0310 	add.w	r3, r7, #16
 8002c0e:	4611      	mov	r1, r2
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff fe21 	bl	8002858 <RTOS_FDCAN_RxCallback>
 8002c16:	e000      	b.n	8002c1a <HAL_FDCAN_RxFifo0Callback+0x5e>
        return;
 8002c18:	bf00      	nop
}
 8002c1a:	3738      	adds	r7, #56	@ 0x38
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	58020800 	.word	0x58020800

08002c24 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a04      	ldr	r2, [pc, #16]	@ (8002c44 <HAL_ADC_ConvCpltCallback+0x20>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d101      	bne.n	8002c3a <HAL_ADC_ConvCpltCallback+0x16>
	{
		//LED1_toggle;
		//Sensor_UpdateADC(buf_adc1);
		RTOS_ADC_ConvCpltCallback();
 8002c36:	f7ff fdf3 	bl	8002820 <RTOS_ADC_ConvCpltCallback>
    }
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40022000 	.word	0x40022000

08002c48 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a0f      	ldr	r2, [pc, #60]	@ (8002c94 <HAL_UART_RxCpltCallback+0x4c>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d117      	bne.n	8002c8a <HAL_UART_RxCpltCallback+0x42>

    	RTOS_UART_RxCallback(uart_rx_byte);
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c98 <HAL_UART_RxCpltCallback+0x50>)
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fdbc 	bl	80027dc <RTOS_UART_RxCallback>

        //     
        //Comm_RxByteCallback(uart_rx_byte);

        //     - CRITICAL for continuous reception
        HAL_StatusTypeDef status = HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002c64:	2201      	movs	r2, #1
 8002c66:	490c      	ldr	r1, [pc, #48]	@ (8002c98 <HAL_UART_RxCpltCallback+0x50>)
 8002c68:	480c      	ldr	r0, [pc, #48]	@ (8002c9c <HAL_UART_RxCpltCallback+0x54>)
 8002c6a:	f010 fcdb 	bl	8013624 <HAL_UART_Receive_IT>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK) {
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d008      	beq.n	8002c8a <HAL_UART_RxCpltCallback+0x42>
            // If re-arming fails, force UART state reset and retry
            huart3.RxState = HAL_UART_STATE_READY;
 8002c78:	4b08      	ldr	r3, [pc, #32]	@ (8002c9c <HAL_UART_RxCpltCallback+0x54>)
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002c80:	2201      	movs	r2, #1
 8002c82:	4905      	ldr	r1, [pc, #20]	@ (8002c98 <HAL_UART_RxCpltCallback+0x50>)
 8002c84:	4805      	ldr	r0, [pc, #20]	@ (8002c9c <HAL_UART_RxCpltCallback+0x54>)
 8002c86:	f010 fccd 	bl	8013624 <HAL_UART_Receive_IT>
        }
    }
}
 8002c8a:	bf00      	nop
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40004800 	.word	0x40004800
 8002c98:	24002720 	.word	0x24002720
 8002c9c:	24002c30 	.word	0x24002c30

08002ca0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b088      	sub	sp, #32
 8002ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002ca6:	f000 f95d 	bl	8002f64 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002caa:	f002 fe93 	bl	80059d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cae:	f000 f8eb 	bl	8002e88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cb2:	f7ff fded 	bl	8002890 <MX_GPIO_Init>
  MX_DMA_Init();
 8002cb6:	f7fe ff4d 	bl	8001b54 <MX_DMA_Init>
  MX_ADC1_Init();
 8002cba:	f7fd ff1b 	bl	8000af4 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8002cbe:	f7ff f9df 	bl	8002080 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8002cc2:	f7ff fa43 	bl	800214c <MX_FDCAN2_Init>
  MX_I2C4_Init();
 8002cc6:	f7ff fecf 	bl	8002a68 <MX_I2C4_Init>
  MX_TIM2_Init();
 8002cca:	f002 f961 	bl	8004f90 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002cce:	f002 f9df 	bl	8005090 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002cd2:	f002 fa5f 	bl	8005194 <MX_TIM4_Init>
  MX_TIM15_Init();
 8002cd6:	f002 fb83 	bl	80053e0 <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8002cda:	f002 fd91 	bl	8005800 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 8002cde:	f002 fadb 	bl	8005298 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002ce2:	f002 fb29 	bl	8005338 <MX_TIM8_Init>
  MX_OCTOSPI1_Init();
 8002ce6:	f000 fbd3 	bl	8003490 <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  // nRF7002 (WM02C)  
  printf("\r\n\r\n*** Starting nRF7002 Communication Test ***\r\n");
 8002cea:	4853      	ldr	r0, [pc, #332]	@ (8002e38 <main+0x198>)
 8002cec:	f017 fd82 	bl	801a7f4 <puts>

  //   
  if (NRF70_Test_Init(&hospi1) != HAL_OK) {
 8002cf0:	4852      	ldr	r0, [pc, #328]	@ (8002e3c <main+0x19c>)
 8002cf2:	f000 f97b 	bl	8002fec <NRF70_Test_Init>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <main+0x64>
      printf("ERROR: NRF70_Test_Init failed!\r\n");
 8002cfc:	4850      	ldr	r0, [pc, #320]	@ (8002e40 <main+0x1a0>)
 8002cfe:	f017 fd79 	bl	801a7f4 <puts>
 8002d02:	e013      	b.n	8002d2c <main+0x8c>
  } else {
      //   
      NRF70_TestResult_t test_result;
      bool all_passed = NRF70_RunFullTest(&test_result);
 8002d04:	463b      	mov	r3, r7
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 f9de 	bl	80030c8 <NRF70_RunFullTest>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	77fb      	strb	r3, [r7, #31]

      //  
      NRF70_PrintTestResult(&test_result);
 8002d10:	463b      	mov	r3, r7
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 fa66 	bl	80031e4 <NRF70_PrintTestResult>

      if (all_passed) {
 8002d18:	7ffb      	ldrb	r3, [r7, #31]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <main+0x86>
          printf("\r\n*** nRF7002 Ready for Wi-Fi Driver Porting! ***\r\n");
 8002d1e:	4849      	ldr	r0, [pc, #292]	@ (8002e44 <main+0x1a4>)
 8002d20:	f017 fd68 	bl	801a7f4 <puts>
 8002d24:	e002      	b.n	8002d2c <main+0x8c>
      } else {
          printf("\r\n*** Check hardware connections ***\r\n");
 8002d26:	4848      	ldr	r0, [pc, #288]	@ (8002e48 <main+0x1a8>)
 8002d28:	f017 fd64 	bl	801a7f4 <puts>
      }
  }

  printf("\r\n");
 8002d2c:	4847      	ldr	r0, [pc, #284]	@ (8002e4c <main+0x1ac>)
 8002d2e:	f017 fd61 	bl	801a7f4 <puts>


  setbuf(stdin, NULL);
 8002d32:	4b47      	ldr	r3, [pc, #284]	@ (8002e50 <main+0x1b0>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	2100      	movs	r1, #0
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f017 fd62 	bl	801a804 <setbuf>
  RegisterErrorCallback(MyErrorCallback);
 8002d40:	4844      	ldr	r0, [pc, #272]	@ (8002e54 <main+0x1b4>)
 8002d42:	f7fe fe5b 	bl	80019fc <RegisterErrorCallback>
//RegisterErrorCallback(MyErrorCallback_Msg);
//RegisterErrorCallback(MyErrorCallback_Code_Msg);
  LogFifo_Init();
 8002d46:	f7fe fea5 	bl	8001a94 <LogFifo_Init>
  DWT_Init();
 8002d4a:	f7fe fe03 	bl	8001954 <DWT_Init>

  Sensor_Init();
 8002d4e:	f000 fccd 	bl	80036ec <Sensor_Init>

  GPIO_WRITE_0(CAN2_STB_GPIO_Port, CAN2_STB_Pin);
 8002d52:	4b41      	ldr	r3, [pc, #260]	@ (8002e58 <main+0x1b8>)
 8002d54:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002d58:	619a      	str	r2, [r3, #24]
  FDCAN_Init();
 8002d5a:	f7ff fb33 	bl	80023c4 <FDCAN_Init>
  HAL_Delay(200);
 8002d5e:	20c8      	movs	r0, #200	@ 0xc8
 8002d60:	f002 fe94 	bl	8005a8c <HAL_Delay>

  HAL_ADCEx_LinearCalibration_FactorLoad(&hadc1);
 8002d64:	483d      	ldr	r0, [pc, #244]	@ (8002e5c <main+0x1bc>)
 8002d66:	f004 fdf1 	bl	800794c <HAL_ADCEx_LinearCalibration_FactorLoad>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002d6a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002d6e:	2100      	movs	r1, #0
 8002d70:	483a      	ldr	r0, [pc, #232]	@ (8002e5c <main+0x1bc>)
 8002d72:	f004 fccb 	bl	800770c <HAL_ADCEx_Calibration_Start>
  HAL_Delay(10);
 8002d76:	200a      	movs	r0, #10
 8002d78:	f002 fe88 	bl	8005a8c <HAL_Delay>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)buf_adc1, 6);
 8002d7c:	2206      	movs	r2, #6
 8002d7e:	4938      	ldr	r1, [pc, #224]	@ (8002e60 <main+0x1c0>)
 8002d80:	4836      	ldr	r0, [pc, #216]	@ (8002e5c <main+0x1bc>)
 8002d82:	f003 fbdb 	bl	800653c <HAL_ADC_Start_DMA>

  uint32_t target_hz = 100u;
 8002d86:	2364      	movs	r3, #100	@ 0x64
 8002d88:	61bb      	str	r3, [r7, #24]
  emc_profile_t profile = EMC_PROFILE_POWER_GATING;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	75fb      	strb	r3, [r7, #23]
//emc_profile_t profile = EMC_PROFILE_4WIRE_FAN;
  Fans6_Init(profile, target_hz);
 8002d8e:	7dfb      	ldrb	r3, [r7, #23]
 8002d90:	69b9      	ldr	r1, [r7, #24]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7ff f930 	bl	8001ff8 <Fans6_Init>
//Fan6_SetDuty(1u, 10.0f);

//HAL_TIM_Base_Start(&htim8);
  HAL_TIM_Base_Start_IT(&htim8);
 8002d98:	4832      	ldr	r0, [pc, #200]	@ (8002e64 <main+0x1c4>)
 8002d9a:	f00e ffd1 	bl	8011d40 <HAL_TIM_Base_Start_IT>

  // SMA    ( : 10ms)
  SMA_Init(10);
 8002d9e:	200a      	movs	r0, #10
 8002da0:	f001 f832 	bl	8003e08 <SMA_Init>

  // USART   
  Comm_Init(&huart3);
 8002da4:	4830      	ldr	r0, [pc, #192]	@ (8002e68 <main+0x1c8>)
 8002da6:	f7fe f845 	bl	8000e34 <Comm_Init>

  // UART    ( )
  HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002daa:	2201      	movs	r2, #1
 8002dac:	492f      	ldr	r1, [pc, #188]	@ (8002e6c <main+0x1cc>)
 8002dae:	482e      	ldr	r0, [pc, #184]	@ (8002e68 <main+0x1c8>)
 8002db0:	f010 fc38 	bl	8013624 <HAL_UART_Receive_IT>

  system.state_level = SYSTEM_GO;
 8002db4:	4b2e      	ldr	r3, [pc, #184]	@ (8002e70 <main+0x1d0>)
 8002db6:	2202      	movs	r2, #2
 8002db8:	701a      	strb	r2, [r3, #0]
  LED1_on;
 8002dba:	4b2e      	ldr	r3, [pc, #184]	@ (8002e74 <main+0x1d4>)
 8002dbc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002dc0:	619a      	str	r2, [r3, #24]

  // Send startup message via UART (proves TX works)
  const char *startup_msg = "\r\n=== SYSTEM READY - Commands enabled ===\r\n";
 8002dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8002e78 <main+0x1d8>)
 8002dc4:	613b      	str	r3, [r7, #16]
  HAL_UART_Transmit(&huart3, (uint8_t*)startup_msg, strlen(startup_msg), 100);
 8002dc6:	6938      	ldr	r0, [r7, #16]
 8002dc8:	f7fd fb02 	bl	80003d0 <strlen>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	2364      	movs	r3, #100	@ 0x64
 8002dd2:	6939      	ldr	r1, [r7, #16]
 8002dd4:	4824      	ldr	r0, [pc, #144]	@ (8002e68 <main+0x1c8>)
 8002dd6:	f010 facf 	bl	8013378 <HAL_UART_Transmit>
  SMA_SetPIDGains(CH_BICEPS_R, 2.5f, 0.3f, 0.05f);
#endif

  //     (CH4, CH5 -  L/R)
#if CH4_ENABLE
  SMA_SetMode(CH_WAIST_L, SMA_MODE_TEMP_CONTROL);
 8002dda:	2102      	movs	r1, #2
 8002ddc:	2004      	movs	r0, #4
 8002dde:	f001 f835 	bl	8003e4c <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_L, 20.0f);  //    20C
 8002de2:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002de6:	2004      	movs	r0, #4
 8002de8:	f001 f8dc 	bl	8003fa4 <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_L, 2.5f, 0.2f, 0.05f);
 8002dec:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 8002e7c <main+0x1dc>
 8002df0:	eddf 0a23 	vldr	s1, [pc, #140]	@ 8002e80 <main+0x1e0>
 8002df4:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002df8:	2004      	movs	r0, #4
 8002dfa:	f001 f973 	bl	80040e4 <SMA_SetPIDGains>
#endif

#if CH5_ENABLE
  SMA_SetMode(CH_WAIST_R, SMA_MODE_TEMP_CONTROL);
 8002dfe:	2102      	movs	r1, #2
 8002e00:	2005      	movs	r0, #5
 8002e02:	f001 f823 	bl	8003e4c <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_R, 20.0f);  //    20C
 8002e06:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002e0a:	2005      	movs	r0, #5
 8002e0c:	f001 f8ca 	bl	8003fa4 <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_R, 2.5f, 0.3f, 0.05f);
 8002e10:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 8002e7c <main+0x1dc>
 8002e14:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8002e84 <main+0x1e4>
 8002e18:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002e1c:	2005      	movs	r0, #5
 8002e1e:	f001 f961 	bl	80040e4 <SMA_SetPIDGains>
  // SMA_SetPIDGains(2, 3.0f, 0.05f, 0.3f);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002e22:	f013 f8b3 	bl	8015f8c <osKernelInitialize>
  MX_FREERTOS_Init();
 8002e26:	f7ff fb3d 	bl	80024a4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002e2a:	f013 f8d3 	bl	8015fd4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_check = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	60fb      	str	r3, [r7, #12]
  while (1)
 8002e32:	bf00      	nop
 8002e34:	e7fd      	b.n	8002e32 <main+0x192>
 8002e36:	bf00      	nop
 8002e38:	0801ec50 	.word	0x0801ec50
 8002e3c:	24002728 	.word	0x24002728
 8002e40:	0801ec84 	.word	0x0801ec84
 8002e44:	0801eca4 	.word	0x0801eca4
 8002e48:	0801ecd8 	.word	0x0801ecd8
 8002e4c:	0801ed00 	.word	0x0801ed00
 8002e50:	24000020 	.word	0x24000020
 8002e54:	08001a61 	.word	0x08001a61
 8002e58:	58020400 	.word	0x58020400
 8002e5c:	24000204 	.word	0x24000204
 8002e60:	240001dc 	.word	0x240001dc
 8002e64:	24002b98 	.word	0x24002b98
 8002e68:	24002c30 	.word	0x24002c30
 8002e6c:	24002720 	.word	0x24002720
 8002e70:	240025d0 	.word	0x240025d0
 8002e74:	58020c00 	.word	0x58020c00
 8002e78:	0801ed04 	.word	0x0801ed04
 8002e7c:	3d4ccccd 	.word	0x3d4ccccd
 8002e80:	3e4ccccd 	.word	0x3e4ccccd
 8002e84:	3e99999a 	.word	0x3e99999a

08002e88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b09c      	sub	sp, #112	@ 0x70
 8002e8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e92:	224c      	movs	r2, #76	@ 0x4c
 8002e94:	2100      	movs	r1, #0
 8002e96:	4618      	mov	r0, r3
 8002e98:	f017 ff0a 	bl	801acb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e9c:	1d3b      	adds	r3, r7, #4
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f017 ff04 	bl	801acb0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8002ea8:	2004      	movs	r0, #4
 8002eaa:	f00b fb09 	bl	800e4c0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002eae:	2300      	movs	r3, #0
 8002eb0:	603b      	str	r3, [r7, #0]
 8002eb2:	4b2b      	ldr	r3, [pc, #172]	@ (8002f60 <SystemClock_Config+0xd8>)
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8002f60 <SystemClock_Config+0xd8>)
 8002eb8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002ebc:	6193      	str	r3, [r2, #24]
 8002ebe:	4b28      	ldr	r3, [pc, #160]	@ (8002f60 <SystemClock_Config+0xd8>)
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002ec6:	603b      	str	r3, [r7, #0]
 8002ec8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002eca:	bf00      	nop
 8002ecc:	4b24      	ldr	r3, [pc, #144]	@ (8002f60 <SystemClock_Config+0xd8>)
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ed4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ed8:	d1f8      	bne.n	8002ecc <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002eda:	2301      	movs	r3, #1
 8002edc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ede:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ee8:	2302      	movs	r3, #2
 8002eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8002eec:	2303      	movs	r3, #3
 8002eee:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 62;
 8002ef0:	233e      	movs	r3, #62	@ 0x3e
 8002ef2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ef8:	2304      	movs	r3, #4
 8002efa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002efc:	2302      	movs	r3, #2
 8002efe:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002f00:	230c      	movs	r3, #12
 8002f02:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002f04:	2300      	movs	r3, #0
 8002f06:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8002f08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f12:	4618      	mov	r0, r3
 8002f14:	f00b fb2e 	bl	800e574 <HAL_RCC_OscConfig>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002f1e:	f000 f85f 	bl	8002fe0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f22:	233f      	movs	r3, #63	@ 0x3f
 8002f24:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f26:	2303      	movs	r3, #3
 8002f28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002f2e:	2308      	movs	r3, #8
 8002f30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002f32:	2340      	movs	r3, #64	@ 0x40
 8002f34:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002f36:	2340      	movs	r3, #64	@ 0x40
 8002f38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002f3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f3e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002f40:	2340      	movs	r3, #64	@ 0x40
 8002f42:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002f44:	1d3b      	adds	r3, r7, #4
 8002f46:	2103      	movs	r1, #3
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f00b feed 	bl	800ed28 <HAL_RCC_ClockConfig>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002f54:	f000 f844 	bl	8002fe0 <Error_Handler>
  }
}
 8002f58:	bf00      	nop
 8002f5a:	3770      	adds	r7, #112	@ 0x70
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	58024800 	.word	0x58024800

08002f64 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002f6a:	463b      	mov	r3, r7
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	605a      	str	r2, [r3, #4]
 8002f72:	609a      	str	r2, [r3, #8]
 8002f74:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002f76:	f004 fef3 	bl	8007d60 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002f82:	2300      	movs	r3, #0
 8002f84:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002f86:	231f      	movs	r3, #31
 8002f88:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002f8a:	2387      	movs	r3, #135	@ 0x87
 8002f8c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002f92:	2300      	movs	r3, #0
 8002f94:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002f96:	2301      	movs	r3, #1
 8002f98:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002fa6:	463b      	mov	r3, r7
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f004 ff11 	bl	8007dd0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002fae:	2004      	movs	r0, #4
 8002fb0:	f004 feee 	bl	8007d90 <HAL_MPU_Enable>

}
 8002fb4:	bf00      	nop
 8002fb6:	3710      	adds	r7, #16
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
//    if (telem_counter >= 5) {
//        telem_counter = 0;
//    }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a04      	ldr	r2, [pc, #16]	@ (8002fdc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d101      	bne.n	8002fd2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002fce:	f002 fd3d 	bl	8005a4c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002fd2:	bf00      	nop
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40001000 	.word	0x40001000

08002fe0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002fe4:	b672      	cpsid	i
}
 8002fe6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fe8:	bf00      	nop
 8002fea:	e7fd      	b.n	8002fe8 <Error_Handler+0x8>

08002fec <NRF70_Test_Init>:
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len);

/* ========== Public Functions ========== */

HAL_StatusTypeDef NRF70_Test_Init(OSPI_HandleTypeDef *hospi)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
    if (hospi == NULL) {
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <NRF70_Test_Init+0x12>
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e003      	b.n	8003006 <NRF70_Test_Init+0x1a>
    }

    nrf70_hospi = hospi;
 8002ffe:	4a05      	ldr	r2, [pc, #20]	@ (8003014 <NRF70_Test_Init+0x28>)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6013      	str	r3, [r2, #0]

    // OCTOSPI  MX_OCTOSPI1_Init() 
    //     

    return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	24002724 	.word	0x24002724

08003018 <NRF70_PowerOn>:

void NRF70_PowerOn(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
    // PC5 = WM_BUCK -> HIGH   
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_SET);
 800301c:	2201      	movs	r2, #1
 800301e:	2120      	movs	r1, #32
 8003020:	4803      	ldr	r0, [pc, #12]	@ (8003030 <NRF70_PowerOn+0x18>)
 8003022:	f009 f817 	bl	800c054 <HAL_GPIO_WritePin>

    //    ( 10ms,  50ms)
    HAL_Delay(50);
 8003026:	2032      	movs	r0, #50	@ 0x32
 8003028:	f002 fd30 	bl	8005a8c <HAL_Delay>
}
 800302c:	bf00      	nop
 800302e:	bd80      	pop	{r7, pc}
 8003030:	58020800 	.word	0x58020800

08003034 <NRF70_ReadSR0>:
{
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
}

HAL_StatusTypeDef NRF70_ReadSR0(uint8_t *value)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <NRF70_ReadSR0+0x12>
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e005      	b.n	8003052 <NRF70_ReadSR0+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR0, value, 1);
 8003046:	2201      	movs	r2, #1
 8003048:	6879      	ldr	r1, [r7, #4]
 800304a:	2005      	movs	r0, #5
 800304c:	f000 f960 	bl	8003310 <NRF70_SendCommand>
 8003050:	4603      	mov	r3, r0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <NRF70_ReadSR1>:

HAL_StatusTypeDef NRF70_ReadSR1(uint8_t *value)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b082      	sub	sp, #8
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d101      	bne.n	800306c <NRF70_ReadSR1+0x12>
        return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e005      	b.n	8003078 <NRF70_ReadSR1+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR1, value, 1);
 800306c:	2201      	movs	r2, #1
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	201f      	movs	r0, #31
 8003072:	f000 f94d 	bl	8003310 <NRF70_SendCommand>
 8003076:	4603      	mov	r3, r0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <NRF70_ReadSR2>:

HAL_StatusTypeDef NRF70_ReadSR2(uint8_t *value)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <NRF70_ReadSR2+0x12>
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e005      	b.n	800309e <NRF70_ReadSR2+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR2, value, 1);
 8003092:	2201      	movs	r2, #1
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	202f      	movs	r0, #47	@ 0x2f
 8003098:	f000 f93a 	bl	8003310 <NRF70_SendCommand>
 800309c:	4603      	mov	r3, r0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <NRF70_WriteSR2>:

HAL_StatusTypeDef NRF70_WriteSR2(uint8_t value)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b082      	sub	sp, #8
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	4603      	mov	r3, r0
 80030ae:	71fb      	strb	r3, [r7, #7]
    return NRF70_WriteCommand(NRF70_CMD_WRSR2, &value, 1);
 80030b0:	1dfb      	adds	r3, r7, #7
 80030b2:	2201      	movs	r2, #1
 80030b4:	4619      	mov	r1, r3
 80030b6:	203f      	movs	r0, #63	@ 0x3f
 80030b8:	f000 f98a 	bl	80033d0 <NRF70_WriteCommand>
 80030bc:	4603      	mov	r3, r0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
	...

080030c8 <NRF70_RunFullTest>:

bool NRF70_RunFullTest(NRF70_TestResult_t *result)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <NRF70_RunFullTest+0x12>
        return false;
 80030d6:	2300      	movs	r3, #0
 80030d8:	e07e      	b.n	80031d8 <NRF70_RunFullTest+0x110>
    }

    //  
    memset(result, 0, sizeof(NRF70_TestResult_t));
 80030da:	220c      	movs	r2, #12
 80030dc:	2100      	movs	r1, #0
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f017 fde6 	bl	801acb0 <memset>

    // QSPI  
    if (nrf70_hospi == NULL) {
 80030e4:	4b3e      	ldr	r3, [pc, #248]	@ (80031e0 <NRF70_RunFullTest+0x118>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d104      	bne.n	80030f6 <NRF70_RunFullTest+0x2e>
        result->qspi_init_ok = false;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	701a      	strb	r2, [r3, #0]
        return false;
 80030f2:	2300      	movs	r3, #0
 80030f4:	e070      	b.n	80031d8 <NRF70_RunFullTest+0x110>
    }
    result->qspi_init_ok = true;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	701a      	strb	r2, [r3, #0]

    //  
    NRF70_PowerOn();
 80030fc:	f7ff ff8c 	bl	8003018 <NRF70_PowerOn>

    // Test 1: RDSR0 
    HAL_StatusTypeDef status = NRF70_ReadSR0(&result->rdsr0_value);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3305      	adds	r3, #5
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff ff95 	bl	8003034 <NRF70_ReadSR0>
 800310a:	4603      	mov	r3, r0
 800310c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 800310e:	7bfb      	ldrb	r3, [r7, #15]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d106      	bne.n	8003122 <NRF70_RunFullTest+0x5a>
        result->rdsr0_ok = true;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	705a      	strb	r2, [r3, #1]
        // 0xFF 0x00    
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	795b      	ldrb	r3, [r3, #5]
 800311e:	2bff      	cmp	r3, #255	@ 0xff
 8003120:	e002      	b.n	8003128 <NRF70_RunFullTest+0x60>
            //  !
        }
    } else {
        result->error_code = status;
 8003122:	7bfa      	ldrb	r2, [r7, #15]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	609a      	str	r2, [r3, #8]
    }

    // Test 2: RDSR1  (RPU Awake )
    status = NRF70_ReadSR1(&result->rdsr1_value);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3306      	adds	r3, #6
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff ff94 	bl	800305a <NRF70_ReadSR1>
 8003132:	4603      	mov	r3, r0
 8003134:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8003136:	7bfb      	ldrb	r3, [r7, #15]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d10e      	bne.n	800315a <NRF70_RunFullTest+0x92>
        result->rdsr1_ok = true;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	709a      	strb	r2, [r3, #2]
        result->rpu_awake = (result->rdsr1_value & NRF70_RPU_AWAKE_BIT) != 0;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	799b      	ldrb	r3, [r3, #6]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	bf14      	ite	ne
 800314e:	2301      	movne	r3, #1
 8003150:	2300      	moveq	r3, #0
 8003152:	b2da      	uxtb	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	711a      	strb	r2, [r3, #4]
 8003158:	e002      	b.n	8003160 <NRF70_RunFullTest+0x98>
    } else {
        result->error_code = status;
 800315a:	7bfa      	ldrb	r2, [r7, #15]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	609a      	str	r2, [r3, #8]
    }

    // Test 3: RDSR2 
    status = NRF70_ReadSR2(&result->rdsr2_value);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3307      	adds	r3, #7
 8003164:	4618      	mov	r0, r3
 8003166:	f7ff ff8b 	bl	8003080 <NRF70_ReadSR2>
 800316a:	4603      	mov	r3, r0
 800316c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 800316e:	7bfb      	ldrb	r3, [r7, #15]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d103      	bne.n	800317c <NRF70_RunFullTest+0xb4>
        result->rdsr2_ok = true;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	70da      	strb	r2, [r3, #3]
 800317a:	e002      	b.n	8003182 <NRF70_RunFullTest+0xba>
    } else {
        result->error_code = status;
 800317c:	7bfa      	ldrb	r2, [r7, #15]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	609a      	str	r2, [r3, #8]
    }

    // Test 4: WRSR2 /  (Echo Test)
    // 0xAA     
    uint8_t test_pattern = 0xAA;
 8003182:	23aa      	movs	r3, #170	@ 0xaa
 8003184:	73bb      	strb	r3, [r7, #14]
    uint8_t read_back = 0;
 8003186:	2300      	movs	r3, #0
 8003188:	737b      	strb	r3, [r7, #13]

    status = NRF70_WriteSR2(test_pattern);
 800318a:	7bbb      	ldrb	r3, [r7, #14]
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff ff8a 	bl	80030a6 <NRF70_WriteSR2>
 8003192:	4603      	mov	r3, r0
 8003194:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8003196:	7bfb      	ldrb	r3, [r7, #15]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d10b      	bne.n	80031b4 <NRF70_RunFullTest+0xec>
        HAL_Delay(1);  //   
 800319c:	2001      	movs	r0, #1
 800319e:	f002 fc75 	bl	8005a8c <HAL_Delay>
        status = NRF70_ReadSR2(&read_back);
 80031a2:	f107 030d 	add.w	r3, r7, #13
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff ff6a 	bl	8003080 <NRF70_ReadSR2>
 80031ac:	4603      	mov	r3, r0
 80031ae:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK && read_back == test_pattern) {
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
 80031b2:	2b00      	cmp	r3, #0
            // Echo  !
        }
    }

    //    
    return (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	785b      	ldrb	r3, [r3, #1]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d009      	beq.n	80031d0 <NRF70_RunFullTest+0x108>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	789b      	ldrb	r3, [r3, #2]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d005      	beq.n	80031d0 <NRF70_RunFullTest+0x108>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	78db      	ldrb	r3, [r3, #3]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <NRF70_RunFullTest+0x108>
 80031cc:	2301      	movs	r3, #1
 80031ce:	e000      	b.n	80031d2 <NRF70_RunFullTest+0x10a>
 80031d0:	2300      	movs	r3, #0
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	b2db      	uxtb	r3, r3
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	24002724 	.word	0x24002724

080031e4 <NRF70_PrintTestResult>:

void NRF70_PrintTestResult(const NRF70_TestResult_t *result)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d06c      	beq.n	80032cc <NRF70_PrintTestResult+0xe8>
        return;
    }

    printf("\r\n========== nRF7002 (WM02C) Test Result ==========\r\n");
 80031f2:	4838      	ldr	r0, [pc, #224]	@ (80032d4 <NRF70_PrintTestResult+0xf0>)
 80031f4:	f017 fafe 	bl	801a7f4 <puts>
    printf("QSPI Init:    %s\r\n", result->qspi_init_ok ? "OK" : "FAIL");
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <NRF70_PrintTestResult+0x20>
 8003200:	4b35      	ldr	r3, [pc, #212]	@ (80032d8 <NRF70_PrintTestResult+0xf4>)
 8003202:	e000      	b.n	8003206 <NRF70_PrintTestResult+0x22>
 8003204:	4b35      	ldr	r3, [pc, #212]	@ (80032dc <NRF70_PrintTestResult+0xf8>)
 8003206:	4619      	mov	r1, r3
 8003208:	4835      	ldr	r0, [pc, #212]	@ (80032e0 <NRF70_PrintTestResult+0xfc>)
 800320a:	f017 fa8b 	bl	801a724 <iprintf>
    printf("RDSR0:        %s (0x%02X)\r\n", result->rdsr0_ok ? "OK" : "FAIL", result->rdsr0_value);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	785b      	ldrb	r3, [r3, #1]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <NRF70_PrintTestResult+0x36>
 8003216:	4930      	ldr	r1, [pc, #192]	@ (80032d8 <NRF70_PrintTestResult+0xf4>)
 8003218:	e000      	b.n	800321c <NRF70_PrintTestResult+0x38>
 800321a:	4930      	ldr	r1, [pc, #192]	@ (80032dc <NRF70_PrintTestResult+0xf8>)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	795b      	ldrb	r3, [r3, #5]
 8003220:	461a      	mov	r2, r3
 8003222:	4830      	ldr	r0, [pc, #192]	@ (80032e4 <NRF70_PrintTestResult+0x100>)
 8003224:	f017 fa7e 	bl	801a724 <iprintf>
    printf("RDSR1:        %s (0x%02X)\r\n", result->rdsr1_ok ? "OK" : "FAIL", result->rdsr1_value);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	789b      	ldrb	r3, [r3, #2]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <NRF70_PrintTestResult+0x50>
 8003230:	4929      	ldr	r1, [pc, #164]	@ (80032d8 <NRF70_PrintTestResult+0xf4>)
 8003232:	e000      	b.n	8003236 <NRF70_PrintTestResult+0x52>
 8003234:	4929      	ldr	r1, [pc, #164]	@ (80032dc <NRF70_PrintTestResult+0xf8>)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	799b      	ldrb	r3, [r3, #6]
 800323a:	461a      	mov	r2, r3
 800323c:	482a      	ldr	r0, [pc, #168]	@ (80032e8 <NRF70_PrintTestResult+0x104>)
 800323e:	f017 fa71 	bl	801a724 <iprintf>
    printf("RDSR2:        %s (0x%02X)\r\n", result->rdsr2_ok ? "OK" : "FAIL", result->rdsr2_value);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	78db      	ldrb	r3, [r3, #3]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <NRF70_PrintTestResult+0x6a>
 800324a:	4923      	ldr	r1, [pc, #140]	@ (80032d8 <NRF70_PrintTestResult+0xf4>)
 800324c:	e000      	b.n	8003250 <NRF70_PrintTestResult+0x6c>
 800324e:	4923      	ldr	r1, [pc, #140]	@ (80032dc <NRF70_PrintTestResult+0xf8>)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	79db      	ldrb	r3, [r3, #7]
 8003254:	461a      	mov	r2, r3
 8003256:	4825      	ldr	r0, [pc, #148]	@ (80032ec <NRF70_PrintTestResult+0x108>)
 8003258:	f017 fa64 	bl	801a724 <iprintf>
    printf("RPU Awake:    %s\r\n", result->rpu_awake ? "YES" : "NO");
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	791b      	ldrb	r3, [r3, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <NRF70_PrintTestResult+0x84>
 8003264:	4b22      	ldr	r3, [pc, #136]	@ (80032f0 <NRF70_PrintTestResult+0x10c>)
 8003266:	e000      	b.n	800326a <NRF70_PrintTestResult+0x86>
 8003268:	4b22      	ldr	r3, [pc, #136]	@ (80032f4 <NRF70_PrintTestResult+0x110>)
 800326a:	4619      	mov	r1, r3
 800326c:	4822      	ldr	r0, [pc, #136]	@ (80032f8 <NRF70_PrintTestResult+0x114>)
 800326e:	f017 fa59 	bl	801a724 <iprintf>

    if (result->error_code != 0) {
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d005      	beq.n	8003286 <NRF70_PrintTestResult+0xa2>
        printf("Error Code:   0x%08lX\r\n", result->error_code);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	4619      	mov	r1, r3
 8003280:	481e      	ldr	r0, [pc, #120]	@ (80032fc <NRF70_PrintTestResult+0x118>)
 8003282:	f017 fa4f 	bl	801a724 <iprintf>
    }

    //  
    if (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok) {
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	785b      	ldrb	r3, [r3, #1]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d017      	beq.n	80032be <NRF70_PrintTestResult+0xda>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	789b      	ldrb	r3, [r3, #2]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d013      	beq.n	80032be <NRF70_PrintTestResult+0xda>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	78db      	ldrb	r3, [r3, #3]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00f      	beq.n	80032be <NRF70_PrintTestResult+0xda>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	795b      	ldrb	r3, [r3, #5]
 80032a2:	2bff      	cmp	r3, #255	@ 0xff
 80032a4:	d007      	beq.n	80032b6 <NRF70_PrintTestResult+0xd2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	795b      	ldrb	r3, [r3, #5]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <NRF70_PrintTestResult+0xd2>
            printf("\r\n>>> nRF7002 ALIVE! Hardware OK! <<<\r\n");
 80032ae:	4814      	ldr	r0, [pc, #80]	@ (8003300 <NRF70_PrintTestResult+0x11c>)
 80032b0:	f017 faa0 	bl	801a7f4 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 80032b4:	e006      	b.n	80032c4 <NRF70_PrintTestResult+0xe0>
        } else {
            printf("\r\n>>> WARNING: Read all 0x00 or 0xFF - Check wiring <<<\r\n");
 80032b6:	4813      	ldr	r0, [pc, #76]	@ (8003304 <NRF70_PrintTestResult+0x120>)
 80032b8:	f017 fa9c 	bl	801a7f4 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 80032bc:	e002      	b.n	80032c4 <NRF70_PrintTestResult+0xe0>
        }
    } else {
        printf("\r\n>>> FAIL: QSPI communication error <<<\r\n");
 80032be:	4812      	ldr	r0, [pc, #72]	@ (8003308 <NRF70_PrintTestResult+0x124>)
 80032c0:	f017 fa98 	bl	801a7f4 <puts>
    }
    printf("=================================================\r\n");
 80032c4:	4811      	ldr	r0, [pc, #68]	@ (800330c <NRF70_PrintTestResult+0x128>)
 80032c6:	f017 fa95 	bl	801a7f4 <puts>
 80032ca:	e000      	b.n	80032ce <NRF70_PrintTestResult+0xea>
        return;
 80032cc:	bf00      	nop
}
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	0801ed30 	.word	0x0801ed30
 80032d8:	0801ed68 	.word	0x0801ed68
 80032dc:	0801ed6c 	.word	0x0801ed6c
 80032e0:	0801ed74 	.word	0x0801ed74
 80032e4:	0801ed88 	.word	0x0801ed88
 80032e8:	0801eda4 	.word	0x0801eda4
 80032ec:	0801edc0 	.word	0x0801edc0
 80032f0:	0801eddc 	.word	0x0801eddc
 80032f4:	0801ede0 	.word	0x0801ede0
 80032f8:	0801ede4 	.word	0x0801ede4
 80032fc:	0801edf8 	.word	0x0801edf8
 8003300:	0801ee10 	.word	0x0801ee10
 8003304:	0801ee38 	.word	0x0801ee38
 8003308:	0801ee74 	.word	0x0801ee74
 800330c:	0801eea0 	.word	0x0801eea0

08003310 <NRF70_SendCommand>:
/**
 * @brief OCTOSPI  nRF7002     
 * @note nRF7002  SPI  1-line  
 */
static HAL_StatusTypeDef NRF70_SendCommand(uint8_t cmd, uint8_t *rx_data, uint32_t rx_len)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b09a      	sub	sp, #104	@ 0x68
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
 800331c:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || rx_data == NULL) {
 800331e:	4b2b      	ldr	r3, [pc, #172]	@ (80033cc <NRF70_SendCommand+0xbc>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d002      	beq.n	800332c <NRF70_SendCommand+0x1c>
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d101      	bne.n	8003330 <NRF70_SendCommand+0x20>
        return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e048      	b.n	80033c2 <NRF70_SendCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 8003330:	f107 0314 	add.w	r3, r7, #20
 8003334:	2250      	movs	r2, #80	@ 0x50
 8003336:	2100      	movs	r1, #0
 8003338:	4618      	mov	r0, r3
 800333a:	f017 fcb9 	bl	801acb0 <memset>

    // nRF7002 SPI  
    //  1-line SPI  
    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800333e:	2300      	movs	r3, #0
 8003340:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8003342:	2300      	movs	r3, #0
 8003344:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 8003346:	7bfb      	ldrb	r3, [r7, #15]
 8003348:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800334a:	2301      	movs	r3, #1
 800334c:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800334e:	2300      	movs	r3, #0
 8003350:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8003352:	2300      	movs	r3, #0
 8003354:	62bb      	str	r3, [r7, #40]	@ 0x28

    //   (Status Register   )
    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8003356:	2300      	movs	r3, #0
 8003358:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 800335a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800335e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8003360:	2300      	movs	r3, #0
 8003362:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Alternate bytes 
    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8003364:	2300      	movs	r3, #0
 8003366:	643b      	str	r3, [r7, #64]	@ 0x40

    //    (Status Register )
    sCommand.DummyCycles        = 0;
 8003368:	2300      	movs	r3, #0
 800336a:	65bb      	str	r3, [r7, #88]	@ 0x58

    //  
    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800336c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003370:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8003372:	2300      	movs	r3, #0
 8003374:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = rx_len;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800337a:	2300      	movs	r3, #0
 800337c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800337e:	2300      	movs	r3, #0
 8003380:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003382:	4b12      	ldr	r3, [pc, #72]	@ (80033cc <NRF70_SendCommand+0xbc>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f107 0114 	add.w	r1, r7, #20
 800338a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800338e:	4618      	mov	r0, r3
 8003390:	f009 ff00 	bl	800d194 <HAL_OSPI_Command>
 8003394:	4603      	mov	r3, r0
 8003396:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 800339a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <NRF70_SendCommand+0x98>
        return status;
 80033a2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80033a6:	e00c      	b.n	80033c2 <NRF70_SendCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Receive(nrf70_hospi, rx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80033a8:	4b08      	ldr	r3, [pc, #32]	@ (80033cc <NRF70_SendCommand+0xbc>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033b0:	68b9      	ldr	r1, [r7, #8]
 80033b2:	4618      	mov	r0, r3
 80033b4:	f009 ffee 	bl	800d394 <HAL_OSPI_Receive>
 80033b8:	4603      	mov	r3, r0
 80033ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 80033be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3768      	adds	r7, #104	@ 0x68
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	24002724 	.word	0x24002724

080033d0 <NRF70_WriteCommand>:

/**
 * @brief OCTOSPI  nRF7002   
 */
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b09a      	sub	sp, #104	@ 0x68
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	4603      	mov	r3, r0
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
 80033dc:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || tx_data == NULL) {
 80033de:	4b2b      	ldr	r3, [pc, #172]	@ (800348c <NRF70_WriteCommand+0xbc>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d002      	beq.n	80033ec <NRF70_WriteCommand+0x1c>
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d101      	bne.n	80033f0 <NRF70_WriteCommand+0x20>
        return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e048      	b.n	8003482 <NRF70_WriteCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 80033f0:	f107 0314 	add.w	r3, r7, #20
 80033f4:	2250      	movs	r2, #80	@ 0x50
 80033f6:	2100      	movs	r1, #0
 80033f8:	4618      	mov	r0, r3
 80033fa:	f017 fc59 	bl	801acb0 <memset>

    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8003402:	2300      	movs	r3, #0
 8003404:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 8003406:	7bfb      	ldrb	r3, [r7, #15]
 8003408:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800340a:	2301      	movs	r3, #1
 800340c:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800340e:	2300      	movs	r3, #0
 8003410:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8003412:	2300      	movs	r3, #0
 8003414:	62bb      	str	r3, [r7, #40]	@ 0x28

    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8003416:	2300      	movs	r3, #0
 8003418:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 800341a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800341e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8003420:	2300      	movs	r3, #0
 8003422:	63bb      	str	r3, [r7, #56]	@ 0x38

    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8003424:	2300      	movs	r3, #0
 8003426:	643b      	str	r3, [r7, #64]	@ 0x40

    sCommand.DummyCycles        = 0;
 8003428:	2300      	movs	r3, #0
 800342a:	65bb      	str	r3, [r7, #88]	@ 0x58

    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800342c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003430:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8003432:	2300      	movs	r3, #0
 8003434:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = tx_len;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800343a:	2300      	movs	r3, #0
 800343c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800343e:	2300      	movs	r3, #0
 8003440:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003442:	4b12      	ldr	r3, [pc, #72]	@ (800348c <NRF70_WriteCommand+0xbc>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f107 0114 	add.w	r1, r7, #20
 800344a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800344e:	4618      	mov	r0, r3
 8003450:	f009 fea0 	bl	800d194 <HAL_OSPI_Command>
 8003454:	4603      	mov	r3, r0
 8003456:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 800345a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <NRF70_WriteCommand+0x98>
        return status;
 8003462:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003466:	e00c      	b.n	8003482 <NRF70_WriteCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Transmit(nrf70_hospi, tx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003468:	4b08      	ldr	r3, [pc, #32]	@ (800348c <NRF70_WriteCommand+0xbc>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003470:	68b9      	ldr	r1, [r7, #8]
 8003472:	4618      	mov	r0, r3
 8003474:	f009 ff1b 	bl	800d2ae <HAL_OSPI_Transmit>
 8003478:	4603      	mov	r3, r0
 800347a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 800347e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8003482:	4618      	mov	r0, r3
 8003484:	3768      	adds	r7, #104	@ 0x68
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	24002724 	.word	0x24002724

08003490 <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8003496:	463b      	mov	r3, r7
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	60da      	str	r2, [r3, #12]
 80034a2:	611a      	str	r2, [r3, #16]
 80034a4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 80034a6:	4b27      	ldr	r3, [pc, #156]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034a8:	4a27      	ldr	r2, [pc, #156]	@ (8003548 <MX_OCTOSPI1_Init+0xb8>)
 80034aa:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80034ac:	4b25      	ldr	r3, [pc, #148]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034ae:	2201      	movs	r2, #1
 80034b0:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80034b2:	4b24      	ldr	r3, [pc, #144]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 80034b8:	4b22      	ldr	r3, [pc, #136]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80034be:	4b21      	ldr	r3, [pc, #132]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034c0:	2220      	movs	r2, #32
 80034c2:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80034c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034c6:	2201      	movs	r2, #1
 80034c8:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80034ca:	4b1e      	ldr	r3, [pc, #120]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80034d0:	4b1c      	ldr	r3, [pc, #112]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 80034d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034d8:	2200      	movs	r2, #0
 80034da:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 63;
 80034dc:	4b19      	ldr	r3, [pc, #100]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034de:	223f      	movs	r2, #63	@ 0x3f
 80034e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80034e2:	4b18      	ldr	r3, [pc, #96]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80034e8:	4b16      	ldr	r3, [pc, #88]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 80034ee:	4b15      	ldr	r3, [pc, #84]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80034f4:	4b13      	ldr	r3, [pc, #76]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034f6:	2208      	movs	r2, #8
 80034f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 80034fa:	4b12      	ldr	r3, [pc, #72]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 8003500:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 8003502:	2200      	movs	r2, #0
 8003504:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8003506:	480f      	ldr	r0, [pc, #60]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 8003508:	f009 fc46 	bl	800cd98 <HAL_OSPI_Init>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 8003512:	f7ff fd65 	bl	8002fe0 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8003516:	2301      	movs	r3, #1
 8003518:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 800351a:	2301      	movs	r3, #1
 800351c:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 800351e:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8003522:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003524:	463b      	mov	r3, r7
 8003526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800352a:	4619      	mov	r1, r3
 800352c:	4805      	ldr	r0, [pc, #20]	@ (8003544 <MX_OCTOSPI1_Init+0xb4>)
 800352e:	f00a f833 	bl	800d598 <HAL_OSPIM_Config>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d001      	beq.n	800353c <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 8003538:	f7ff fd52 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 800353c:	bf00      	nop
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	24002728 	.word	0x24002728
 8003548:	52005000 	.word	0x52005000

0800354c <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b0ba      	sub	sp, #232	@ 0xe8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003554:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]
 800355c:	605a      	str	r2, [r3, #4]
 800355e:	609a      	str	r2, [r3, #8]
 8003560:	60da      	str	r2, [r3, #12]
 8003562:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003564:	f107 0318 	add.w	r3, r7, #24
 8003568:	22b8      	movs	r2, #184	@ 0xb8
 800356a:	2100      	movs	r1, #0
 800356c:	4618      	mov	r0, r3
 800356e:	f017 fb9f 	bl	801acb0 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a59      	ldr	r2, [pc, #356]	@ (80036dc <HAL_OSPI_MspInit+0x190>)
 8003578:	4293      	cmp	r3, r2
 800357a:	f040 80ab 	bne.w	80036d4 <HAL_OSPI_MspInit+0x188>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800357e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003582:	f04f 0300 	mov.w	r3, #0
 8003586:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_D1HCLK;
 800358a:	2300      	movs	r3, #0
 800358c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800358e:	f107 0318 	add.w	r3, r7, #24
 8003592:	4618      	mov	r0, r3
 8003594:	f00b ff96 	bl	800f4c4 <HAL_RCCEx_PeriphCLKConfig>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <HAL_OSPI_MspInit+0x56>
    {
      Error_Handler();
 800359e:	f7ff fd1f 	bl	8002fe0 <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 80035a2:	4b4f      	ldr	r3, [pc, #316]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035a4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035a8:	4a4d      	ldr	r2, [pc, #308]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80035ae:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80035b2:	4b4b      	ldr	r3, [pc, #300]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035b4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80035c0:	4b47      	ldr	r3, [pc, #284]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035c6:	4a46      	ldr	r2, [pc, #280]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80035d0:	4b43      	ldr	r3, [pc, #268]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035da:	613b      	str	r3, [r7, #16]
 80035dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035de:	4b40      	ldr	r3, [pc, #256]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035e4:	4a3e      	ldr	r2, [pc, #248]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035e6:	f043 0301 	orr.w	r3, r3, #1
 80035ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035ee:	4b3c      	ldr	r3, [pc, #240]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035fc:	4b38      	ldr	r3, [pc, #224]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 80035fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003602:	4a37      	ldr	r2, [pc, #220]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 8003604:	f043 0302 	orr.w	r3, r3, #2
 8003608:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800360c:	4b34      	ldr	r3, [pc, #208]	@ (80036e0 <HAL_OSPI_MspInit+0x194>)
 800360e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	60bb      	str	r3, [r7, #8]
 8003618:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PB2     ------> OCTOSPIM_P1_CLK
    PB10     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800361a:	2340      	movs	r3, #64	@ 0x40
 800361c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003620:	2302      	movs	r3, #2
 8003622:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003626:	2300      	movs	r3, #0
 8003628:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800362c:	2303      	movs	r3, #3
 800362e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 8003632:	2306      	movs	r3, #6
 8003634:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003638:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800363c:	4619      	mov	r1, r3
 800363e:	4829      	ldr	r0, [pc, #164]	@ (80036e4 <HAL_OSPI_MspInit+0x198>)
 8003640:	f008 fb60 	bl	800bd04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003644:	2380      	movs	r3, #128	@ 0x80
 8003646:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800364a:	2302      	movs	r3, #2
 800364c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003650:	2300      	movs	r3, #0
 8003652:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003656:	2303      	movs	r3, #3
 8003658:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 800365c:	230a      	movs	r3, #10
 800365e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003662:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003666:	4619      	mov	r1, r3
 8003668:	481e      	ldr	r0, [pc, #120]	@ (80036e4 <HAL_OSPI_MspInit+0x198>)
 800366a:	f008 fb4b 	bl	800bd04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800366e:	2303      	movs	r3, #3
 8003670:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003674:	2302      	movs	r3, #2
 8003676:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367a:	2300      	movs	r3, #0
 800367c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003680:	2303      	movs	r3, #3
 8003682:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 8003686:	2304      	movs	r3, #4
 8003688:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800368c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003690:	4619      	mov	r1, r3
 8003692:	4815      	ldr	r0, [pc, #84]	@ (80036e8 <HAL_OSPI_MspInit+0x19c>)
 8003694:	f008 fb36 	bl	800bd04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8003698:	f240 4304 	movw	r3, #1028	@ 0x404
 800369c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a0:	2302      	movs	r3, #2
 80036a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a6:	2300      	movs	r3, #0
 80036a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036ac:	2303      	movs	r3, #3
 80036ae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 80036b2:	2309      	movs	r3, #9
 80036b4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036b8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80036bc:	4619      	mov	r1, r3
 80036be:	480a      	ldr	r0, [pc, #40]	@ (80036e8 <HAL_OSPI_MspInit+0x19c>)
 80036c0:	f008 fb20 	bl	800bd04 <HAL_GPIO_Init>

    /* OCTOSPI1 interrupt Init */
    HAL_NVIC_SetPriority(OCTOSPI1_IRQn, 5, 0);
 80036c4:	2200      	movs	r2, #0
 80036c6:	2105      	movs	r1, #5
 80036c8:	205c      	movs	r0, #92	@ 0x5c
 80036ca:	f004 fb21 	bl	8007d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OCTOSPI1_IRQn);
 80036ce:	205c      	movs	r0, #92	@ 0x5c
 80036d0:	f004 fb38 	bl	8007d44 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 80036d4:	bf00      	nop
 80036d6:	37e8      	adds	r7, #232	@ 0xe8
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	52005000 	.word	0x52005000
 80036e0:	58024400 	.word	0x58024400
 80036e4:	58020000 	.word	0x58020000
 80036e8:	58020400 	.word	0x58020400

080036ec <Sensor_Init>:
static float apply_moving_average_filter(uint8_t ch, float new_temp);

/* ========== Public Functions ========== */

void Sensor_Init(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
    memset(&sensor_data, 0, sizeof(SensorData_t));
 80036f2:	226c      	movs	r2, #108	@ 0x6c
 80036f4:	2100      	movs	r1, #0
 80036f6:	481b      	ldr	r0, [pc, #108]	@ (8003764 <Sensor_Init+0x78>)
 80036f8:	f017 fada 	bl	801acb0 <memset>

    //     ( )
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 80036fc:	2300      	movs	r3, #0
 80036fe:	71fb      	strb	r3, [r7, #7]
 8003700:	e008      	b.n	8003714 <Sensor_Init+0x28>
        sensor_data.adc.sensor_fault[i] = 0;
 8003702:	79fb      	ldrb	r3, [r7, #7]
 8003704:	4a17      	ldr	r2, [pc, #92]	@ (8003764 <Sensor_Init+0x78>)
 8003706:	4413      	add	r3, r2
 8003708:	2200      	movs	r2, #0
 800370a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	3301      	adds	r3, #1
 8003712:	71fb      	strb	r3, [r7, #7]
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	2b05      	cmp	r3, #5
 8003718:	d9f3      	bls.n	8003702 <Sensor_Init+0x16>
    }

    //    
    memset(temp_filter_buffer, 0, sizeof(temp_filter_buffer));
 800371a:	2260      	movs	r2, #96	@ 0x60
 800371c:	2100      	movs	r1, #0
 800371e:	4812      	ldr	r0, [pc, #72]	@ (8003768 <Sensor_Init+0x7c>)
 8003720:	f017 fac6 	bl	801acb0 <memset>
    memset(temp_filter_index, 0, sizeof(temp_filter_index));
 8003724:	2206      	movs	r2, #6
 8003726:	2100      	movs	r1, #0
 8003728:	4810      	ldr	r0, [pc, #64]	@ (800376c <Sensor_Init+0x80>)
 800372a:	f017 fac1 	bl	801acb0 <memset>
    memset(temp_filter_filled, 0, sizeof(temp_filter_filled));
 800372e:	2206      	movs	r2, #6
 8003730:	2100      	movs	r1, #0
 8003732:	480f      	ldr	r0, [pc, #60]	@ (8003770 <Sensor_Init+0x84>)
 8003734:	f017 fabc 	bl	801acb0 <memset>
    memset(temp_last_valid, 0, sizeof(temp_last_valid));
 8003738:	2218      	movs	r2, #24
 800373a:	2100      	movs	r1, #0
 800373c:	480d      	ldr	r0, [pc, #52]	@ (8003774 <Sensor_Init+0x88>)
 800373e:	f017 fab7 	bl	801acb0 <memset>

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 8003742:	f002 f997 	bl	8005a74 <HAL_GetTick>
 8003746:	4603      	mov	r3, r0
 8003748:	4a06      	ldr	r2, [pc, #24]	@ (8003764 <Sensor_Init+0x78>)
 800374a:	6193      	str	r3, [r2, #24]
    sensor_data.adc.timestamp = HAL_GetTick();
 800374c:	f002 f992 	bl	8005a74 <HAL_GetTick>
 8003750:	4603      	mov	r3, r0
 8003752:	4a04      	ldr	r2, [pc, #16]	@ (8003764 <Sensor_Init+0x78>)
 8003754:	6653      	str	r3, [r2, #100]	@ 0x64
    sensor_data.adc.update_count = 0;
 8003756:	4b03      	ldr	r3, [pc, #12]	@ (8003764 <Sensor_Init+0x78>)
 8003758:	2200      	movs	r2, #0
 800375a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800375c:	bf00      	nop
 800375e:	3708      	adds	r7, #8
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	24002784 	.word	0x24002784
 8003768:	240027f0 	.word	0x240027f0
 800376c:	24002850 	.word	0x24002850
 8003770:	24002858 	.word	0x24002858
 8003774:	24002860 	.word	0x24002860

08003778 <Sensor_UpdateCAN>:
 * @brief CAN   
 * @note ISR(FDCAN RX)  - mutex  
 * @note []   
 */
int32_t Sensor_UpdateCAN(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08a      	sub	sp, #40	@ 0x28
 800377c:	af02      	add	r7, sp, #8
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
    if (rx_header == NULL || rx_data == NULL) {
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d002      	beq.n	800378e <Sensor_UpdateCAN+0x16>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10a      	bne.n	80037a4 <Sensor_UpdateCAN+0x2c>
        REPORT_ERROR_MSG("NULL pointer");
 800378e:	4b64      	ldr	r3, [pc, #400]	@ (8003920 <Sensor_UpdateCAN+0x1a8>)
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	2300      	movs	r3, #0
 8003794:	223d      	movs	r2, #61	@ 0x3d
 8003796:	4963      	ldr	r1, [pc, #396]	@ (8003924 <Sensor_UpdateCAN+0x1ac>)
 8003798:	4863      	ldr	r0, [pc, #396]	@ (8003928 <Sensor_UpdateCAN+0x1b0>)
 800379a:	f7fe f93f 	bl	8001a1c <ReportError>
        return -1;
 800379e:	f04f 33ff 	mov.w	r3, #4294967295
 80037a2:	e0b9      	b.n	8003918 <Sensor_UpdateCAN+0x1a0>
    }

    //    (8 )
    if (rx_header->DataLength != FDCAN_DLC_BYTES_8) {
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d00a      	beq.n	80037c2 <Sensor_UpdateCAN+0x4a>
        REPORT_ERROR_MSG("Invalid CAN data length");
 80037ac:	4b5f      	ldr	r3, [pc, #380]	@ (800392c <Sensor_UpdateCAN+0x1b4>)
 80037ae:	9300      	str	r3, [sp, #0]
 80037b0:	2300      	movs	r3, #0
 80037b2:	2243      	movs	r2, #67	@ 0x43
 80037b4:	495b      	ldr	r1, [pc, #364]	@ (8003924 <Sensor_UpdateCAN+0x1ac>)
 80037b6:	485c      	ldr	r0, [pc, #368]	@ (8003928 <Sensor_UpdateCAN+0x1b0>)
 80037b8:	f7fe f930 	bl	8001a1c <ReportError>
        return -1;
 80037bc:	f04f 33ff 	mov.w	r3, #4294967295
 80037c0:	e0aa      	b.n	8003918 <Sensor_UpdateCAN+0x1a0>
    }

    uint32_t can_id = rx_header->Identifier;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037c8:	f3ef 8310 	mrs	r3, PRIMASK
 80037cc:	617b      	str	r3, [r7, #20]
  return(result);
 80037ce:	697b      	ldr	r3, [r7, #20]

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 80037d0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 80037d2:	b672      	cpsid	i
}
 80037d4:	bf00      	nop
    __disable_irq();

    switch (can_id) {
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	2b03      	cmp	r3, #3
 80037da:	d05e      	beq.n	800389a <Sensor_UpdateCAN+0x122>
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	2b03      	cmp	r3, #3
 80037e0:	f200 8085 	bhi.w	80038ee <Sensor_UpdateCAN+0x176>
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d003      	beq.n	80037f2 <Sensor_UpdateCAN+0x7a>
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d02a      	beq.n	8003846 <Sensor_UpdateCAN+0xce>
 80037f0:	e07d      	b.n	80038ee <Sensor_UpdateCAN+0x176>
        case CAN_ID_PWR_FOREARM:
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 80037f2:	6838      	ldr	r0, [r7, #0]
 80037f4:	f000 f958 	bl	8003aa8 <u16le>
 80037f8:	4603      	mov	r3, r0
 80037fa:	461a      	mov	r2, r3
 80037fc:	4b4c      	ldr	r3, [pc, #304]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 80037fe:	811a      	strh	r2, [r3, #8]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_L]     = u16le(&rx_data[2]);
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	3302      	adds	r3, #2
 8003804:	4618      	mov	r0, r3
 8003806:	f000 f94f 	bl	8003aa8 <u16le>
 800380a:	4603      	mov	r3, r0
 800380c:	461a      	mov	r2, r3
 800380e:	4b48      	ldr	r3, [pc, #288]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003810:	801a      	strh	r2, [r3, #0]
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_R] = u16le(&rx_data[4]);
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	3304      	adds	r3, #4
 8003816:	4618      	mov	r0, r3
 8003818:	f000 f946 	bl	8003aa8 <u16le>
 800381c:	4603      	mov	r3, r0
 800381e:	461a      	mov	r2, r3
 8003820:	4b43      	ldr	r3, [pc, #268]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003822:	815a      	strh	r2, [r3, #10]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_R]     = u16le(&rx_data[6]);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	3306      	adds	r3, #6
 8003828:	4618      	mov	r0, r3
 800382a:	f000 f93d 	bl	8003aa8 <u16le>
 800382e:	4603      	mov	r3, r0
 8003830:	461a      	mov	r2, r3
 8003832:	4b3f      	ldr	r3, [pc, #252]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003834:	805a      	strh	r2, [r3, #2]
            sensor_data.can.valid_flag |= (1U << 0);
 8003836:	4b3e      	ldr	r3, [pc, #248]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003838:	7f1b      	ldrb	r3, [r3, #28]
 800383a:	f043 0301 	orr.w	r3, r3, #1
 800383e:	b2da      	uxtb	r2, r3
 8003840:	4b3b      	ldr	r3, [pc, #236]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003842:	771a      	strb	r2, [r3, #28]
            break;
 8003844:	e05c      	b.n	8003900 <Sensor_UpdateCAN+0x188>

        case CAN_ID_PWR_BICEPS:
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_L] = u16le(&rx_data[0]);
 8003846:	6838      	ldr	r0, [r7, #0]
 8003848:	f000 f92e 	bl	8003aa8 <u16le>
 800384c:	4603      	mov	r3, r0
 800384e:	461a      	mov	r2, r3
 8003850:	4b37      	ldr	r3, [pc, #220]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003852:	819a      	strh	r2, [r3, #12]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_L]     = u16le(&rx_data[2]);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	3302      	adds	r3, #2
 8003858:	4618      	mov	r0, r3
 800385a:	f000 f925 	bl	8003aa8 <u16le>
 800385e:	4603      	mov	r3, r0
 8003860:	461a      	mov	r2, r3
 8003862:	4b33      	ldr	r3, [pc, #204]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003864:	809a      	strh	r2, [r3, #4]
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_R] = u16le(&rx_data[4]);
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	3304      	adds	r3, #4
 800386a:	4618      	mov	r0, r3
 800386c:	f000 f91c 	bl	8003aa8 <u16le>
 8003870:	4603      	mov	r3, r0
 8003872:	461a      	mov	r2, r3
 8003874:	4b2e      	ldr	r3, [pc, #184]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003876:	81da      	strh	r2, [r3, #14]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_R]     = u16le(&rx_data[6]);
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	3306      	adds	r3, #6
 800387c:	4618      	mov	r0, r3
 800387e:	f000 f913 	bl	8003aa8 <u16le>
 8003882:	4603      	mov	r3, r0
 8003884:	461a      	mov	r2, r3
 8003886:	4b2a      	ldr	r3, [pc, #168]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003888:	80da      	strh	r2, [r3, #6]
            sensor_data.can.valid_flag |= (1U << 1);
 800388a:	4b29      	ldr	r3, [pc, #164]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 800388c:	7f1b      	ldrb	r3, [r3, #28]
 800388e:	f043 0302 	orr.w	r3, r3, #2
 8003892:	b2da      	uxtb	r2, r3
 8003894:	4b26      	ldr	r3, [pc, #152]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003896:	771a      	strb	r2, [r3, #28]
            break;
 8003898:	e032      	b.n	8003900 <Sensor_UpdateCAN+0x188>

        case CAN_ID_PWR_CAP:
            sensor_data.can.cap[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 800389a:	6838      	ldr	r0, [r7, #0]
 800389c:	f000 f904 	bl	8003aa8 <u16le>
 80038a0:	4603      	mov	r3, r0
 80038a2:	461a      	mov	r2, r3
 80038a4:	4b22      	ldr	r3, [pc, #136]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 80038a6:	821a      	strh	r2, [r3, #16]
            sensor_data.can.cap[SENSOR_CH_FOREARM_R] = u16le(&rx_data[2]);
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	3302      	adds	r3, #2
 80038ac:	4618      	mov	r0, r3
 80038ae:	f000 f8fb 	bl	8003aa8 <u16le>
 80038b2:	4603      	mov	r3, r0
 80038b4:	461a      	mov	r2, r3
 80038b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 80038b8:	825a      	strh	r2, [r3, #18]
            sensor_data.can.cap[SENSOR_CH_BICEPS_L]  = u16le(&rx_data[4]);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	3304      	adds	r3, #4
 80038be:	4618      	mov	r0, r3
 80038c0:	f000 f8f2 	bl	8003aa8 <u16le>
 80038c4:	4603      	mov	r3, r0
 80038c6:	461a      	mov	r2, r3
 80038c8:	4b19      	ldr	r3, [pc, #100]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 80038ca:	829a      	strh	r2, [r3, #20]
            sensor_data.can.cap[SENSOR_CH_BICEPS_R]  = u16le(&rx_data[6]);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	3306      	adds	r3, #6
 80038d0:	4618      	mov	r0, r3
 80038d2:	f000 f8e9 	bl	8003aa8 <u16le>
 80038d6:	4603      	mov	r3, r0
 80038d8:	461a      	mov	r2, r3
 80038da:	4b15      	ldr	r3, [pc, #84]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 80038dc:	82da      	strh	r2, [r3, #22]
            sensor_data.can.valid_flag |= (1U << 2);
 80038de:	4b14      	ldr	r3, [pc, #80]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 80038e0:	7f1b      	ldrb	r3, [r3, #28]
 80038e2:	f043 0304 	orr.w	r3, r3, #4
 80038e6:	b2da      	uxtb	r2, r3
 80038e8:	4b11      	ldr	r3, [pc, #68]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 80038ea:	771a      	strb	r2, [r3, #28]
            break;
 80038ec:	e008      	b.n	8003900 <Sensor_UpdateCAN+0x188>
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	bf00      	nop

        default:
            // []    
            __set_PRIMASK(primask);
            return -1;  //    CAN ID
 80038fa:	f04f 33ff 	mov.w	r3, #4294967295
 80038fe:	e00b      	b.n	8003918 <Sensor_UpdateCAN+0x1a0>
    }

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 8003900:	f002 f8b8 	bl	8005a74 <HAL_GetTick>
 8003904:	4603      	mov	r3, r0
 8003906:	4a0a      	ldr	r2, [pc, #40]	@ (8003930 <Sensor_UpdateCAN+0x1b8>)
 8003908:	6193      	str	r3, [r2, #24]
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f383 8810 	msr	PRIMASK, r3
}
 8003914:	bf00      	nop

    // [] Critical Section  -  
    __set_PRIMASK(primask);

    return 0;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3720      	adds	r7, #32
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	0801eeec 	.word	0x0801eeec
 8003924:	0801eed4 	.word	0x0801eed4
 8003928:	0801f2e0 	.word	0x0801f2e0
 800392c:	0801eefc 	.word	0x0801eefc
 8003930:	24002784 	.word	0x24002784

08003934 <Sensor_UpdateADC>:
 * @brief ADC   
 * @note ISR(DMA Complete)  - mutex  
 * @note []   
 */
void Sensor_UpdateADC(volatile uint16_t *adc_buffer)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b08c      	sub	sp, #48	@ 0x30
 8003938:	af02      	add	r7, sp, #8
 800393a:	6078      	str	r0, [r7, #4]
    if (adc_buffer == NULL) {
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d108      	bne.n	8003954 <Sensor_UpdateADC+0x20>
        REPORT_ERROR_MSG("NULL ADC buffer");
 8003942:	4b3a      	ldr	r3, [pc, #232]	@ (8003a2c <Sensor_UpdateADC+0xf8>)
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	2300      	movs	r3, #0
 8003948:	227d      	movs	r2, #125	@ 0x7d
 800394a:	4939      	ldr	r1, [pc, #228]	@ (8003a30 <Sensor_UpdateADC+0xfc>)
 800394c:	4839      	ldr	r0, [pc, #228]	@ (8003a34 <Sensor_UpdateADC+0x100>)
 800394e:	f7fe f865 	bl	8001a1c <ReportError>
        return;
 8003952:	e067      	b.n	8003a24 <Sensor_UpdateADC+0xf0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003954:	f3ef 8310 	mrs	r3, PRIMASK
 8003958:	613b      	str	r3, [r7, #16]
  return(result);
 800395a:	693b      	ldr	r3, [r7, #16]
    }

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 800395c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800395e:	b672      	cpsid	i
}
 8003960:	bf00      	nop
    __disable_irq();

    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003962:	2300      	movs	r3, #0
 8003964:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003968:	e048      	b.n	80039fc <Sensor_UpdateADC+0xc8>
        // Raw  
        sensor_data.adc.raw[i] = adc_buffer[i];
 800396a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	441a      	add	r2, r3
 8003974:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003978:	8812      	ldrh	r2, [r2, #0]
 800397a:	b291      	uxth	r1, r2
 800397c:	4a2e      	ldr	r2, [pc, #184]	@ (8003a38 <Sensor_UpdateADC+0x104>)
 800397e:	3310      	adds	r3, #16
 8003980:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        //   ( )
        float temp_raw = temp_raw_to_celsius(adc_buffer[i]);
 8003984:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	4413      	add	r3, r2
 800398e:	881b      	ldrh	r3, [r3, #0]
 8003990:	b29b      	uxth	r3, r3
 8003992:	4618      	mov	r0, r3
 8003994:	f000 f89e 	bl	8003ad4 <temp_raw_to_celsius>
 8003998:	ed87 0a07 	vstr	s0, [r7, #28]
        sensor_data.adc.temp_raw_c[i] = temp_raw;
 800399c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039a0:	4a25      	ldr	r2, [pc, #148]	@ (8003a38 <Sensor_UpdateADC+0x104>)
 80039a2:	3310      	adds	r3, #16
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4413      	add	r3, r2
 80039a8:	3304      	adds	r3, #4
 80039aa:	69fa      	ldr	r2, [r7, #28]
 80039ac:	601a      	str	r2, [r3, #0]

        //    (10C   )
        float temp_outlier_filtered = apply_outlier_filter(i, temp_raw);
 80039ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039b2:	ed97 0a07 	vldr	s0, [r7, #28]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 f936 	bl	8003c28 <apply_outlier_filter>
 80039bc:	ed87 0a06 	vstr	s0, [r7, #24]

        //   
        float temp_filtered = apply_moving_average_filter(i, temp_outlier_filtered);
 80039c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039c4:	ed97 0a06 	vldr	s0, [r7, #24]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 f9ad 	bl	8003d28 <apply_moving_average_filter>
 80039ce:	ed87 0a05 	vstr	s0, [r7, #20]
        sensor_data.adc.temp_c[i] = temp_filtered;
 80039d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039d6:	4a18      	ldr	r2, [pc, #96]	@ (8003a38 <Sensor_UpdateADC+0x104>)
 80039d8:	330a      	adds	r3, #10
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	3304      	adds	r3, #4
 80039e0:	697a      	ldr	r2, [r7, #20]
 80039e2:	601a      	str	r2, [r3, #0]

        //    ( )
        check_temp_sensor_fault(i, temp_filtered);
 80039e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039e8:	ed97 0a05 	vldr	s0, [r7, #20]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 f8a1 	bl	8003b34 <check_temp_sensor_fault>
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 80039f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039f6:	3301      	adds	r3, #1
 80039f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80039fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a00:	2b05      	cmp	r3, #5
 8003a02:	d9b2      	bls.n	800396a <Sensor_UpdateADC+0x36>
    }

    //    
    sensor_data.adc.timestamp = HAL_GetTick();
 8003a04:	f002 f836 	bl	8005a74 <HAL_GetTick>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8003a38 <Sensor_UpdateADC+0x104>)
 8003a0c:	6653      	str	r3, [r2, #100]	@ 0x64
    sensor_data.adc.update_count++;
 8003a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a38 <Sensor_UpdateADC+0x104>)
 8003a10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a12:	3301      	adds	r3, #1
 8003a14:	4a08      	ldr	r2, [pc, #32]	@ (8003a38 <Sensor_UpdateADC+0x104>)
 8003a16:	6693      	str	r3, [r2, #104]	@ 0x68
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f383 8810 	msr	PRIMASK, r3
}
 8003a22:	bf00      	nop

    // [] Critical Section  -  
    __set_PRIMASK(primask);
}
 8003a24:	3728      	adds	r7, #40	@ 0x28
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	0801ef14 	.word	0x0801ef14
 8003a30:	0801eed4 	.word	0x0801eed4
 8003a34:	0801f2f4 	.word	0x0801f2f4
 8003a38:	24002784 	.word	0x24002784

08003a3c <Sensor_GetData>:

const SensorData_t* Sensor_GetData(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
    return &sensor_data;
 8003a40:	4b02      	ldr	r3, [pc, #8]	@ (8003a4c <Sensor_GetData+0x10>)
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	24002784 	.word	0x24002784

08003a50 <Sensor_GetTemperature_ISR>:
 * @brief   (ISR-safe , mutex )
 * @note ISR      
 * @warning    
 */
int32_t Sensor_GetTemperature_ISR(uint8_t ch, float *temp_c)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	4603      	mov	r3, r0
 8003a58:	6039      	str	r1, [r7, #0]
 8003a5a:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH || temp_c == NULL) {
 8003a5c:	79fb      	ldrb	r3, [r7, #7]
 8003a5e:	2b05      	cmp	r3, #5
 8003a60:	d802      	bhi.n	8003a68 <Sensor_GetTemperature_ISR+0x18>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d102      	bne.n	8003a6e <Sensor_GetTemperature_ISR+0x1e>
        return -1;
 8003a68:	f04f 33ff 	mov.w	r3, #4294967295
 8003a6c:	e013      	b.n	8003a96 <Sensor_GetTemperature_ISR+0x46>
    }

    if (sensor_data.adc.sensor_fault[ch]) {
 8003a6e:	79fb      	ldrb	r3, [r7, #7]
 8003a70:	4a0c      	ldr	r2, [pc, #48]	@ (8003aa4 <Sensor_GetTemperature_ISR+0x54>)
 8003a72:	4413      	add	r3, r2
 8003a74:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d002      	beq.n	8003a82 <Sensor_GetTemperature_ISR+0x32>
        return -1;
 8003a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a80:	e009      	b.n	8003a96 <Sensor_GetTemperature_ISR+0x46>
    }

    //   (float 32 -  )
    *temp_c = sensor_data.adc.temp_c[ch];
 8003a82:	79fb      	ldrb	r3, [r7, #7]
 8003a84:	4a07      	ldr	r2, [pc, #28]	@ (8003aa4 <Sensor_GetTemperature_ISR+0x54>)
 8003a86:	330a      	adds	r3, #10
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	3304      	adds	r3, #4
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	601a      	str	r2, [r3, #0]
    return 0;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	24002784 	.word	0x24002784

08003aa8 <u16le>:

/**
 * @brief Little-Endian 16 
 */
static inline uint16_t u16le(const uint8_t *p)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
    return (uint16_t)p[1] | ((uint16_t)p[0] << 8);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	b21a      	sxth	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	b21b      	sxth	r3, r3
 8003abe:	021b      	lsls	r3, r3, #8
 8003ac0:	b21b      	sxth	r3, r3
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	b21b      	sxth	r3, r3
 8003ac6:	b29b      	uxth	r3, r3
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <temp_raw_to_celsius>:
/**
 * @brief ADC Raw   
 * @details TMP235: V_out = 1.25V + (T_C  5mV/C), ADC 16-bit, Vref=3.3V
 */
static float temp_raw_to_celsius(uint16_t adc_val)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	80fb      	strh	r3, [r7, #6]
    // ADC   (0~65535  0~3.3V)
    float voltage = ((float)adc_val / 65535.0f) * 3.3f;
 8003ade:	88fb      	ldrh	r3, [r7, #6]
 8003ae0:	ee07 3a90 	vmov	s15, r3
 8003ae4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ae8:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8003b28 <temp_raw_to_celsius+0x54>
 8003aec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003af0:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003b2c <temp_raw_to_celsius+0x58>
 8003af4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003af8:	edc7 7a03 	vstr	s15, [r7, #12]

    //   
    float temp_c = (voltage - 1.25f) / 0.005f;
 8003afc:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b00:	eeb7 7a04 	vmov.f32	s14, #116	@ 0x3fa00000  1.250
 8003b04:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8003b08:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8003b30 <temp_raw_to_celsius+0x5c>
 8003b0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b10:	edc7 7a02 	vstr	s15, [r7, #8]

    return temp_c;
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	ee07 3a90 	vmov	s15, r3
}
 8003b1a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b1e:	3714      	adds	r7, #20
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	477fff00 	.word	0x477fff00
 8003b2c:	40533333 	.word	0x40533333
 8003b30:	3ba3d70a 	.word	0x3ba3d70a

08003b34 <check_temp_sensor_fault>:
/**
 * @brief    
 * @details : -40C ~ 125C
 */
static void check_temp_sensor_fault(uint8_t ch, float temp)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b0a8      	sub	sp, #160	@ 0xa0
 8003b38:	af06      	add	r7, sp, #24
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	ed87 0a00 	vstr	s0, [r7]
 8003b40:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003b42:	79fb      	ldrb	r3, [r7, #7]
 8003b44:	2b05      	cmp	r3, #5
 8003b46:	d85c      	bhi.n	8003c02 <check_temp_sensor_fault+0xce>
        return;
    }

    if (temp < TEMP_MIN_VALID || temp > TEMP_MAX_VALID) {
 8003b48:	edd7 7a00 	vldr	s15, [r7]
 8003b4c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8003c0c <check_temp_sensor_fault+0xd8>
 8003b50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b58:	d408      	bmi.n	8003b6c <check_temp_sensor_fault+0x38>
 8003b5a:	edd7 7a00 	vldr	s15, [r7]
 8003b5e:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8003c10 <check_temp_sensor_fault+0xdc>
 8003b62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b6a:	dd2a      	ble.n	8003bc2 <check_temp_sensor_fault+0x8e>
        //  
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003b6c:	79fb      	ldrb	r3, [r7, #7]
 8003b6e:	4a29      	ldr	r2, [pc, #164]	@ (8003c14 <check_temp_sensor_fault+0xe0>)
 8003b70:	4413      	add	r3, r2
 8003b72:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d144      	bne.n	8003c04 <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 1;
 8003b7a:	79fb      	ldrb	r3, [r7, #7]
 8003b7c:	4a25      	ldr	r2, [pc, #148]	@ (8003c14 <check_temp_sensor_fault+0xe0>)
 8003b7e:	4413      	add	r3, r2
 8003b80:	2201      	movs	r2, #1
 8003b82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

            //   ( 1)
            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg),
 8003b86:	79f9      	ldrb	r1, [r7, #7]
 8003b88:	edd7 7a00 	vldr	s15, [r7]
 8003b8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b90:	f107 0008 	add.w	r0, r7, #8
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	4b1f      	ldr	r3, [pc, #124]	@ (8003c18 <check_temp_sensor_fault+0xe4>)
 8003b9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003b9e:	f04f 0200 	mov.w	r2, #0
 8003ba2:	4b1e      	ldr	r3, [pc, #120]	@ (8003c1c <check_temp_sensor_fault+0xe8>)
 8003ba4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ba8:	ed8d 7b00 	vstr	d7, [sp]
 8003bac:	460b      	mov	r3, r1
 8003bae:	4a1c      	ldr	r2, [pc, #112]	@ (8003c20 <check_temp_sensor_fault+0xec>)
 8003bb0:	2180      	movs	r1, #128	@ 0x80
 8003bb2:	f016 fee3 	bl	801a97c <sniprintf>
                     "TEMP_FAULT: CH%u = %.1fC (Range: %.0f~%.0f)\r\n",
                     ch, temp, TEMP_MIN_VALID, TEMP_MAX_VALID);
            LogFifo_Push(msg);
 8003bb6:	f107 0308 	add.w	r3, r7, #8
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fd ff86 	bl	8001acc <LogFifo_Push>
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003bc0:	e020      	b.n	8003c04 <check_temp_sensor_fault+0xd0>
        }
    } else {
        //  
        if (sensor_data.adc.sensor_fault[ch]) {
 8003bc2:	79fb      	ldrb	r3, [r7, #7]
 8003bc4:	4a13      	ldr	r2, [pc, #76]	@ (8003c14 <check_temp_sensor_fault+0xe0>)
 8003bc6:	4413      	add	r3, r2
 8003bc8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d019      	beq.n	8003c04 <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 0;
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	4a10      	ldr	r2, [pc, #64]	@ (8003c14 <check_temp_sensor_fault+0xe0>)
 8003bd4:	4413      	add	r3, r2
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg), "TEMP_OK: CH%u = %.1fC\r\n", ch, temp);
 8003bdc:	79fb      	ldrb	r3, [r7, #7]
 8003bde:	edd7 7a00 	vldr	s15, [r7]
 8003be2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003be6:	f107 0008 	add.w	r0, r7, #8
 8003bea:	ed8d 7b00 	vstr	d7, [sp]
 8003bee:	4a0d      	ldr	r2, [pc, #52]	@ (8003c24 <check_temp_sensor_fault+0xf0>)
 8003bf0:	2180      	movs	r1, #128	@ 0x80
 8003bf2:	f016 fec3 	bl	801a97c <sniprintf>
            LogFifo_Push(msg);
 8003bf6:	f107 0308 	add.w	r3, r7, #8
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fd ff66 	bl	8001acc <LogFifo_Push>
 8003c00:	e000      	b.n	8003c04 <check_temp_sensor_fault+0xd0>
        return;
 8003c02:	bf00      	nop
        }
    }
}
 8003c04:	3788      	adds	r7, #136	@ 0x88
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	c2200000 	.word	0xc2200000
 8003c10:	42fa0000 	.word	0x42fa0000
 8003c14:	24002784 	.word	0x24002784
 8003c18:	405f4000 	.word	0x405f4000
 8003c1c:	c0440000 	.word	0xc0440000
 8003c20:	0801ef24 	.word	0x0801ef24
 8003c24:	0801ef54 	.word	0x0801ef54

08003c28 <apply_outlier_filter>:
 * @param new_temp    (C)
 * @return   (C) -    
 * @details    10C        
 */
static float apply_outlier_filter(uint8_t ch, float new_temp)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b0aa      	sub	sp, #168	@ 0xa8
 8003c2c:	af06      	add	r7, sp, #24
 8003c2e:	4603      	mov	r3, r0
 8003c30:	ed87 0a00 	vstr	s0, [r7]
 8003c34:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	2b05      	cmp	r3, #5
 8003c3a:	d901      	bls.n	8003c40 <apply_outlier_filter+0x18>
        return new_temp;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	e067      	b.n	8003d10 <apply_outlier_filter+0xe8>
    }

    //         
    if (temp_last_valid[ch] == 0.0f) {
 8003c40:	79fb      	ldrb	r3, [r7, #7]
 8003c42:	4a37      	ldr	r2, [pc, #220]	@ (8003d20 <apply_outlier_filter+0xf8>)
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	4413      	add	r3, r2
 8003c48:	edd3 7a00 	vldr	s15, [r3]
 8003c4c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c54:	d107      	bne.n	8003c66 <apply_outlier_filter+0x3e>
        temp_last_valid[ch] = new_temp;
 8003c56:	79fb      	ldrb	r3, [r7, #7]
 8003c58:	4a31      	ldr	r2, [pc, #196]	@ (8003d20 <apply_outlier_filter+0xf8>)
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4413      	add	r3, r2
 8003c5e:	683a      	ldr	r2, [r7, #0]
 8003c60:	601a      	str	r2, [r3, #0]
        return new_temp;
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	e054      	b.n	8003d10 <apply_outlier_filter+0xe8>
    }

    //    
    float delta = new_temp - temp_last_valid[ch];
 8003c66:	79fb      	ldrb	r3, [r7, #7]
 8003c68:	4a2d      	ldr	r2, [pc, #180]	@ (8003d20 <apply_outlier_filter+0xf8>)
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	edd3 7a00 	vldr	s15, [r3]
 8003c72:	ed97 7a00 	vldr	s14, [r7]
 8003c76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c7a:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    float abs_delta = (delta > 0) ? delta : -delta;  // 
 8003c7e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003c82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c8a:	dd02      	ble.n	8003c92 <apply_outlier_filter+0x6a>
 8003c8c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003c90:	e003      	b.n	8003c9a <apply_outlier_filter+0x72>
 8003c92:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003c96:	eef1 7a67 	vneg.f32	s15, s15
 8003c9a:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    // 10C    
    if (abs_delta > TEMP_OUTLIER_THRESHOLD) {
 8003c9e:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8003ca2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003ca6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cae:	dd28      	ble.n	8003d02 <apply_outlier_filter+0xda>
        //  -   
        char msg[MAX_LOG_MSG_LEN];
        snprintf(msg, sizeof(msg),
 8003cb0:	79fa      	ldrb	r2, [r7, #7]
 8003cb2:	edd7 7a00 	vldr	s15, [r7]
 8003cb6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                 "TEMP_OUTLIER: CH%u = %.1fC (prev=%.1fC, delta=%.1fC)\r\n",
                 ch, new_temp, temp_last_valid[ch], delta);
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	4918      	ldr	r1, [pc, #96]	@ (8003d20 <apply_outlier_filter+0xf8>)
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	440b      	add	r3, r1
 8003cc2:	edd3 6a00 	vldr	s13, [r3]
        snprintf(msg, sizeof(msg),
 8003cc6:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003cca:	edd7 5a23 	vldr	s11, [r7, #140]	@ 0x8c
 8003cce:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8003cd2:	f107 0008 	add.w	r0, r7, #8
 8003cd6:	ed8d 5b04 	vstr	d5, [sp, #16]
 8003cda:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003cde:	ed8d 7b00 	vstr	d7, [sp]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	4a0f      	ldr	r2, [pc, #60]	@ (8003d24 <apply_outlier_filter+0xfc>)
 8003ce6:	2180      	movs	r1, #128	@ 0x80
 8003ce8:	f016 fe48 	bl	801a97c <sniprintf>
        LogFifo_Push(msg);
 8003cec:	f107 0308 	add.w	r3, r7, #8
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fd feeb 	bl	8001acc <LogFifo_Push>

        return temp_last_valid[ch];  //    
 8003cf6:	79fb      	ldrb	r3, [r7, #7]
 8003cf8:	4a09      	ldr	r2, [pc, #36]	@ (8003d20 <apply_outlier_filter+0xf8>)
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	e006      	b.n	8003d10 <apply_outlier_filter+0xe8>
    }

    //     -   
    temp_last_valid[ch] = new_temp;
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	4a06      	ldr	r2, [pc, #24]	@ (8003d20 <apply_outlier_filter+0xf8>)
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	601a      	str	r2, [r3, #0]
    return new_temp;
 8003d0e:	683b      	ldr	r3, [r7, #0]
}
 8003d10:	ee07 3a90 	vmov	s15, r3
 8003d14:	eeb0 0a67 	vmov.f32	s0, s15
 8003d18:	3790      	adds	r7, #144	@ 0x90
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	24002860 	.word	0x24002860
 8003d24:	0801ef70 	.word	0x0801ef70

08003d28 <apply_moving_average_filter>:
 * @param ch    (0~5)
 * @param new_temp    (C)
 * @return   (C)
 */
static float apply_moving_average_filter(uint8_t ch, float new_temp)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	4603      	mov	r3, r0
 8003d30:	ed87 0a00 	vstr	s0, [r7]
 8003d34:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003d36:	79fb      	ldrb	r3, [r7, #7]
 8003d38:	2b05      	cmp	r3, #5
 8003d3a:	d902      	bls.n	8003d42 <apply_moving_average_filter+0x1a>
        return new_temp;
 8003d3c:	edd7 7a00 	vldr	s15, [r7]
 8003d40:	e055      	b.n	8003dee <apply_moving_average_filter+0xc6>
    }

    //    
    temp_filter_buffer[ch][temp_filter_index[ch]] = new_temp;
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	79fa      	ldrb	r2, [r7, #7]
 8003d46:	492d      	ldr	r1, [pc, #180]	@ (8003dfc <apply_moving_average_filter+0xd4>)
 8003d48:	5c8a      	ldrb	r2, [r1, r2]
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	4a2c      	ldr	r2, [pc, #176]	@ (8003e00 <apply_moving_average_filter+0xd8>)
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	683a      	ldr	r2, [r7, #0]
 8003d58:	601a      	str	r2, [r3, #0]

    //   ( )
    temp_filter_index[ch]++;
 8003d5a:	79fb      	ldrb	r3, [r7, #7]
 8003d5c:	4a27      	ldr	r2, [pc, #156]	@ (8003dfc <apply_moving_average_filter+0xd4>)
 8003d5e:	5cd2      	ldrb	r2, [r2, r3]
 8003d60:	3201      	adds	r2, #1
 8003d62:	b2d1      	uxtb	r1, r2
 8003d64:	4a25      	ldr	r2, [pc, #148]	@ (8003dfc <apply_moving_average_filter+0xd4>)
 8003d66:	54d1      	strb	r1, [r2, r3]
    if (temp_filter_index[ch] >= TEMP_FILTER_SIZE) {
 8003d68:	79fb      	ldrb	r3, [r7, #7]
 8003d6a:	4a24      	ldr	r2, [pc, #144]	@ (8003dfc <apply_moving_average_filter+0xd4>)
 8003d6c:	5cd3      	ldrb	r3, [r2, r3]
 8003d6e:	2b03      	cmp	r3, #3
 8003d70:	d907      	bls.n	8003d82 <apply_moving_average_filter+0x5a>
        temp_filter_index[ch] = 0;
 8003d72:	79fb      	ldrb	r3, [r7, #7]
 8003d74:	4a21      	ldr	r2, [pc, #132]	@ (8003dfc <apply_moving_average_filter+0xd4>)
 8003d76:	2100      	movs	r1, #0
 8003d78:	54d1      	strb	r1, [r2, r3]
        temp_filter_filled[ch] = 1;  //   
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	4a21      	ldr	r2, [pc, #132]	@ (8003e04 <apply_moving_average_filter+0xdc>)
 8003d7e:	2101      	movs	r1, #1
 8003d80:	54d1      	strb	r1, [r2, r3]
    }

    //  
    float sum = 0.0f;
 8003d82:	f04f 0300 	mov.w	r3, #0
 8003d86:	60fb      	str	r3, [r7, #12]
    uint8_t count = temp_filter_filled[ch] ? TEMP_FILTER_SIZE : temp_filter_index[ch];
 8003d88:	79fb      	ldrb	r3, [r7, #7]
 8003d8a:	4a1e      	ldr	r2, [pc, #120]	@ (8003e04 <apply_moving_average_filter+0xdc>)
 8003d8c:	5cd3      	ldrb	r3, [r2, r3]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d103      	bne.n	8003d9a <apply_moving_average_filter+0x72>
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	4a19      	ldr	r2, [pc, #100]	@ (8003dfc <apply_moving_average_filter+0xd4>)
 8003d96:	5cd3      	ldrb	r3, [r2, r3]
 8003d98:	e000      	b.n	8003d9c <apply_moving_average_filter+0x74>
 8003d9a:	2304      	movs	r3, #4
 8003d9c:	72bb      	strb	r3, [r7, #10]

    for (uint8_t i = 0; i < count; i++) {
 8003d9e:	2300      	movs	r3, #0
 8003da0:	72fb      	strb	r3, [r7, #11]
 8003da2:	e011      	b.n	8003dc8 <apply_moving_average_filter+0xa0>
        sum += temp_filter_buffer[ch][i];
 8003da4:	79fa      	ldrb	r2, [r7, #7]
 8003da6:	7afb      	ldrb	r3, [r7, #11]
 8003da8:	4915      	ldr	r1, [pc, #84]	@ (8003e00 <apply_moving_average_filter+0xd8>)
 8003daa:	0092      	lsls	r2, r2, #2
 8003dac:	4413      	add	r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	440b      	add	r3, r1
 8003db2:	edd3 7a00 	vldr	s15, [r3]
 8003db6:	ed97 7a03 	vldr	s14, [r7, #12]
 8003dba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dbe:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < count; i++) {
 8003dc2:	7afb      	ldrb	r3, [r7, #11]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	72fb      	strb	r3, [r7, #11]
 8003dc8:	7afa      	ldrb	r2, [r7, #11]
 8003dca:	7abb      	ldrb	r3, [r7, #10]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d3e9      	bcc.n	8003da4 <apply_moving_average_filter+0x7c>
    }

    return (count > 0) ? (sum / (float)count) : new_temp;
 8003dd0:	7abb      	ldrb	r3, [r7, #10]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d009      	beq.n	8003dea <apply_moving_average_filter+0xc2>
 8003dd6:	7abb      	ldrb	r3, [r7, #10]
 8003dd8:	ee07 3a90 	vmov	s15, r3
 8003ddc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003de0:	edd7 6a03 	vldr	s13, [r7, #12]
 8003de4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003de8:	e001      	b.n	8003dee <apply_moving_average_filter+0xc6>
 8003dea:	edd7 7a00 	vldr	s15, [r7]
}
 8003dee:	eeb0 0a67 	vmov.f32	s0, s15
 8003df2:	3714      	adds	r7, #20
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr
 8003dfc:	24002850 	.word	0x24002850
 8003e00:	240027f0 	.word	0x240027f0
 8003e04:	24002858 	.word	0x24002858

08003e08 <SMA_Init>:
static float SMA_CalculateFanDuty(float current_temp, float target_temp);

/* ========== Public Functions ========== */

void SMA_Init(uint32_t control_period_ms)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
    memset(&sma_ctrl, 0, sizeof(SMA_Controller_t));
 8003e10:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8003e14:	2100      	movs	r1, #0
 8003e16:	480b      	ldr	r0, [pc, #44]	@ (8003e44 <SMA_Init+0x3c>)
 8003e18:	f016 ff4a 	bl	801acb0 <memset>
    sma_ctrl.control_period_ms = control_period_ms;
 8003e1c:	4a09      	ldr	r2, [pc, #36]	@ (8003e44 <SMA_Init+0x3c>)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

    SMA_InitChannels();
 8003e24:	f000 fb26 	bl	8004474 <SMA_InitChannels>
    SMA_InitPWM();
 8003e28:	f000 fae8 	bl	80043fc <SMA_InitPWM>

    sma_ctrl.initialized = 1;
 8003e2c:	4b05      	ldr	r3, [pc, #20]	@ (8003e44 <SMA_Init+0x3c>)
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c

    REPORT_INFO_MSG("SMA Actuator Controller Initialized (RTOS)");
 8003e34:	4804      	ldr	r0, [pc, #16]	@ (8003e48 <SMA_Init+0x40>)
 8003e36:	f7fd fe49 	bl	8001acc <LogFifo_Push>
}
 8003e3a:	bf00      	nop
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	24002878 	.word	0x24002878
 8003e48:	0801efb0 	.word	0x0801efb0

08003e4c <SMA_SetMode>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetMode(uint8_t ch, SMA_ControlMode_t mode)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af02      	add	r7, sp, #8
 8003e52:	4603      	mov	r3, r0
 8003e54:	460a      	mov	r2, r1
 8003e56:	71fb      	strb	r3, [r7, #7]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	71bb      	strb	r3, [r7, #6]
    if (ch >= SMA_MAX_CHANNELS) {
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	2b05      	cmp	r3, #5
 8003e60:	d90a      	bls.n	8003e78 <SMA_SetMode+0x2c>
        REPORT_ERROR_MSG("Invalid channel");
 8003e62:	4b19      	ldr	r3, [pc, #100]	@ (8003ec8 <SMA_SetMode+0x7c>)
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	2300      	movs	r3, #0
 8003e68:	2249      	movs	r2, #73	@ 0x49
 8003e6a:	4918      	ldr	r1, [pc, #96]	@ (8003ecc <SMA_SetMode+0x80>)
 8003e6c:	4818      	ldr	r0, [pc, #96]	@ (8003ed0 <SMA_SetMode+0x84>)
 8003e6e:	f7fd fdd5 	bl	8001a1c <ReportError>
        return -1;
 8003e72:	f04f 33ff 	mov.w	r3, #4294967295
 8003e76:	e022      	b.n	8003ebe <SMA_SetMode+0x72>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8003e78:	79fa      	ldrb	r2, [r7, #7]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	011b      	lsls	r3, r3, #4
 8003e7e:	4413      	add	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4a14      	ldr	r2, [pc, #80]	@ (8003ed4 <SMA_SetMode+0x88>)
 8003e84:	4413      	add	r3, r2
 8003e86:	60fb      	str	r3, [r7, #12]

    if (channel->mode != mode) {
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	79ba      	ldrb	r2, [r7, #6]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d011      	beq.n	8003eb6 <SMA_SetMode+0x6a>
        SMA_PID_Reset(&channel->pid);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	3318      	adds	r3, #24
 8003e96:	4618      	mov	r0, r3
 8003e98:	f000 fdbe 	bl	8004a18 <SMA_PID_Reset>

        if (mode == SMA_MODE_DISABLED) {
 8003e9c:	79bb      	ldrb	r3, [r7, #6]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d109      	bne.n	8003eb6 <SMA_SetMode+0x6a>
            SMA_SetHardwarePWM(ch, 0.0f);
 8003ea2:	79fb      	ldrb	r3, [r7, #7]
 8003ea4:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8003ed8 <SMA_SetMode+0x8c>
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 fca5 	bl	80047f8 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f04f 0200 	mov.w	r2, #0
 8003eb4:	60da      	str	r2, [r3, #12]
        }
    }

    channel->mode = mode;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	79ba      	ldrb	r2, [r7, #6]
 8003eba:	701a      	strb	r2, [r3, #0]
    return 0;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	0801eff8 	.word	0x0801eff8
 8003ecc:	0801efdc 	.word	0x0801efdc
 8003ed0:	0801f338 	.word	0x0801f338
 8003ed4:	24002878 	.word	0x24002878
 8003ed8:	00000000 	.word	0x00000000

08003edc <SMA_SetPWM>:
/**
 * @brief  PWM 
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPWM(uint8_t ch, float duty_pct)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af02      	add	r7, sp, #8
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	ed87 0a00 	vstr	s0, [r7]
 8003ee8:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8003eea:	79fb      	ldrb	r3, [r7, #7]
 8003eec:	2b05      	cmp	r3, #5
 8003eee:	d90a      	bls.n	8003f06 <SMA_SetPWM+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8003ef0:	4b24      	ldr	r3, [pc, #144]	@ (8003f84 <SMA_SetPWM+0xa8>)
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	2263      	movs	r2, #99	@ 0x63
 8003ef8:	4923      	ldr	r1, [pc, #140]	@ (8003f88 <SMA_SetPWM+0xac>)
 8003efa:	4824      	ldr	r0, [pc, #144]	@ (8003f8c <SMA_SetPWM+0xb0>)
 8003efc:	f7fd fd8e 	bl	8001a1c <ReportError>
        return -1;
 8003f00:	f04f 33ff 	mov.w	r3, #4294967295
 8003f04:	e03a      	b.n	8003f7c <SMA_SetPWM+0xa0>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8003f06:	79fa      	ldrb	r2, [r7, #7]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	011b      	lsls	r3, r3, #4
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4a1f      	ldr	r2, [pc, #124]	@ (8003f90 <SMA_SetPWM+0xb4>)
 8003f12:	4413      	add	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]

    if (channel->mode != SMA_MODE_OPEN_LOOP) {
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d00a      	beq.n	8003f34 <SMA_SetPWM+0x58>
        REPORT_ERROR_MSG("Not in OPEN_LOOP mode");
 8003f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8003f94 <SMA_SetPWM+0xb8>)
 8003f20:	9300      	str	r3, [sp, #0]
 8003f22:	2300      	movs	r3, #0
 8003f24:	226a      	movs	r2, #106	@ 0x6a
 8003f26:	4918      	ldr	r1, [pc, #96]	@ (8003f88 <SMA_SetPWM+0xac>)
 8003f28:	4818      	ldr	r0, [pc, #96]	@ (8003f8c <SMA_SetPWM+0xb0>)
 8003f2a:	f7fd fd77 	bl	8001a1c <ReportError>
        return -1;
 8003f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f32:	e023      	b.n	8003f7c <SMA_SetPWM+0xa0>
    }

    if (channel->overtemp_flag) {
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00a      	beq.n	8003f54 <SMA_SetPWM+0x78>
        REPORT_ERROR_MSG("Overtemp - PWM disabled");
 8003f3e:	4b16      	ldr	r3, [pc, #88]	@ (8003f98 <SMA_SetPWM+0xbc>)
 8003f40:	9300      	str	r3, [sp, #0]
 8003f42:	2300      	movs	r3, #0
 8003f44:	226f      	movs	r2, #111	@ 0x6f
 8003f46:	4910      	ldr	r1, [pc, #64]	@ (8003f88 <SMA_SetPWM+0xac>)
 8003f48:	4810      	ldr	r0, [pc, #64]	@ (8003f8c <SMA_SetPWM+0xb0>)
 8003f4a:	f7fd fd67 	bl	8001a1c <ReportError>
        return -1;
 8003f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f52:	e013      	b.n	8003f7c <SMA_SetPWM+0xa0>
    }

    duty_pct = SMA_Clamp(duty_pct, SMA_PWM_MIN, SMA_PWM_MAX);
 8003f54:	ed9f 1a11 	vldr	s2, [pc, #68]	@ 8003f9c <SMA_SetPWM+0xc0>
 8003f58:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8003fa0 <SMA_SetPWM+0xc4>
 8003f5c:	ed97 0a00 	vldr	s0, [r7]
 8003f60:	f000 fc20 	bl	80047a4 <SMA_Clamp>
 8003f64:	ed87 0a00 	vstr	s0, [r7]

    channel->pwm_duty = duty_pct;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, duty_pct);
 8003f6e:	79fb      	ldrb	r3, [r7, #7]
 8003f70:	ed97 0a00 	vldr	s0, [r7]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 fc3f 	bl	80047f8 <SMA_SetHardwarePWM>

    return 0;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	0801eff8 	.word	0x0801eff8
 8003f88:	0801efdc 	.word	0x0801efdc
 8003f8c:	0801f344 	.word	0x0801f344
 8003f90:	24002878 	.word	0x24002878
 8003f94:	0801f008 	.word	0x0801f008
 8003f98:	0801f020 	.word	0x0801f020
 8003f9c:	42c80000 	.word	0x42c80000
 8003fa0:	00000000 	.word	0x00000000

08003fa4 <SMA_SetTargetTemp>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetTemp(uint8_t ch, float temp_c)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b086      	sub	sp, #24
 8003fa8:	af02      	add	r7, sp, #8
 8003faa:	4603      	mov	r3, r0
 8003fac:	ed87 0a00 	vstr	s0, [r7]
 8003fb0:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8003fb2:	79fb      	ldrb	r3, [r7, #7]
 8003fb4:	2b05      	cmp	r3, #5
 8003fb6:	d90a      	bls.n	8003fce <SMA_SetTargetTemp+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8003fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8004038 <SMA_SetTargetTemp+0x94>)
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	2282      	movs	r2, #130	@ 0x82
 8003fc0:	491e      	ldr	r1, [pc, #120]	@ (800403c <SMA_SetTargetTemp+0x98>)
 8003fc2:	481f      	ldr	r0, [pc, #124]	@ (8004040 <SMA_SetTargetTemp+0x9c>)
 8003fc4:	f7fd fd2a 	bl	8001a1c <ReportError>
        return -1;
 8003fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8003fcc:	e02f      	b.n	800402e <SMA_SetTargetTemp+0x8a>
    }

    if (temp_c < SMA_TEMP_MIN || temp_c > SMA_TEMP_MAX_SAFE) {
 8003fce:	edd7 7a00 	vldr	s15, [r7]
 8003fd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fda:	d408      	bmi.n	8003fee <SMA_SetTargetTemp+0x4a>
 8003fdc:	edd7 7a00 	vldr	s15, [r7]
 8003fe0:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8004044 <SMA_SetTargetTemp+0xa0>
 8003fe4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fec:	dd0a      	ble.n	8004004 <SMA_SetTargetTemp+0x60>
        REPORT_ERROR_MSG("Target temp out of range");
 8003fee:	4b16      	ldr	r3, [pc, #88]	@ (8004048 <SMA_SetTargetTemp+0xa4>)
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	2287      	movs	r2, #135	@ 0x87
 8003ff6:	4911      	ldr	r1, [pc, #68]	@ (800403c <SMA_SetTargetTemp+0x98>)
 8003ff8:	4811      	ldr	r0, [pc, #68]	@ (8004040 <SMA_SetTargetTemp+0x9c>)
 8003ffa:	f7fd fd0f 	bl	8001a1c <ReportError>
        return -1;
 8003ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8004002:	e014      	b.n	800402e <SMA_SetTargetTemp+0x8a>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004004:	79fa      	ldrb	r2, [r7, #7]
 8004006:	4613      	mov	r3, r2
 8004008:	011b      	lsls	r3, r3, #4
 800400a:	4413      	add	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	4a0f      	ldr	r2, [pc, #60]	@ (800404c <SMA_SetTargetTemp+0xa8>)
 8004010:	4413      	add	r3, r2
 8004012:	60fb      	str	r3, [r7, #12]
    channel->target_temp = temp_c;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	605a      	str	r2, [r3, #4]

    if (channel->mode != SMA_MODE_TEMP_CONTROL) {
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	2b02      	cmp	r3, #2
 8004020:	d004      	beq.n	800402c <SMA_SetTargetTemp+0x88>
        SMA_SetMode(ch, SMA_MODE_TEMP_CONTROL);
 8004022:	79fb      	ldrb	r3, [r7, #7]
 8004024:	2102      	movs	r1, #2
 8004026:	4618      	mov	r0, r3
 8004028:	f7ff ff10 	bl	8003e4c <SMA_SetMode>
    }

    return 0;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	0801eff8 	.word	0x0801eff8
 800403c:	0801efdc 	.word	0x0801efdc
 8004040:	0801f350 	.word	0x0801f350
 8004044:	42c80000 	.word	0x42c80000
 8004048:	0801f038 	.word	0x0801f038
 800404c:	24002878 	.word	0x24002878

08004050 <SMA_SetTargetForce>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetForce(uint8_t ch, float force_n)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af02      	add	r7, sp, #8
 8004056:	4603      	mov	r3, r0
 8004058:	ed87 0a00 	vstr	s0, [r7]
 800405c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 800405e:	79fb      	ldrb	r3, [r7, #7]
 8004060:	2b05      	cmp	r3, #5
 8004062:	d90a      	bls.n	800407a <SMA_SetTargetForce+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8004064:	4b1a      	ldr	r3, [pc, #104]	@ (80040d0 <SMA_SetTargetForce+0x80>)
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	2300      	movs	r3, #0
 800406a:	229c      	movs	r2, #156	@ 0x9c
 800406c:	4919      	ldr	r1, [pc, #100]	@ (80040d4 <SMA_SetTargetForce+0x84>)
 800406e:	481a      	ldr	r0, [pc, #104]	@ (80040d8 <SMA_SetTargetForce+0x88>)
 8004070:	f7fd fcd4 	bl	8001a1c <ReportError>
        return -1;
 8004074:	f04f 33ff 	mov.w	r3, #4294967295
 8004078:	e026      	b.n	80040c8 <SMA_SetTargetForce+0x78>
    }

    if (force_n < 0.0f) {
 800407a:	edd7 7a00 	vldr	s15, [r7]
 800407e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004086:	d50a      	bpl.n	800409e <SMA_SetTargetForce+0x4e>
        REPORT_ERROR_MSG("Target force must be positive");
 8004088:	4b14      	ldr	r3, [pc, #80]	@ (80040dc <SMA_SetTargetForce+0x8c>)
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	2300      	movs	r3, #0
 800408e:	22a1      	movs	r2, #161	@ 0xa1
 8004090:	4910      	ldr	r1, [pc, #64]	@ (80040d4 <SMA_SetTargetForce+0x84>)
 8004092:	4811      	ldr	r0, [pc, #68]	@ (80040d8 <SMA_SetTargetForce+0x88>)
 8004094:	f7fd fcc2 	bl	8001a1c <ReportError>
        return -1;
 8004098:	f04f 33ff 	mov.w	r3, #4294967295
 800409c:	e014      	b.n	80040c8 <SMA_SetTargetForce+0x78>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800409e:	79fa      	ldrb	r2, [r7, #7]
 80040a0:	4613      	mov	r3, r2
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	4413      	add	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4a0d      	ldr	r2, [pc, #52]	@ (80040e0 <SMA_SetTargetForce+0x90>)
 80040aa:	4413      	add	r3, r2
 80040ac:	60fb      	str	r3, [r7, #12]
    channel->target_force = force_n;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	611a      	str	r2, [r3, #16]

    if (channel->mode != SMA_MODE_FORCE_CONTROL) {
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	d004      	beq.n	80040c6 <SMA_SetTargetForce+0x76>
        SMA_SetMode(ch, SMA_MODE_FORCE_CONTROL);
 80040bc:	79fb      	ldrb	r3, [r7, #7]
 80040be:	2103      	movs	r1, #3
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7ff fec3 	bl	8003e4c <SMA_SetMode>
    }

    return 0;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	0801eff8 	.word	0x0801eff8
 80040d4:	0801efdc 	.word	0x0801efdc
 80040d8:	0801f364 	.word	0x0801f364
 80040dc:	0801f054 	.word	0x0801f054
 80040e0:	24002878 	.word	0x24002878

080040e4 <SMA_SetPIDGains>:
/**
 * @brief PID  
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPIDGains(uint8_t ch, float kp, float ki, float kd)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b088      	sub	sp, #32
 80040e8:	af02      	add	r7, sp, #8
 80040ea:	4603      	mov	r3, r0
 80040ec:	ed87 0a02 	vstr	s0, [r7, #8]
 80040f0:	edc7 0a01 	vstr	s1, [r7, #4]
 80040f4:	ed87 1a00 	vstr	s2, [r7]
 80040f8:	73fb      	strb	r3, [r7, #15]
    if (ch >= SMA_MAX_CHANNELS) {
 80040fa:	7bfb      	ldrb	r3, [r7, #15]
 80040fc:	2b05      	cmp	r3, #5
 80040fe:	d90a      	bls.n	8004116 <SMA_SetPIDGains+0x32>
        REPORT_ERROR_MSG("Invalid channel");
 8004100:	4b12      	ldr	r3, [pc, #72]	@ (800414c <SMA_SetPIDGains+0x68>)
 8004102:	9300      	str	r3, [sp, #0]
 8004104:	2300      	movs	r3, #0
 8004106:	22b6      	movs	r2, #182	@ 0xb6
 8004108:	4911      	ldr	r1, [pc, #68]	@ (8004150 <SMA_SetPIDGains+0x6c>)
 800410a:	4812      	ldr	r0, [pc, #72]	@ (8004154 <SMA_SetPIDGains+0x70>)
 800410c:	f7fd fc86 	bl	8001a1c <ReportError>
        return -1;
 8004110:	f04f 33ff 	mov.w	r3, #4294967295
 8004114:	e015      	b.n	8004142 <SMA_SetPIDGains+0x5e>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004116:	7bfa      	ldrb	r2, [r7, #15]
 8004118:	4613      	mov	r3, r2
 800411a:	011b      	lsls	r3, r3, #4
 800411c:	4413      	add	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4a0d      	ldr	r2, [pc, #52]	@ (8004158 <SMA_SetPIDGains+0x74>)
 8004122:	4413      	add	r3, r2
 8004124:	617b      	str	r3, [r7, #20]
    channel->pid.kp = kp;
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	68ba      	ldr	r2, [r7, #8]
 800412a:	619a      	str	r2, [r3, #24]
    channel->pid.ki = ki;
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	61da      	str	r2, [r3, #28]
    channel->pid.kd = kd;
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	621a      	str	r2, [r3, #32]
    channel->pid.integral = 0.0f;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f04f 0200 	mov.w	r2, #0
 800413e:	625a      	str	r2, [r3, #36]	@ 0x24

    return 0;
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3718      	adds	r7, #24
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	0801eff8 	.word	0x0801eff8
 8004150:	0801efdc 	.word	0x0801efdc
 8004154:	0801f378 	.word	0x0801f378
 8004158:	24002878 	.word	0x24002878

0800415c <SMA_Update>:
 * @brief   (PID + PWM)
 * @note ControlTask ,  smaChannelMutex   
 * @note    SMA_UpdateFans()  
 */
void SMA_Update(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 8004162:	4b33      	ldr	r3, [pc, #204]	@ (8004230 <SMA_Update+0xd4>)
 8004164:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8004168:	2b00      	cmp	r3, #0
 800416a:	d05d      	beq.n	8004228 <SMA_Update+0xcc>
        return;
    }

    float dt = (float)sma_ctrl.control_period_ms / 1000.0f;
 800416c:	4b30      	ldr	r3, [pc, #192]	@ (8004230 <SMA_Update+0xd4>)
 800416e:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8004172:	ee07 3a90 	vmov	s15, r3
 8004176:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800417a:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8004234 <SMA_Update+0xd8>
 800417e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004182:	edc7 7a02 	vstr	s15, [r7, #8]

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004186:	2300      	movs	r3, #0
 8004188:	73fb      	strb	r3, [r7, #15]
 800418a:	e049      	b.n	8004220 <SMA_Update+0xc4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800418c:	7bfa      	ldrb	r2, [r7, #15]
 800418e:	4613      	mov	r3, r2
 8004190:	011b      	lsls	r3, r3, #4
 8004192:	4413      	add	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	4a26      	ldr	r2, [pc, #152]	@ (8004230 <SMA_Update+0xd4>)
 8004198:	4413      	add	r3, r2
 800419a:	607b      	str	r3, [r7, #4]

        //    (ISR-safe  )
        float temp_c;
        if (Sensor_GetTemperature_ISR(ch, &temp_c) == 0) {
 800419c:	463a      	mov	r2, r7
 800419e:	7bfb      	ldrb	r3, [r7, #15]
 80041a0:	4611      	mov	r1, r2
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff fc54 	bl	8003a50 <Sensor_GetTemperature_ISR>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d102      	bne.n	80041b4 <SMA_Update+0x58>
            channel->current_temp = temp_c;
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	609a      	str	r2, [r3, #8]
        }

        //  
        SMA_SafetyCheck(ch);
 80041b4:	7bfb      	ldrb	r3, [r7, #15]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 fa94 	bl	80046e4 <SMA_SafetyCheck>

        //  
        switch (channel->mode) {
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	3b01      	subs	r3, #1
 80041c2:	2b03      	cmp	r3, #3
 80041c4:	d818      	bhi.n	80041f8 <SMA_Update+0x9c>
 80041c6:	a201      	add	r2, pc, #4	@ (adr r2, 80041cc <SMA_Update+0x70>)
 80041c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041cc:	0800420f 	.word	0x0800420f
 80041d0:	080041dd 	.word	0x080041dd
 80041d4:	080041eb 	.word	0x080041eb
 80041d8:	0800420f 	.word	0x0800420f
            case SMA_MODE_TEMP_CONTROL:
                SMA_UpdateTempControl(ch, dt);
 80041dc:	7bfb      	ldrb	r3, [r7, #15]
 80041de:	ed97 0a02 	vldr	s0, [r7, #8]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f000 f9a0 	bl	8004528 <SMA_UpdateTempControl>
                break;
 80041e8:	e012      	b.n	8004210 <SMA_Update+0xb4>

            case SMA_MODE_FORCE_CONTROL:
                SMA_UpdateForceControl(ch, dt);
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
 80041ec:	ed97 0a02 	vldr	s0, [r7, #8]
 80041f0:	4618      	mov	r0, r3
 80041f2:	f000 fa17 	bl	8004624 <SMA_UpdateForceControl>
                break;
 80041f6:	e00b      	b.n	8004210 <SMA_Update+0xb4>
                //   
                break;

            case SMA_MODE_DISABLED:
            default:
                SMA_SetHardwarePWM(ch, 0.0f);
 80041f8:	7bfb      	ldrb	r3, [r7, #15]
 80041fa:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8004238 <SMA_Update+0xdc>
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 fafa 	bl	80047f8 <SMA_SetHardwarePWM>
                channel->pwm_duty = 0.0f;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f04f 0200 	mov.w	r2, #0
 800420a:	60da      	str	r2, [r3, #12]
                break;
 800420c:	e000      	b.n	8004210 <SMA_Update+0xb4>
                break;
 800420e:	bf00      	nop
        }

        channel->last_update_ms = HAL_GetTick();
 8004210:	f001 fc30 	bl	8005a74 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	639a      	str	r2, [r3, #56]	@ 0x38
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800421a:	7bfb      	ldrb	r3, [r7, #15]
 800421c:	3301      	adds	r3, #1
 800421e:	73fb      	strb	r3, [r7, #15]
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	2b05      	cmp	r3, #5
 8004224:	d9b2      	bls.n	800418c <SMA_Update+0x30>
 8004226:	e000      	b.n	800422a <SMA_Update+0xce>
        return;
 8004228:	bf00      	nop
    }
}
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	24002878 	.word	0x24002878
 8004234:	447a0000 	.word	0x447a0000
 8004238:	00000000 	.word	0x00000000

0800423c <SMA_UpdateFans>:
 * @brief    (I2C  )
 * @note ControlTask ,  i2cMutex   
 * @note SMA_Update()  I2C mutex   
 */
void SMA_UpdateFans(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 8004242:	4b2b      	ldr	r3, [pc, #172]	@ (80042f0 <SMA_UpdateFans+0xb4>)
 8004244:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8004248:	2b00      	cmp	r3, #0
 800424a:	d04d      	beq.n	80042e8 <SMA_UpdateFans+0xac>
        return;
    }

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800424c:	2300      	movs	r3, #0
 800424e:	73fb      	strb	r3, [r7, #15]
 8004250:	e046      	b.n	80042e0 <SMA_UpdateFans+0xa4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004252:	7bfa      	ldrb	r2, [r7, #15]
 8004254:	4613      	mov	r3, r2
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	4413      	add	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4a24      	ldr	r2, [pc, #144]	@ (80042f0 <SMA_UpdateFans+0xb4>)
 800425e:	4413      	add	r3, r2
 8004260:	607b      	str	r3, [r7, #4]

        //      
        if (!channel->fan_auto_enable) {
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004268:	2b00      	cmp	r3, #0
 800426a:	d035      	beq.n	80042d8 <SMA_UpdateFans+0x9c>
            continue;
        }

        //   
        if (channel->mode == SMA_MODE_DISABLED) {
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10a      	bne.n	800428a <SMA_UpdateFans+0x4e>
            channel->fan_duty = 0.0f;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f04f 0200 	mov.w	r2, #0
 800427a:	63da      	str	r2, [r3, #60]	@ 0x3c
            Fan6_SetDuty(ch, 0.0f);
 800427c:	7bfb      	ldrb	r3, [r7, #15]
 800427e:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 80042f4 <SMA_UpdateFans+0xb8>
 8004282:	4618      	mov	r0, r3
 8004284:	f7fd fece 	bl	8002024 <Fan6_SetDuty>
            continue;
 8004288:	e027      	b.n	80042da <SMA_UpdateFans+0x9e>
        }

        float fan_duty = 0.0f;
 800428a:	f04f 0300 	mov.w	r3, #0
 800428e:	60bb      	str	r3, [r7, #8]

        if (channel->mode == SMA_MODE_TEMP_CONTROL && channel->target_temp > 0.0f) {
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b02      	cmp	r3, #2
 8004296:	d115      	bne.n	80042c4 <SMA_UpdateFans+0x88>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	edd3 7a01 	vldr	s15, [r3, #4]
 800429e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a6:	dd0d      	ble.n	80042c4 <SMA_UpdateFans+0x88>
            fan_duty = SMA_CalculateFanDuty(channel->current_temp, channel->target_temp);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	ed93 7a01 	vldr	s14, [r3, #4]
 80042b4:	eef0 0a47 	vmov.f32	s1, s14
 80042b8:	eeb0 0a67 	vmov.f32	s0, s15
 80042bc:	f000 fbc2 	bl	8004a44 <SMA_CalculateFanDuty>
 80042c0:	ed87 0a02 	vstr	s0, [r7, #8]
        }

        channel->fan_duty = fan_duty;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	63da      	str	r2, [r3, #60]	@ 0x3c
        Fan6_SetDuty(ch, fan_duty);
 80042ca:	7bfb      	ldrb	r3, [r7, #15]
 80042cc:	ed97 0a02 	vldr	s0, [r7, #8]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fd fea7 	bl	8002024 <Fan6_SetDuty>
 80042d6:	e000      	b.n	80042da <SMA_UpdateFans+0x9e>
            continue;
 80042d8:	bf00      	nop
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80042da:	7bfb      	ldrb	r3, [r7, #15]
 80042dc:	3301      	adds	r3, #1
 80042de:	73fb      	strb	r3, [r7, #15]
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
 80042e2:	2b05      	cmp	r3, #5
 80042e4:	d9b5      	bls.n	8004252 <SMA_UpdateFans+0x16>
 80042e6:	e000      	b.n	80042ea <SMA_UpdateFans+0xae>
        return;
 80042e8:	bf00      	nop
    }
}
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	24002878 	.word	0x24002878
 80042f4:	00000000 	.word	0x00000000

080042f8 <SMA_EmergencyStop>:
/**
 * @brief  
 * @note i2cMutex   
 */
void SMA_EmergencyStop(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80042fe:	2300      	movs	r3, #0
 8004300:	71fb      	strb	r3, [r7, #7]
 8004302:	e027      	b.n	8004354 <SMA_EmergencyStop+0x5c>
        sma_ctrl.channels[ch].mode = SMA_MODE_DISABLED;
 8004304:	79fa      	ldrb	r2, [r7, #7]
 8004306:	492a      	ldr	r1, [pc, #168]	@ (80043b0 <SMA_EmergencyStop+0xb8>)
 8004308:	4613      	mov	r3, r2
 800430a:	011b      	lsls	r3, r3, #4
 800430c:	4413      	add	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	440b      	add	r3, r1
 8004312:	2200      	movs	r2, #0
 8004314:	701a      	strb	r2, [r3, #0]
        SMA_SetHardwarePWM(ch, 0.0f);
 8004316:	79fb      	ldrb	r3, [r7, #7]
 8004318:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 80043b4 <SMA_EmergencyStop+0xbc>
 800431c:	4618      	mov	r0, r3
 800431e:	f000 fa6b 	bl	80047f8 <SMA_SetHardwarePWM>
        sma_ctrl.channels[ch].pwm_duty = 0.0f;
 8004322:	79fa      	ldrb	r2, [r7, #7]
 8004324:	4922      	ldr	r1, [pc, #136]	@ (80043b0 <SMA_EmergencyStop+0xb8>)
 8004326:	4613      	mov	r3, r2
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	4413      	add	r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	330c      	adds	r3, #12
 8004332:	f04f 0200 	mov.w	r2, #0
 8004336:	601a      	str	r2, [r3, #0]
        sma_ctrl.channels[ch].fan_duty = 0.0f;
 8004338:	79fa      	ldrb	r2, [r7, #7]
 800433a:	491d      	ldr	r1, [pc, #116]	@ (80043b0 <SMA_EmergencyStop+0xb8>)
 800433c:	4613      	mov	r3, r2
 800433e:	011b      	lsls	r3, r3, #4
 8004340:	4413      	add	r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	440b      	add	r3, r1
 8004346:	333c      	adds	r3, #60	@ 0x3c
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	601a      	str	r2, [r3, #0]
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	3301      	adds	r3, #1
 8004352:	71fb      	strb	r3, [r7, #7]
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	2b05      	cmp	r3, #5
 8004358:	d9d4      	bls.n	8004304 <SMA_EmergencyStop+0xc>
    }

    //   (I2C  )
    if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 800435a:	4b17      	ldr	r3, [pc, #92]	@ (80043b8 <SMA_EmergencyStop+0xc0>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	2164      	movs	r1, #100	@ 0x64
 8004360:	4618      	mov	r0, r3
 8004362:	f011 ff91 	bl	8016288 <osMutexAcquire>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d113      	bne.n	8004394 <SMA_EmergencyStop+0x9c>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800436c:	2300      	movs	r3, #0
 800436e:	71bb      	strb	r3, [r7, #6]
 8004370:	e008      	b.n	8004384 <SMA_EmergencyStop+0x8c>
            Fan6_SetDuty(ch, 0.0f);
 8004372:	79bb      	ldrb	r3, [r7, #6]
 8004374:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80043b4 <SMA_EmergencyStop+0xbc>
 8004378:	4618      	mov	r0, r3
 800437a:	f7fd fe53 	bl	8002024 <Fan6_SetDuty>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800437e:	79bb      	ldrb	r3, [r7, #6]
 8004380:	3301      	adds	r3, #1
 8004382:	71bb      	strb	r3, [r7, #6]
 8004384:	79bb      	ldrb	r3, [r7, #6]
 8004386:	2b05      	cmp	r3, #5
 8004388:	d9f3      	bls.n	8004372 <SMA_EmergencyStop+0x7a>
        }
        osMutexRelease(i2cMutexHandle);
 800438a:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <SMA_EmergencyStop+0xc0>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4618      	mov	r0, r3
 8004390:	f011 ffc5 	bl	801631e <osMutexRelease>
    }

    REPORT_ERROR_MSG("SMA Emergency Stop");
 8004394:	4b09      	ldr	r3, [pc, #36]	@ (80043bc <SMA_EmergencyStop+0xc4>)
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	2300      	movs	r3, #0
 800439a:	f240 124f 	movw	r2, #335	@ 0x14f
 800439e:	4908      	ldr	r1, [pc, #32]	@ (80043c0 <SMA_EmergencyStop+0xc8>)
 80043a0:	4808      	ldr	r0, [pc, #32]	@ (80043c4 <SMA_EmergencyStop+0xcc>)
 80043a2:	f7fd fb3b 	bl	8001a1c <ReportError>
}
 80043a6:	bf00      	nop
 80043a8:	3708      	adds	r7, #8
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	24002878 	.word	0x24002878
 80043b4:	00000000 	.word	0x00000000
 80043b8:	24002574 	.word	0x24002574
 80043bc:	0801f074 	.word	0x0801f074
 80043c0:	0801efdc 	.word	0x0801efdc
 80043c4:	0801f388 	.word	0x0801f388

080043c8 <SMA_GetChannelState>:
/**
 * @brief    ( )
 * @note Thread-safe ( , )
 */
const SMA_Channel_t* SMA_GetChannelState(uint8_t ch)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	4603      	mov	r3, r0
 80043d0:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 80043d2:	79fb      	ldrb	r3, [r7, #7]
 80043d4:	2b05      	cmp	r3, #5
 80043d6:	d901      	bls.n	80043dc <SMA_GetChannelState+0x14>
        return NULL;
 80043d8:	2300      	movs	r3, #0
 80043da:	e006      	b.n	80043ea <SMA_GetChannelState+0x22>
    }
    return &sma_ctrl.channels[ch];
 80043dc:	79fa      	ldrb	r2, [r7, #7]
 80043de:	4613      	mov	r3, r2
 80043e0:	011b      	lsls	r3, r3, #4
 80043e2:	4413      	add	r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4a04      	ldr	r2, [pc, #16]	@ (80043f8 <SMA_GetChannelState+0x30>)
 80043e8:	4413      	add	r3, r2
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop
 80043f8:	24002878 	.word	0x24002878

080043fc <SMA_InitPWM>:
}

/* ========== Private Functions ========== */

static void SMA_InitPWM(void)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b086      	sub	sp, #24
 8004400:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004402:	2300      	movs	r3, #0
 8004404:	73fb      	strb	r3, [r7, #15]
 8004406:	e023      	b.n	8004450 <SMA_InitPWM+0x54>
        TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 8004408:	7bfb      	ldrb	r3, [r7, #15]
 800440a:	4a15      	ldr	r2, [pc, #84]	@ (8004460 <SMA_InitPWM+0x64>)
 800440c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004410:	60bb      	str	r3, [r7, #8]
        uint32_t channel = pwm_map[ch].channel;
 8004412:	7bfb      	ldrb	r3, [r7, #15]
 8004414:	4a12      	ldr	r2, [pc, #72]	@ (8004460 <SMA_InitPWM+0x64>)
 8004416:	00db      	lsls	r3, r3, #3
 8004418:	4413      	add	r3, r2
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	607b      	str	r3, [r7, #4]

        if (HAL_TIM_PWM_Start(htim, channel) != HAL_OK) {
 800441e:	6879      	ldr	r1, [r7, #4]
 8004420:	68b8      	ldr	r0, [r7, #8]
 8004422:	f00d fd75 	bl	8011f10 <HAL_TIM_PWM_Start>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d008      	beq.n	800443e <SMA_InitPWM+0x42>
            REPORT_ERROR_MSG("PWM start failed");
 800442c:	4b0d      	ldr	r3, [pc, #52]	@ (8004464 <SMA_InitPWM+0x68>)
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	2300      	movs	r3, #0
 8004432:	f240 1273 	movw	r2, #371	@ 0x173
 8004436:	490c      	ldr	r1, [pc, #48]	@ (8004468 <SMA_InitPWM+0x6c>)
 8004438:	480c      	ldr	r0, [pc, #48]	@ (800446c <SMA_InitPWM+0x70>)
 800443a:	f7fd faef 	bl	8001a1c <ReportError>
        }

        SMA_SetHardwarePWM(ch, 0.0f);
 800443e:	7bfb      	ldrb	r3, [r7, #15]
 8004440:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8004470 <SMA_InitPWM+0x74>
 8004444:	4618      	mov	r0, r3
 8004446:	f000 f9d7 	bl	80047f8 <SMA_SetHardwarePWM>
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800444a:	7bfb      	ldrb	r3, [r7, #15]
 800444c:	3301      	adds	r3, #1
 800444e:	73fb      	strb	r3, [r7, #15]
 8004450:	7bfb      	ldrb	r3, [r7, #15]
 8004452:	2b05      	cmp	r3, #5
 8004454:	d9d8      	bls.n	8004408 <SMA_InitPWM+0xc>
    }
}
 8004456:	bf00      	nop
 8004458:	bf00      	nop
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	0801f308 	.word	0x0801f308
 8004464:	0801f088 	.word	0x0801f088
 8004468:	0801efdc 	.word	0x0801efdc
 800446c:	0801f39c 	.word	0x0801f39c
 8004470:	00000000 	.word	0x00000000

08004474 <SMA_InitChannels>:

static void SMA_InitChannels(void)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800447a:	2300      	movs	r3, #0
 800447c:	71fb      	strb	r3, [r7, #7]
 800447e:	e041      	b.n	8004504 <SMA_InitChannels+0x90>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004480:	79fa      	ldrb	r2, [r7, #7]
 8004482:	4613      	mov	r3, r2
 8004484:	011b      	lsls	r3, r3, #4
 8004486:	4413      	add	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4a23      	ldr	r2, [pc, #140]	@ (8004518 <SMA_InitChannels+0xa4>)
 800448c:	4413      	add	r3, r2
 800448e:	603b      	str	r3, [r7, #0]

        channel->mode = SMA_MODE_DISABLED;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	2200      	movs	r2, #0
 8004494:	701a      	strb	r2, [r3, #0]
        channel->target_temp = 0.0f;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	f04f 0200 	mov.w	r2, #0
 800449c:	605a      	str	r2, [r3, #4]
        channel->current_temp = 0.0f;
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	f04f 0200 	mov.w	r2, #0
 80044a4:	609a      	str	r2, [r3, #8]
        channel->pwm_duty = 0.0f;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	60da      	str	r2, [r3, #12]
        channel->overtemp_flag = 0;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        channel->last_update_ms = 0;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	2200      	movs	r2, #0
 80044ba:	639a      	str	r2, [r3, #56]	@ 0x38

        channel->fan_duty = 0.0f;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	f04f 0200 	mov.w	r2, #0
 80044c2:	63da      	str	r2, [r3, #60]	@ 0x3c
        channel->fan_auto_enable = FAN_ENABLE_AUTO;
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        channel->pid.kp = DEFAULT_KP;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	4a13      	ldr	r2, [pc, #76]	@ (800451c <SMA_InitChannels+0xa8>)
 80044d0:	619a      	str	r2, [r3, #24]
        channel->pid.ki = DEFAULT_KI;
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	4a12      	ldr	r2, [pc, #72]	@ (8004520 <SMA_InitChannels+0xac>)
 80044d6:	61da      	str	r2, [r3, #28]
        channel->pid.kd = DEFAULT_KD;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80044de:	621a      	str	r2, [r3, #32]
        channel->pid.integral = 0.0f;
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	f04f 0200 	mov.w	r2, #0
 80044e6:	625a      	str	r2, [r3, #36]	@ 0x24
        channel->pid.prev_error = 0.0f;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	f04f 0200 	mov.w	r2, #0
 80044ee:	629a      	str	r2, [r3, #40]	@ 0x28
        channel->pid.output_min = SMA_PWM_MIN;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	f04f 0200 	mov.w	r2, #0
 80044f6:	62da      	str	r2, [r3, #44]	@ 0x2c
        channel->pid.output_max = SMA_PWM_MAX;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004524 <SMA_InitChannels+0xb0>)
 80044fc:	631a      	str	r2, [r3, #48]	@ 0x30
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80044fe:	79fb      	ldrb	r3, [r7, #7]
 8004500:	3301      	adds	r3, #1
 8004502:	71fb      	strb	r3, [r7, #7]
 8004504:	79fb      	ldrb	r3, [r7, #7]
 8004506:	2b05      	cmp	r3, #5
 8004508:	d9ba      	bls.n	8004480 <SMA_InitChannels+0xc>
    }
}
 800450a:	bf00      	nop
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	24002878 	.word	0x24002878
 800451c:	40a00000 	.word	0x40a00000
 8004520:	3dcccccd 	.word	0x3dcccccd
 8004524:	42c80000 	.word	0x42c80000

08004528 <SMA_UpdateTempControl>:

static void SMA_UpdateTempControl(uint8_t ch, float dt)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	4603      	mov	r3, r0
 8004530:	ed87 0a00 	vstr	s0, [r7]
 8004534:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004536:	79fa      	ldrb	r2, [r7, #7]
 8004538:	4613      	mov	r3, r2
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	4413      	add	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	4a34      	ldr	r2, [pc, #208]	@ (8004614 <SMA_UpdateTempControl+0xec>)
 8004542:	4413      	add	r3, r2
 8004544:	617b      	str	r3, [r7, #20]

    if (channel->overtemp_flag) {
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00a      	beq.n	8004566 <SMA_UpdateTempControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004550:	79fb      	ldrb	r3, [r7, #7]
 8004552:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8004618 <SMA_UpdateTempControl+0xf0>
 8004556:	4618      	mov	r0, r3
 8004558:	f000 f94e 	bl	80047f8 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	f04f 0200 	mov.w	r2, #0
 8004562:	60da      	str	r2, [r3, #12]
        return;
 8004564:	e053      	b.n	800460e <SMA_UpdateTempControl+0xe6>
    }

    if (channel->target_temp <= 0.0f) {
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	edd3 7a01 	vldr	s15, [r3, #4]
 800456c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004574:	d80a      	bhi.n	800458c <SMA_UpdateTempControl+0x64>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004576:	79fb      	ldrb	r3, [r7, #7]
 8004578:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8004618 <SMA_UpdateTempControl+0xf0>
 800457c:	4618      	mov	r0, r3
 800457e:	f000 f93b 	bl	80047f8 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	60da      	str	r2, [r3, #12]
        return;
 800458a:	e040      	b.n	800460e <SMA_UpdateTempControl+0xe6>
    }

    //   ( 40%  )
    float preheat_threshold = SMA_PREHEAT_RATIO * channel->target_temp;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004592:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800461c <SMA_UpdateTempControl+0xf4>
 8004596:	ee67 7a87 	vmul.f32	s15, s15, s14
 800459a:	edc7 7a04 	vstr	s15, [r7, #16]

    if (channel->current_temp < preheat_threshold) {
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80045a4:	ed97 7a04 	vldr	s14, [r7, #16]
 80045a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045b0:	dd10      	ble.n	80045d4 <SMA_UpdateTempControl+0xac>
        SMA_PID_Reset(&channel->pid);
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	3318      	adds	r3, #24
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 fa2e 	bl	8004a18 <SMA_PID_Reset>
        float pwm_output = SMA_PWM_MAX;
 80045bc:	4b18      	ldr	r3, [pc, #96]	@ (8004620 <SMA_UpdateTempControl+0xf8>)
 80045be:	60bb      	str	r3, [r7, #8]
        channel->pwm_duty = pwm_output;
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	68ba      	ldr	r2, [r7, #8]
 80045c4:	60da      	str	r2, [r3, #12]
        SMA_SetHardwarePWM(ch, pwm_output);
 80045c6:	79fb      	ldrb	r3, [r7, #7]
 80045c8:	ed97 0a02 	vldr	s0, [r7, #8]
 80045cc:	4618      	mov	r0, r3
 80045ce:	f000 f913 	bl	80047f8 <SMA_SetHardwarePWM>
        return;
 80045d2:	e01c      	b.n	800460e <SMA_UpdateTempControl+0xe6>
    }

    // PID  
    float pwm_output = SMA_PID_Compute(&channel->pid,
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	f103 0218 	add.w	r2, r3, #24
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	ed93 7a02 	vldr	s14, [r3, #8]
 80045e6:	ed97 1a00 	vldr	s2, [r7]
 80045ea:	eef0 0a47 	vmov.f32	s1, s14
 80045ee:	eeb0 0a67 	vmov.f32	s0, s15
 80045f2:	4610      	mov	r0, r2
 80045f4:	f000 f97a 	bl	80048ec <SMA_PID_Compute>
 80045f8:	ed87 0a03 	vstr	s0, [r7, #12]
                                       channel->target_temp,
                                       channel->current_temp,
                                       dt);

    channel->pwm_duty = pwm_output;
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	ed97 0a03 	vldr	s0, [r7, #12]
 8004608:	4618      	mov	r0, r3
 800460a:	f000 f8f5 	bl	80047f8 <SMA_SetHardwarePWM>
}
 800460e:	3718      	adds	r7, #24
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	24002878 	.word	0x24002878
 8004618:	00000000 	.word	0x00000000
 800461c:	3ecccccd 	.word	0x3ecccccd
 8004620:	42c80000 	.word	0x42c80000

08004624 <SMA_UpdateForceControl>:

static void SMA_UpdateForceControl(uint8_t ch, float dt)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	4603      	mov	r3, r0
 800462c:	ed87 0a00 	vstr	s0, [r7]
 8004630:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004632:	79fa      	ldrb	r2, [r7, #7]
 8004634:	4613      	mov	r3, r2
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	4413      	add	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4a26      	ldr	r2, [pc, #152]	@ (80046d8 <SMA_UpdateForceControl+0xb4>)
 800463e:	4413      	add	r3, r2
 8004640:	613b      	str	r3, [r7, #16]

    if (channel->overtemp_flag) {
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004648:	2b00      	cmp	r3, #0
 800464a:	d00a      	beq.n	8004662 <SMA_UpdateForceControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 800464c:	79fb      	ldrb	r3, [r7, #7]
 800464e:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 80046dc <SMA_UpdateForceControl+0xb8>
 8004652:	4618      	mov	r0, r3
 8004654:	f000 f8d0 	bl	80047f8 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	f04f 0200 	mov.w	r2, #0
 800465e:	60da      	str	r2, [r3, #12]
        return;
 8004660:	e036      	b.n	80046d0 <SMA_UpdateForceControl+0xac>
    }

    const SensorData_t *sensor = Sensor_GetData();
 8004662:	f7ff f9eb 	bl	8003a3c <Sensor_GetData>
 8004666:	60f8      	str	r0, [r7, #12]
    if (sensor == NULL) {
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d02f      	beq.n	80046ce <SMA_UpdateForceControl+0xaa>
        return;
    }

    float current_force = 0.0f;
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	617b      	str	r3, [r7, #20]
    if (ch < SENSOR_MAX_CH) {
 8004674:	79fb      	ldrb	r3, [r7, #7]
 8004676:	2b03      	cmp	r3, #3
 8004678:	d80e      	bhi.n	8004698 <SMA_UpdateForceControl+0x74>
        current_force = (float)sensor->can.biotorq[ch] / 100.0f;
 800467a:	79fa      	ldrb	r2, [r7, #7]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	3204      	adds	r2, #4
 8004680:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004684:	ee07 3a90 	vmov	s15, r3
 8004688:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800468c:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80046e0 <SMA_UpdateForceControl+0xbc>
 8004690:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004694:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    float pwm_output = SMA_PID_Compute(&channel->pid,
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	f103 0218 	add.w	r2, r3, #24
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80046a4:	ed97 1a00 	vldr	s2, [r7]
 80046a8:	edd7 0a05 	vldr	s1, [r7, #20]
 80046ac:	eeb0 0a67 	vmov.f32	s0, s15
 80046b0:	4610      	mov	r0, r2
 80046b2:	f000 f91b 	bl	80048ec <SMA_PID_Compute>
 80046b6:	ed87 0a02 	vstr	s0, [r7, #8]
                                        channel->target_force,
                                        current_force,
                                        dt);

    channel->pwm_duty = pwm_output;
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 80046c0:	79fb      	ldrb	r3, [r7, #7]
 80046c2:	ed97 0a02 	vldr	s0, [r7, #8]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 f896 	bl	80047f8 <SMA_SetHardwarePWM>
 80046cc:	e000      	b.n	80046d0 <SMA_UpdateForceControl+0xac>
        return;
 80046ce:	bf00      	nop
}
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	24002878 	.word	0x24002878
 80046dc:	00000000 	.word	0x00000000
 80046e0:	42c80000 	.word	0x42c80000

080046e4 <SMA_SafetyCheck>:

static void SMA_SafetyCheck(uint8_t ch)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af02      	add	r7, sp, #8
 80046ea:	4603      	mov	r3, r0
 80046ec:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80046ee:	79fa      	ldrb	r2, [r7, #7]
 80046f0:	4613      	mov	r3, r2
 80046f2:	011b      	lsls	r3, r3, #4
 80046f4:	4413      	add	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4a22      	ldr	r2, [pc, #136]	@ (8004784 <SMA_SafetyCheck+0xa0>)
 80046fa:	4413      	add	r3, r2
 80046fc:	60fb      	str	r3, [r7, #12]

    if (channel->current_temp >= SMA_TEMP_MAX_CRIT) {
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	edd3 7a02 	vldr	s15, [r3, #8]
 8004704:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8004788 <SMA_SafetyCheck+0xa4>
 8004708:	eef4 7ac7 	vcmpe.f32	s15, s14
 800470c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004710:	db1c      	blt.n	800474c <SMA_SafetyCheck+0x68>
        if (!channel->overtemp_flag) {
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004718:	2b00      	cmp	r3, #0
 800471a:	d12e      	bne.n	800477a <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 1;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            SMA_SetHardwarePWM(ch, 0.0f);
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800478c <SMA_SafetyCheck+0xa8>
 800472a:	4618      	mov	r0, r3
 800472c:	f000 f864 	bl	80047f8 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f04f 0200 	mov.w	r2, #0
 8004736:	60da      	str	r2, [r3, #12]

            REPORT_ERROR_MSG("Critical overtemp - shutdown");
 8004738:	4b15      	ldr	r3, [pc, #84]	@ (8004790 <SMA_SafetyCheck+0xac>)
 800473a:	9300      	str	r3, [sp, #0]
 800473c:	2300      	movs	r3, #0
 800473e:	f240 12df 	movw	r2, #479	@ 0x1df
 8004742:	4914      	ldr	r1, [pc, #80]	@ (8004794 <SMA_SafetyCheck+0xb0>)
 8004744:	4814      	ldr	r0, [pc, #80]	@ (8004798 <SMA_SafetyCheck+0xb4>)
 8004746:	f7fd f969 	bl	8001a1c <ReportError>
        if (channel->overtemp_flag) {
            channel->overtemp_flag = 0;
            REPORT_INFO_MSG("Temp normal - resume");
        }
    }
}
 800474a:	e016      	b.n	800477a <SMA_SafetyCheck+0x96>
    else if (channel->current_temp < (SMA_TEMP_MAX_SAFE - 5.0f)) {
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004752:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800479c <SMA_SafetyCheck+0xb8>
 8004756:	eef4 7ac7 	vcmpe.f32	s15, s14
 800475a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475e:	d400      	bmi.n	8004762 <SMA_SafetyCheck+0x7e>
}
 8004760:	e00b      	b.n	800477a <SMA_SafetyCheck+0x96>
        if (channel->overtemp_flag) {
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004768:	2b00      	cmp	r3, #0
 800476a:	d006      	beq.n	800477a <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 0;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            REPORT_INFO_MSG("Temp normal - resume");
 8004774:	480a      	ldr	r0, [pc, #40]	@ (80047a0 <SMA_SafetyCheck+0xbc>)
 8004776:	f7fd f9a9 	bl	8001acc <LogFifo_Push>
}
 800477a:	bf00      	nop
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	24002878 	.word	0x24002878
 8004788:	42f00000 	.word	0x42f00000
 800478c:	00000000 	.word	0x00000000
 8004790:	0801f09c 	.word	0x0801f09c
 8004794:	0801efdc 	.word	0x0801efdc
 8004798:	0801f3a8 	.word	0x0801f3a8
 800479c:	42be0000 	.word	0x42be0000
 80047a0:	0801f0bc 	.word	0x0801f0bc

080047a4 <SMA_Clamp>:

static inline float SMA_Clamp(float value, float min, float max)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80047ae:	edc7 0a02 	vstr	s1, [r7, #8]
 80047b2:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min) return min;
 80047b6:	ed97 7a03 	vldr	s14, [r7, #12]
 80047ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80047be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c6:	d501      	bpl.n	80047cc <SMA_Clamp+0x28>
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	e00b      	b.n	80047e4 <SMA_Clamp+0x40>
    if (value > max) return max;
 80047cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80047d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80047d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047dc:	dd01      	ble.n	80047e2 <SMA_Clamp+0x3e>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	e000      	b.n	80047e4 <SMA_Clamp+0x40>
    return value;
 80047e2:	68fb      	ldr	r3, [r7, #12]
}
 80047e4:	ee07 3a90 	vmov	s15, r3
 80047e8:	eeb0 0a67 	vmov.f32	s0, s15
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
	...

080047f8 <SMA_SetHardwarePWM>:

void SMA_SetHardwarePWM(uint8_t ch, float duty_pct)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	4603      	mov	r3, r0
 8004800:	ed87 0a00 	vstr	s0, [r7]
 8004804:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8004806:	79fb      	ldrb	r3, [r7, #7]
 8004808:	2b05      	cmp	r3, #5
 800480a:	d865      	bhi.n	80048d8 <SMA_SetHardwarePWM+0xe0>
        return;
    }

    duty_pct = SMA_Clamp(duty_pct, 0.0f, 100.0f);
 800480c:	ed9f 1a34 	vldr	s2, [pc, #208]	@ 80048e0 <SMA_SetHardwarePWM+0xe8>
 8004810:	eddf 0a34 	vldr	s1, [pc, #208]	@ 80048e4 <SMA_SetHardwarePWM+0xec>
 8004814:	ed97 0a00 	vldr	s0, [r7]
 8004818:	f7ff ffc4 	bl	80047a4 <SMA_Clamp>
 800481c:	ed87 0a00 	vstr	s0, [r7]

    TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 8004820:	79fb      	ldrb	r3, [r7, #7]
 8004822:	4a31      	ldr	r2, [pc, #196]	@ (80048e8 <SMA_SetHardwarePWM+0xf0>)
 8004824:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004828:	617b      	str	r3, [r7, #20]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004830:	613b      	str	r3, [r7, #16]
    uint32_t ccr = (uint32_t)((duty_pct * (float)arr) / 100.0f);
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	ee07 3a90 	vmov	s15, r3
 8004838:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800483c:	edd7 7a00 	vldr	s15, [r7]
 8004840:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004844:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80048e0 <SMA_SetHardwarePWM+0xe8>
 8004848:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800484c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004850:	ee17 3a90 	vmov	r3, s15
 8004854:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(htim, pwm_map[ch].channel, ccr);
 8004856:	79fb      	ldrb	r3, [r7, #7]
 8004858:	4a23      	ldr	r2, [pc, #140]	@ (80048e8 <SMA_SetHardwarePWM+0xf0>)
 800485a:	00db      	lsls	r3, r3, #3
 800485c:	4413      	add	r3, r2
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d104      	bne.n	800486e <SMA_SetHardwarePWM+0x76>
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	635a      	str	r2, [r3, #52]	@ 0x34
 800486c:	e035      	b.n	80048da <SMA_SetHardwarePWM+0xe2>
 800486e:	79fb      	ldrb	r3, [r7, #7]
 8004870:	4a1d      	ldr	r2, [pc, #116]	@ (80048e8 <SMA_SetHardwarePWM+0xf0>)
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	4413      	add	r3, r2
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	2b04      	cmp	r3, #4
 800487a:	d104      	bne.n	8004886 <SMA_SetHardwarePWM+0x8e>
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6393      	str	r3, [r2, #56]	@ 0x38
 8004884:	e029      	b.n	80048da <SMA_SetHardwarePWM+0xe2>
 8004886:	79fb      	ldrb	r3, [r7, #7]
 8004888:	4a17      	ldr	r2, [pc, #92]	@ (80048e8 <SMA_SetHardwarePWM+0xf0>)
 800488a:	00db      	lsls	r3, r3, #3
 800488c:	4413      	add	r3, r2
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	2b08      	cmp	r3, #8
 8004892:	d104      	bne.n	800489e <SMA_SetHardwarePWM+0xa6>
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800489c:	e01d      	b.n	80048da <SMA_SetHardwarePWM+0xe2>
 800489e:	79fb      	ldrb	r3, [r7, #7]
 80048a0:	4a11      	ldr	r2, [pc, #68]	@ (80048e8 <SMA_SetHardwarePWM+0xf0>)
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	4413      	add	r3, r2
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	2b0c      	cmp	r3, #12
 80048aa:	d104      	bne.n	80048b6 <SMA_SetHardwarePWM+0xbe>
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80048b4:	e011      	b.n	80048da <SMA_SetHardwarePWM+0xe2>
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	4a0b      	ldr	r2, [pc, #44]	@ (80048e8 <SMA_SetHardwarePWM+0xf0>)
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	4413      	add	r3, r2
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	2b10      	cmp	r3, #16
 80048c2:	d104      	bne.n	80048ce <SMA_SetHardwarePWM+0xd6>
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80048cc:	e005      	b.n	80048da <SMA_SetHardwarePWM+0xe2>
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80048d6:	e000      	b.n	80048da <SMA_SetHardwarePWM+0xe2>
        return;
 80048d8:	bf00      	nop
}
 80048da:	3718      	adds	r7, #24
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	42c80000 	.word	0x42c80000
 80048e4:	00000000 	.word	0x00000000
 80048e8:	0801f308 	.word	0x0801f308

080048ec <SMA_PID_Compute>:

float SMA_PID_Compute(SMA_PID_t *pid, float setpoint, float measurement, float dt)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b08c      	sub	sp, #48	@ 0x30
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	ed87 0a02 	vstr	s0, [r7, #8]
 80048f8:	edc7 0a01 	vstr	s1, [r7, #4]
 80048fc:	ed87 1a00 	vstr	s2, [r7]
    if (pid == NULL || dt <= 0.0f) {
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d006      	beq.n	8004914 <SMA_PID_Compute+0x28>
 8004906:	edd7 7a00 	vldr	s15, [r7]
 800490a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800490e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004912:	d802      	bhi.n	800491a <SMA_PID_Compute+0x2e>
        return 0.0f;
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	e074      	b.n	8004a04 <SMA_PID_Compute+0x118>
    }

    float error = setpoint - measurement;
 800491a:	ed97 7a02 	vldr	s14, [r7, #8]
 800491e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004922:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004926:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float p_term = pid->kp * error;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	edd3 7a00 	vldr	s15, [r3]
 8004930:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004938:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    pid->integral += error * dt;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004942:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8004946:	edd7 7a00 	vldr	s15, [r7]
 800494a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800494e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	edc3 7a03 	vstr	s15, [r3, #12]
    float max_integral = 50.0f;
 8004958:	4b2e      	ldr	r3, [pc, #184]	@ (8004a14 <SMA_PID_Compute+0x128>)
 800495a:	627b      	str	r3, [r7, #36]	@ 0x24
    pid->integral = SMA_Clamp(pid->integral, -max_integral, max_integral);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004962:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004966:	eef1 7a67 	vneg.f32	s15, s15
 800496a:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 800496e:	eef0 0a67 	vmov.f32	s1, s15
 8004972:	eeb0 0a47 	vmov.f32	s0, s14
 8004976:	f7ff ff15 	bl	80047a4 <SMA_Clamp>
 800497a:	eef0 7a40 	vmov.f32	s15, s0
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	edc3 7a03 	vstr	s15, [r3, #12]
    float i_term = pid->ki * pid->integral;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	ed93 7a01 	vldr	s14, [r3, #4]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	edd3 7a03 	vldr	s15, [r3, #12]
 8004990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004994:	edc7 7a08 	vstr	s15, [r7, #32]

    float derivative = (error - pid->prev_error) / dt;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	edd3 7a04 	vldr	s15, [r3, #16]
 800499e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80049a2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80049a6:	ed97 7a00 	vldr	s14, [r7]
 80049aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049ae:	edc7 7a07 	vstr	s15, [r7, #28]
    float d_term = pid->kd * derivative;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80049b8:	ed97 7a07 	vldr	s14, [r7, #28]
 80049bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049c0:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = p_term + i_term + d_term;
 80049c4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80049c8:	edd7 7a08 	vldr	s15, [r7, #32]
 80049cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049d0:	ed97 7a06 	vldr	s14, [r7, #24]
 80049d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049d8:	edc7 7a05 	vstr	s15, [r7, #20]
    output = SMA_Clamp(output, pid->output_min, pid->output_max);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	edd3 7a05 	vldr	s15, [r3, #20]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	ed93 7a06 	vldr	s14, [r3, #24]
 80049e8:	eeb0 1a47 	vmov.f32	s2, s14
 80049ec:	eef0 0a67 	vmov.f32	s1, s15
 80049f0:	ed97 0a05 	vldr	s0, [r7, #20]
 80049f4:	f7ff fed6 	bl	80047a4 <SMA_Clamp>
 80049f8:	ed87 0a05 	vstr	s0, [r7, #20]

    pid->prev_error = error;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a00:	611a      	str	r2, [r3, #16]

    return output;
 8004a02:	697b      	ldr	r3, [r7, #20]
}
 8004a04:	ee07 3a90 	vmov	s15, r3
 8004a08:	eeb0 0a67 	vmov.f32	s0, s15
 8004a0c:	3730      	adds	r7, #48	@ 0x30
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	42480000 	.word	0x42480000

08004a18 <SMA_PID_Reset>:

void SMA_PID_Reset(SMA_PID_t *pid)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
    if (pid == NULL) {
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d008      	beq.n	8004a38 <SMA_PID_Reset+0x20>
        return;
    }

    pid->integral = 0.0f;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f04f 0200 	mov.w	r2, #0
 8004a2c:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0.0f;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f04f 0200 	mov.w	r2, #0
 8004a34:	611a      	str	r2, [r3, #16]
 8004a36:	e000      	b.n	8004a3a <SMA_PID_Reset+0x22>
        return;
 8004a38:	bf00      	nop
}
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <SMA_CalculateFanDuty>:

static float SMA_CalculateFanDuty(float current_temp, float target_temp)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	ed87 0a01 	vstr	s0, [r7, #4]
 8004a4e:	edc7 0a00 	vstr	s1, [r7]
    if (target_temp <= 0.0f) {
 8004a52:	edd7 7a00 	vldr	s15, [r7]
 8004a56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a5e:	d802      	bhi.n	8004a66 <SMA_CalculateFanDuty+0x22>
        return 0.0f;
 8004a60:	f04f 0300 	mov.w	r3, #0
 8004a64:	e031      	b.n	8004aca <SMA_CalculateFanDuty+0x86>
    }

    float temp_diff = current_temp - target_temp;
 8004a66:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a6a:	edd7 7a00 	vldr	s15, [r7]
 8004a6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a72:	edc7 7a03 	vstr	s15, [r7, #12]

    if (temp_diff <= FAN_TEMP_DIFF_OFF) {
 8004a76:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a7a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004a7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a86:	d802      	bhi.n	8004a8e <SMA_CalculateFanDuty+0x4a>
        return 0.0f;
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	e01d      	b.n	8004aca <SMA_CalculateFanDuty+0x86>
    }

    if (temp_diff >= FAN_TEMP_DIFF_FULL) {
 8004a8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a92:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8004a96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a9e:	db01      	blt.n	8004aa4 <SMA_CalculateFanDuty+0x60>
        return FAN_DUTY_MAX;
 8004aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad8 <SMA_CalculateFanDuty+0x94>)
 8004aa2:	e012      	b.n	8004aca <SMA_CalculateFanDuty+0x86>
    }

    float duty = temp_diff * FAN_P_GAIN;
 8004aa4:	edd7 7a03 	vldr	s15, [r7, #12]
 8004aa8:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8004aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ab0:	edc7 7a02 	vstr	s15, [r7, #8]
    duty = SMA_Clamp(duty, 0.0f, FAN_DUTY_MAX);
 8004ab4:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8004adc <SMA_CalculateFanDuty+0x98>
 8004ab8:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8004ae0 <SMA_CalculateFanDuty+0x9c>
 8004abc:	ed97 0a02 	vldr	s0, [r7, #8]
 8004ac0:	f7ff fe70 	bl	80047a4 <SMA_Clamp>
 8004ac4:	ed87 0a02 	vstr	s0, [r7, #8]

    return duty;
 8004ac8:	68bb      	ldr	r3, [r7, #8]
}
 8004aca:	ee07 3a90 	vmov	s15, r3
 8004ace:	eeb0 0a67 	vmov.f32	s0, s15
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	42c80000 	.word	0x42c80000
 8004adc:	42c80000 	.word	0x42c80000
 8004ae0:	00000000 	.word	0x00000000

08004ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aea:	4b0c      	ldr	r3, [pc, #48]	@ (8004b1c <HAL_MspInit+0x38>)
 8004aec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004af0:	4a0a      	ldr	r2, [pc, #40]	@ (8004b1c <HAL_MspInit+0x38>)
 8004af2:	f043 0302 	orr.w	r3, r3, #2
 8004af6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004afa:	4b08      	ldr	r3, [pc, #32]	@ (8004b1c <HAL_MspInit+0x38>)
 8004afc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	607b      	str	r3, [r7, #4]
 8004b06:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004b08:	2200      	movs	r2, #0
 8004b0a:	210f      	movs	r1, #15
 8004b0c:	f06f 0001 	mvn.w	r0, #1
 8004b10:	f003 f8fe 	bl	8007d10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b14:	bf00      	nop
 8004b16:	3708      	adds	r7, #8
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	58024400 	.word	0x58024400

08004b20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b090      	sub	sp, #64	@ 0x40
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b0f      	cmp	r3, #15
 8004b2c:	d827      	bhi.n	8004b7e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004b2e:	2200      	movs	r2, #0
 8004b30:	6879      	ldr	r1, [r7, #4]
 8004b32:	2036      	movs	r0, #54	@ 0x36
 8004b34:	f003 f8ec 	bl	8007d10 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004b38:	2036      	movs	r0, #54	@ 0x36
 8004b3a:	f003 f903 	bl	8007d44 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8004b3e:	4a29      	ldr	r2, [pc, #164]	@ (8004be4 <HAL_InitTick+0xc4>)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004b44:	4b28      	ldr	r3, [pc, #160]	@ (8004be8 <HAL_InitTick+0xc8>)
 8004b46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b4a:	4a27      	ldr	r2, [pc, #156]	@ (8004be8 <HAL_InitTick+0xc8>)
 8004b4c:	f043 0310 	orr.w	r3, r3, #16
 8004b50:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004b54:	4b24      	ldr	r3, [pc, #144]	@ (8004be8 <HAL_InitTick+0xc8>)
 8004b56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b5a:	f003 0310 	and.w	r3, r3, #16
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b62:	f107 0210 	add.w	r2, r7, #16
 8004b66:	f107 0314 	add.w	r3, r7, #20
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f00a fc67 	bl	800f440 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b74:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d106      	bne.n	8004b8a <HAL_InitTick+0x6a>
 8004b7c:	e001      	b.n	8004b82 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e02b      	b.n	8004bda <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004b82:	f00a fc31 	bl	800f3e8 <HAL_RCC_GetPCLK1Freq>
 8004b86:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8004b88:	e004      	b.n	8004b94 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004b8a:	f00a fc2d 	bl	800f3e8 <HAL_RCC_GetPCLK1Freq>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	005b      	lsls	r3, r3, #1
 8004b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b96:	4a15      	ldr	r2, [pc, #84]	@ (8004bec <HAL_InitTick+0xcc>)
 8004b98:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9c:	0c9b      	lsrs	r3, r3, #18
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004ba2:	4b13      	ldr	r3, [pc, #76]	@ (8004bf0 <HAL_InitTick+0xd0>)
 8004ba4:	4a13      	ldr	r2, [pc, #76]	@ (8004bf4 <HAL_InitTick+0xd4>)
 8004ba6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004ba8:	4b11      	ldr	r3, [pc, #68]	@ (8004bf0 <HAL_InitTick+0xd0>)
 8004baa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004bae:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004bb0:	4a0f      	ldr	r2, [pc, #60]	@ (8004bf0 <HAL_InitTick+0xd0>)
 8004bb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8004bf0 <HAL_InitTick+0xd0>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8004bf0 <HAL_InitTick+0xd0>)
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004bc2:	480b      	ldr	r0, [pc, #44]	@ (8004bf0 <HAL_InitTick+0xd0>)
 8004bc4:	f00d f864 	bl	8011c90 <HAL_TIM_Base_Init>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d104      	bne.n	8004bd8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004bce:	4808      	ldr	r0, [pc, #32]	@ (8004bf0 <HAL_InitTick+0xd0>)
 8004bd0:	f00d f8b6 	bl	8011d40 <HAL_TIM_Base_Start_IT>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	e000      	b.n	8004bda <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3740      	adds	r7, #64	@ 0x40
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	24000008 	.word	0x24000008
 8004be8:	58024400 	.word	0x58024400
 8004bec:	431bde83 	.word	0x431bde83
 8004bf0:	24002a18 	.word	0x24002a18
 8004bf4:	40001000 	.word	0x40001000

08004bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004bfc:	bf00      	nop
 8004bfe:	e7fd      	b.n	8004bfc <NMI_Handler+0x4>

08004c00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c04:	bf00      	nop
 8004c06:	e7fd      	b.n	8004c04 <HardFault_Handler+0x4>

08004c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c0c:	bf00      	nop
 8004c0e:	e7fd      	b.n	8004c0c <MemManage_Handler+0x4>

08004c10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c10:	b480      	push	{r7}
 8004c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c14:	bf00      	nop
 8004c16:	e7fd      	b.n	8004c14 <BusFault_Handler+0x4>

08004c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c1c:	bf00      	nop
 8004c1e:	e7fd      	b.n	8004c1c <UsageFault_Handler+0x4>

08004c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c24:	bf00      	nop
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WM_IRQ_Pin);
 8004c32:	2010      	movs	r0, #16
 8004c34:	f007 fa41 	bl	800c0ba <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004c38:	bf00      	nop
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004c40:	4802      	ldr	r0, [pc, #8]	@ (8004c4c <DMA1_Stream0_IRQHandler+0x10>)
 8004c42:	f004 fc2b 	bl	800949c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004c46:	bf00      	nop
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	24000274 	.word	0x24000274

08004c50 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8004c54:	4802      	ldr	r0, [pc, #8]	@ (8004c60 <FDCAN2_IT0_IRQHandler+0x10>)
 8004c56:	f006 fbc5 	bl	800b3e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8004c5a:	bf00      	nop
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	24002428 	.word	0x24002428

08004c64 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004c68:	4802      	ldr	r0, [pc, #8]	@ (8004c74 <USART3_IRQHandler+0x10>)
 8004c6a:	f00e fd27 	bl	80136bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004c6e:	bf00      	nop
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	24002c30 	.word	0x24002c30

08004c78 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004c7c:	4802      	ldr	r0, [pc, #8]	@ (8004c88 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004c7e:	f00d fa63 	bl	8012148 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004c82:	bf00      	nop
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	24002b98 	.word	0x24002b98

08004c8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004c90:	4802      	ldr	r0, [pc, #8]	@ (8004c9c <TIM6_DAC_IRQHandler+0x10>)
 8004c92:	f00d fa59 	bl	8012148 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c96:	bf00      	nop
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	24002a18 	.word	0x24002a18

08004ca0 <OCTOSPI1_IRQHandler>:

/**
  * @brief This function handles OCTOSPI1 global interrupt.
  */
void OCTOSPI1_IRQHandler(void)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OCTOSPI1_IRQn 0 */

  /* USER CODE END OCTOSPI1_IRQn 0 */
  HAL_OSPI_IRQHandler(&hospi1);
 8004ca4:	4802      	ldr	r0, [pc, #8]	@ (8004cb0 <OCTOSPI1_IRQHandler+0x10>)
 8004ca6:	f008 f933 	bl	800cf10 <HAL_OSPI_IRQHandler>
  /* USER CODE BEGIN OCTOSPI1_IRQn 1 */

  /* USER CODE END OCTOSPI1_IRQn 1 */
}
 8004caa:	bf00      	nop
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	24002728 	.word	0x24002728

08004cb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
  return 1;
 8004cb8:	2301      	movs	r3, #1
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <_kill>:

int _kill(int pid, int sig)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004cce:	f016 f8ab 	bl	801ae28 <__errno>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2216      	movs	r2, #22
 8004cd6:	601a      	str	r2, [r3, #0]
  return -1;
 8004cd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3708      	adds	r7, #8
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <_exit>:

void _exit (int status)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b082      	sub	sp, #8
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004cec:	f04f 31ff 	mov.w	r1, #4294967295
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f7ff ffe7 	bl	8004cc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004cf6:	bf00      	nop
 8004cf8:	e7fd      	b.n	8004cf6 <_exit+0x12>

08004cfa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b086      	sub	sp, #24
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	60f8      	str	r0, [r7, #12]
 8004d02:	60b9      	str	r1, [r7, #8]
 8004d04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d06:	2300      	movs	r3, #0
 8004d08:	617b      	str	r3, [r7, #20]
 8004d0a:	e00a      	b.n	8004d22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004d0c:	f7fc fdd6 	bl	80018bc <__io_getchar>
 8004d10:	4601      	mov	r1, r0
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	1c5a      	adds	r2, r3, #1
 8004d16:	60ba      	str	r2, [r7, #8]
 8004d18:	b2ca      	uxtb	r2, r1
 8004d1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	617b      	str	r3, [r7, #20]
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	dbf0      	blt.n	8004d0c <_read+0x12>
  }

  return len;
 8004d2a:	687b      	ldr	r3, [r7, #4]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3718      	adds	r7, #24
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b086      	sub	sp, #24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d40:	2300      	movs	r3, #0
 8004d42:	617b      	str	r3, [r7, #20]
 8004d44:	e009      	b.n	8004d5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	1c5a      	adds	r2, r3, #1
 8004d4a:	60ba      	str	r2, [r7, #8]
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7fc fd9c 	bl	800188c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	3301      	adds	r3, #1
 8004d58:	617b      	str	r3, [r7, #20]
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	dbf1      	blt.n	8004d46 <_write+0x12>
  }
  return len;
 8004d62:	687b      	ldr	r3, [r7, #4]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <_close>:

int _close(int file)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004d74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d94:	605a      	str	r2, [r3, #4]
  return 0;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <_isatty>:

int _isatty(int file)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004dac:	2301      	movs	r3, #1
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	370c      	adds	r7, #12
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr

08004dba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b085      	sub	sp, #20
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	60f8      	str	r0, [r7, #12]
 8004dc2:	60b9      	str	r1, [r7, #8]
 8004dc4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3714      	adds	r7, #20
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ddc:	4a14      	ldr	r2, [pc, #80]	@ (8004e30 <_sbrk+0x5c>)
 8004dde:	4b15      	ldr	r3, [pc, #84]	@ (8004e34 <_sbrk+0x60>)
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004de8:	4b13      	ldr	r3, [pc, #76]	@ (8004e38 <_sbrk+0x64>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d102      	bne.n	8004df6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004df0:	4b11      	ldr	r3, [pc, #68]	@ (8004e38 <_sbrk+0x64>)
 8004df2:	4a12      	ldr	r2, [pc, #72]	@ (8004e3c <_sbrk+0x68>)
 8004df4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004df6:	4b10      	ldr	r3, [pc, #64]	@ (8004e38 <_sbrk+0x64>)
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d207      	bcs.n	8004e14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e04:	f016 f810 	bl	801ae28 <__errno>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	220c      	movs	r2, #12
 8004e0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e12:	e009      	b.n	8004e28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e14:	4b08      	ldr	r3, [pc, #32]	@ (8004e38 <_sbrk+0x64>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e1a:	4b07      	ldr	r3, [pc, #28]	@ (8004e38 <_sbrk+0x64>)
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4413      	add	r3, r2
 8004e22:	4a05      	ldr	r2, [pc, #20]	@ (8004e38 <_sbrk+0x64>)
 8004e24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e26:	68fb      	ldr	r3, [r7, #12]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3718      	adds	r7, #24
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	24050000 	.word	0x24050000
 8004e34:	00000400 	.word	0x00000400
 8004e38:	24002a64 	.word	0x24002a64
 8004e3c:	24014208 	.word	0x24014208

08004e40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004e44:	4b3e      	ldr	r3, [pc, #248]	@ (8004f40 <SystemInit+0x100>)
 8004e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e4a:	4a3d      	ldr	r2, [pc, #244]	@ (8004f40 <SystemInit+0x100>)
 8004e4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004e54:	4b3b      	ldr	r3, [pc, #236]	@ (8004f44 <SystemInit+0x104>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 030f 	and.w	r3, r3, #15
 8004e5c:	2b06      	cmp	r3, #6
 8004e5e:	d807      	bhi.n	8004e70 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004e60:	4b38      	ldr	r3, [pc, #224]	@ (8004f44 <SystemInit+0x104>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f023 030f 	bic.w	r3, r3, #15
 8004e68:	4a36      	ldr	r2, [pc, #216]	@ (8004f44 <SystemInit+0x104>)
 8004e6a:	f043 0307 	orr.w	r3, r3, #7
 8004e6e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004e70:	4b35      	ldr	r3, [pc, #212]	@ (8004f48 <SystemInit+0x108>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a34      	ldr	r2, [pc, #208]	@ (8004f48 <SystemInit+0x108>)
 8004e76:	f043 0301 	orr.w	r3, r3, #1
 8004e7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004e7c:	4b32      	ldr	r3, [pc, #200]	@ (8004f48 <SystemInit+0x108>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004e82:	4b31      	ldr	r3, [pc, #196]	@ (8004f48 <SystemInit+0x108>)
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	4930      	ldr	r1, [pc, #192]	@ (8004f48 <SystemInit+0x108>)
 8004e88:	4b30      	ldr	r3, [pc, #192]	@ (8004f4c <SystemInit+0x10c>)
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004e8e:	4b2d      	ldr	r3, [pc, #180]	@ (8004f44 <SystemInit+0x104>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0308 	and.w	r3, r3, #8
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d007      	beq.n	8004eaa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8004f44 <SystemInit+0x104>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f023 030f 	bic.w	r3, r3, #15
 8004ea2:	4a28      	ldr	r2, [pc, #160]	@ (8004f44 <SystemInit+0x104>)
 8004ea4:	f043 0307 	orr.w	r3, r3, #7
 8004ea8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004eaa:	4b27      	ldr	r3, [pc, #156]	@ (8004f48 <SystemInit+0x108>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004eb0:	4b25      	ldr	r3, [pc, #148]	@ (8004f48 <SystemInit+0x108>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004eb6:	4b24      	ldr	r3, [pc, #144]	@ (8004f48 <SystemInit+0x108>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004ebc:	4b22      	ldr	r3, [pc, #136]	@ (8004f48 <SystemInit+0x108>)
 8004ebe:	4a24      	ldr	r2, [pc, #144]	@ (8004f50 <SystemInit+0x110>)
 8004ec0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004ec2:	4b21      	ldr	r3, [pc, #132]	@ (8004f48 <SystemInit+0x108>)
 8004ec4:	4a23      	ldr	r2, [pc, #140]	@ (8004f54 <SystemInit+0x114>)
 8004ec6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004ec8:	4b1f      	ldr	r3, [pc, #124]	@ (8004f48 <SystemInit+0x108>)
 8004eca:	4a23      	ldr	r2, [pc, #140]	@ (8004f58 <SystemInit+0x118>)
 8004ecc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004ece:	4b1e      	ldr	r3, [pc, #120]	@ (8004f48 <SystemInit+0x108>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8004f48 <SystemInit+0x108>)
 8004ed6:	4a20      	ldr	r2, [pc, #128]	@ (8004f58 <SystemInit+0x118>)
 8004ed8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004eda:	4b1b      	ldr	r3, [pc, #108]	@ (8004f48 <SystemInit+0x108>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004ee0:	4b19      	ldr	r3, [pc, #100]	@ (8004f48 <SystemInit+0x108>)
 8004ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8004f58 <SystemInit+0x118>)
 8004ee4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004ee6:	4b18      	ldr	r3, [pc, #96]	@ (8004f48 <SystemInit+0x108>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004eec:	4b16      	ldr	r3, [pc, #88]	@ (8004f48 <SystemInit+0x108>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a15      	ldr	r2, [pc, #84]	@ (8004f48 <SystemInit+0x108>)
 8004ef2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ef6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004ef8:	4b13      	ldr	r3, [pc, #76]	@ (8004f48 <SystemInit+0x108>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004efe:	4b12      	ldr	r3, [pc, #72]	@ (8004f48 <SystemInit+0x108>)
 8004f00:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d113      	bne.n	8004f34 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8004f48 <SystemInit+0x108>)
 8004f0e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f12:	4a0d      	ldr	r2, [pc, #52]	@ (8004f48 <SystemInit+0x108>)
 8004f14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f18:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8004f5c <SystemInit+0x11c>)
 8004f1e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004f22:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004f24:	4b08      	ldr	r3, [pc, #32]	@ (8004f48 <SystemInit+0x108>)
 8004f26:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f2a:	4a07      	ldr	r2, [pc, #28]	@ (8004f48 <SystemInit+0x108>)
 8004f2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f30:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004f34:	bf00      	nop
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	e000ed00 	.word	0xe000ed00
 8004f44:	52002000 	.word	0x52002000
 8004f48:	58024400 	.word	0x58024400
 8004f4c:	eaf6ed7f 	.word	0xeaf6ed7f
 8004f50:	02020200 	.word	0x02020200
 8004f54:	01ff0000 	.word	0x01ff0000
 8004f58:	01010280 	.word	0x01010280
 8004f5c:	52004000 	.word	0x52004000

08004f60 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004f60:	b480      	push	{r7}
 8004f62:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8004f64:	4b09      	ldr	r3, [pc, #36]	@ (8004f8c <ExitRun0Mode+0x2c>)
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	4a08      	ldr	r2, [pc, #32]	@ (8004f8c <ExitRun0Mode+0x2c>)
 8004f6a:	f023 0302 	bic.w	r3, r3, #2
 8004f6e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004f70:	bf00      	nop
 8004f72:	4b06      	ldr	r3, [pc, #24]	@ (8004f8c <ExitRun0Mode+0x2c>)
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f9      	beq.n	8004f72 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004f7e:	bf00      	nop
 8004f80:	bf00      	nop
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	58024800 	.word	0x58024800

08004f90 <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08e      	sub	sp, #56	@ 0x38
 8004f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	601a      	str	r2, [r3, #0]
 8004f9e:	605a      	str	r2, [r3, #4]
 8004fa0:	609a      	str	r2, [r3, #8]
 8004fa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fa4:	f107 031c 	add.w	r3, r7, #28
 8004fa8:	2200      	movs	r2, #0
 8004faa:	601a      	str	r2, [r3, #0]
 8004fac:	605a      	str	r2, [r3, #4]
 8004fae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004fb0:	463b      	mov	r3, r7
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]
 8004fb6:	605a      	str	r2, [r3, #4]
 8004fb8:	609a      	str	r2, [r3, #8]
 8004fba:	60da      	str	r2, [r3, #12]
 8004fbc:	611a      	str	r2, [r3, #16]
 8004fbe:	615a      	str	r2, [r3, #20]
 8004fc0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004fc2:	4b32      	ldr	r3, [pc, #200]	@ (800508c <MX_TIM2_Init+0xfc>)
 8004fc4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004fc8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 8004fca:	4b30      	ldr	r3, [pc, #192]	@ (800508c <MX_TIM2_Init+0xfc>)
 8004fcc:	2231      	movs	r2, #49	@ 0x31
 8004fce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fd0:	4b2e      	ldr	r3, [pc, #184]	@ (800508c <MX_TIM2_Init+0xfc>)
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8004fd6:	4b2d      	ldr	r3, [pc, #180]	@ (800508c <MX_TIM2_Init+0xfc>)
 8004fd8:	2263      	movs	r2, #99	@ 0x63
 8004fda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004fdc:	4b2b      	ldr	r3, [pc, #172]	@ (800508c <MX_TIM2_Init+0xfc>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004fe2:	4b2a      	ldr	r3, [pc, #168]	@ (800508c <MX_TIM2_Init+0xfc>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004fe8:	4828      	ldr	r0, [pc, #160]	@ (800508c <MX_TIM2_Init+0xfc>)
 8004fea:	f00c fe51 	bl	8011c90 <HAL_TIM_Base_Init>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004ff4:	f7fd fff4 	bl	8002fe0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ff8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004ffe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005002:	4619      	mov	r1, r3
 8005004:	4821      	ldr	r0, [pc, #132]	@ (800508c <MX_TIM2_Init+0xfc>)
 8005006:	f00d fabb 	bl	8012580 <HAL_TIM_ConfigClockSource>
 800500a:	4603      	mov	r3, r0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d001      	beq.n	8005014 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005010:	f7fd ffe6 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005014:	481d      	ldr	r0, [pc, #116]	@ (800508c <MX_TIM2_Init+0xfc>)
 8005016:	f00c ff19 	bl	8011e4c <HAL_TIM_PWM_Init>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8005020:	f7fd ffde 	bl	8002fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005024:	2300      	movs	r3, #0
 8005026:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005028:	2300      	movs	r3, #0
 800502a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800502c:	f107 031c 	add.w	r3, r7, #28
 8005030:	4619      	mov	r1, r3
 8005032:	4816      	ldr	r0, [pc, #88]	@ (800508c <MX_TIM2_Init+0xfc>)
 8005034:	f00e f80a 	bl	801304c <HAL_TIMEx_MasterConfigSynchronization>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800503e:	f7fd ffcf 	bl	8002fe0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005042:	2360      	movs	r3, #96	@ 0x60
 8005044:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005046:	2300      	movs	r3, #0
 8005048:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800504a:	2300      	movs	r3, #0
 800504c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800504e:	2300      	movs	r3, #0
 8005050:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005052:	463b      	mov	r3, r7
 8005054:	2200      	movs	r2, #0
 8005056:	4619      	mov	r1, r3
 8005058:	480c      	ldr	r0, [pc, #48]	@ (800508c <MX_TIM2_Init+0xfc>)
 800505a:	f00d f97d 	bl	8012358 <HAL_TIM_PWM_ConfigChannel>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8005064:	f7fd ffbc 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005068:	463b      	mov	r3, r7
 800506a:	2204      	movs	r2, #4
 800506c:	4619      	mov	r1, r3
 800506e:	4807      	ldr	r0, [pc, #28]	@ (800508c <MX_TIM2_Init+0xfc>)
 8005070:	f00d f972 	bl	8012358 <HAL_TIM_PWM_ConfigChannel>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d001      	beq.n	800507e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800507a:	f7fd ffb1 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800507e:	4803      	ldr	r0, [pc, #12]	@ (800508c <MX_TIM2_Init+0xfc>)
 8005080:	f000 faec 	bl	800565c <HAL_TIM_MspPostInit>

}
 8005084:	bf00      	nop
 8005086:	3738      	adds	r7, #56	@ 0x38
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	24002a68 	.word	0x24002a68

08005090 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b08e      	sub	sp, #56	@ 0x38
 8005094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005096:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800509a:	2200      	movs	r2, #0
 800509c:	601a      	str	r2, [r3, #0]
 800509e:	605a      	str	r2, [r3, #4]
 80050a0:	609a      	str	r2, [r3, #8]
 80050a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050a4:	f107 031c 	add.w	r3, r7, #28
 80050a8:	2200      	movs	r2, #0
 80050aa:	601a      	str	r2, [r3, #0]
 80050ac:	605a      	str	r2, [r3, #4]
 80050ae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80050b0:	463b      	mov	r3, r7
 80050b2:	2200      	movs	r2, #0
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	605a      	str	r2, [r3, #4]
 80050b8:	609a      	str	r2, [r3, #8]
 80050ba:	60da      	str	r2, [r3, #12]
 80050bc:	611a      	str	r2, [r3, #16]
 80050be:	615a      	str	r2, [r3, #20]
 80050c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80050c2:	4b32      	ldr	r3, [pc, #200]	@ (800518c <MX_TIM3_Init+0xfc>)
 80050c4:	4a32      	ldr	r2, [pc, #200]	@ (8005190 <MX_TIM3_Init+0x100>)
 80050c6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 80050c8:	4b30      	ldr	r3, [pc, #192]	@ (800518c <MX_TIM3_Init+0xfc>)
 80050ca:	2231      	movs	r2, #49	@ 0x31
 80050cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050ce:	4b2f      	ldr	r3, [pc, #188]	@ (800518c <MX_TIM3_Init+0xfc>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80050d4:	4b2d      	ldr	r3, [pc, #180]	@ (800518c <MX_TIM3_Init+0xfc>)
 80050d6:	2263      	movs	r2, #99	@ 0x63
 80050d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050da:	4b2c      	ldr	r3, [pc, #176]	@ (800518c <MX_TIM3_Init+0xfc>)
 80050dc:	2200      	movs	r2, #0
 80050de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050e0:	4b2a      	ldr	r3, [pc, #168]	@ (800518c <MX_TIM3_Init+0xfc>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80050e6:	4829      	ldr	r0, [pc, #164]	@ (800518c <MX_TIM3_Init+0xfc>)
 80050e8:	f00c fdd2 	bl	8011c90 <HAL_TIM_Base_Init>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80050f2:	f7fd ff75 	bl	8002fe0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80050f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80050fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80050fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005100:	4619      	mov	r1, r3
 8005102:	4822      	ldr	r0, [pc, #136]	@ (800518c <MX_TIM3_Init+0xfc>)
 8005104:	f00d fa3c 	bl	8012580 <HAL_TIM_ConfigClockSource>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800510e:	f7fd ff67 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005112:	481e      	ldr	r0, [pc, #120]	@ (800518c <MX_TIM3_Init+0xfc>)
 8005114:	f00c fe9a 	bl	8011e4c <HAL_TIM_PWM_Init>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800511e:	f7fd ff5f 	bl	8002fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005122:	2300      	movs	r3, #0
 8005124:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005126:	2300      	movs	r3, #0
 8005128:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800512a:	f107 031c 	add.w	r3, r7, #28
 800512e:	4619      	mov	r1, r3
 8005130:	4816      	ldr	r0, [pc, #88]	@ (800518c <MX_TIM3_Init+0xfc>)
 8005132:	f00d ff8b 	bl	801304c <HAL_TIMEx_MasterConfigSynchronization>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d001      	beq.n	8005140 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800513c:	f7fd ff50 	bl	8002fe0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005140:	2360      	movs	r3, #96	@ 0x60
 8005142:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005144:	2300      	movs	r3, #0
 8005146:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005148:	2300      	movs	r3, #0
 800514a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800514c:	2300      	movs	r3, #0
 800514e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005150:	463b      	mov	r3, r7
 8005152:	2200      	movs	r2, #0
 8005154:	4619      	mov	r1, r3
 8005156:	480d      	ldr	r0, [pc, #52]	@ (800518c <MX_TIM3_Init+0xfc>)
 8005158:	f00d f8fe 	bl	8012358 <HAL_TIM_PWM_ConfigChannel>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d001      	beq.n	8005166 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8005162:	f7fd ff3d 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005166:	463b      	mov	r3, r7
 8005168:	2204      	movs	r2, #4
 800516a:	4619      	mov	r1, r3
 800516c:	4807      	ldr	r0, [pc, #28]	@ (800518c <MX_TIM3_Init+0xfc>)
 800516e:	f00d f8f3 	bl	8012358 <HAL_TIM_PWM_ConfigChannel>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8005178:	f7fd ff32 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800517c:	4803      	ldr	r0, [pc, #12]	@ (800518c <MX_TIM3_Init+0xfc>)
 800517e:	f000 fa6d 	bl	800565c <HAL_TIM_MspPostInit>

}
 8005182:	bf00      	nop
 8005184:	3738      	adds	r7, #56	@ 0x38
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	24002ab4 	.word	0x24002ab4
 8005190:	40000400 	.word	0x40000400

08005194 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b08e      	sub	sp, #56	@ 0x38
 8005198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800519a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800519e:	2200      	movs	r2, #0
 80051a0:	601a      	str	r2, [r3, #0]
 80051a2:	605a      	str	r2, [r3, #4]
 80051a4:	609a      	str	r2, [r3, #8]
 80051a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051a8:	f107 031c 	add.w	r3, r7, #28
 80051ac:	2200      	movs	r2, #0
 80051ae:	601a      	str	r2, [r3, #0]
 80051b0:	605a      	str	r2, [r3, #4]
 80051b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80051b4:	463b      	mov	r3, r7
 80051b6:	2200      	movs	r2, #0
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	605a      	str	r2, [r3, #4]
 80051bc:	609a      	str	r2, [r3, #8]
 80051be:	60da      	str	r2, [r3, #12]
 80051c0:	611a      	str	r2, [r3, #16]
 80051c2:	615a      	str	r2, [r3, #20]
 80051c4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80051c6:	4b32      	ldr	r3, [pc, #200]	@ (8005290 <MX_TIM4_Init+0xfc>)
 80051c8:	4a32      	ldr	r2, [pc, #200]	@ (8005294 <MX_TIM4_Init+0x100>)
 80051ca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50-1;
 80051cc:	4b30      	ldr	r3, [pc, #192]	@ (8005290 <MX_TIM4_Init+0xfc>)
 80051ce:	2231      	movs	r2, #49	@ 0x31
 80051d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051d2:	4b2f      	ldr	r3, [pc, #188]	@ (8005290 <MX_TIM4_Init+0xfc>)
 80051d4:	2200      	movs	r2, #0
 80051d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80051d8:	4b2d      	ldr	r3, [pc, #180]	@ (8005290 <MX_TIM4_Init+0xfc>)
 80051da:	2263      	movs	r2, #99	@ 0x63
 80051dc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051de:	4b2c      	ldr	r3, [pc, #176]	@ (8005290 <MX_TIM4_Init+0xfc>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051e4:	4b2a      	ldr	r3, [pc, #168]	@ (8005290 <MX_TIM4_Init+0xfc>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80051ea:	4829      	ldr	r0, [pc, #164]	@ (8005290 <MX_TIM4_Init+0xfc>)
 80051ec:	f00c fd50 	bl	8011c90 <HAL_TIM_Base_Init>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d001      	beq.n	80051fa <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80051f6:	f7fd fef3 	bl	8002fe0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80051fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005200:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005204:	4619      	mov	r1, r3
 8005206:	4822      	ldr	r0, [pc, #136]	@ (8005290 <MX_TIM4_Init+0xfc>)
 8005208:	f00d f9ba 	bl	8012580 <HAL_TIM_ConfigClockSource>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8005212:	f7fd fee5 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005216:	481e      	ldr	r0, [pc, #120]	@ (8005290 <MX_TIM4_Init+0xfc>)
 8005218:	f00c fe18 	bl	8011e4c <HAL_TIM_PWM_Init>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8005222:	f7fd fedd 	bl	8002fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005226:	2300      	movs	r3, #0
 8005228:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800522a:	2300      	movs	r3, #0
 800522c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800522e:	f107 031c 	add.w	r3, r7, #28
 8005232:	4619      	mov	r1, r3
 8005234:	4816      	ldr	r0, [pc, #88]	@ (8005290 <MX_TIM4_Init+0xfc>)
 8005236:	f00d ff09 	bl	801304c <HAL_TIMEx_MasterConfigSynchronization>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8005240:	f7fd fece 	bl	8002fe0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005244:	2360      	movs	r3, #96	@ 0x60
 8005246:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005248:	2300      	movs	r3, #0
 800524a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800524c:	2300      	movs	r3, #0
 800524e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005250:	2300      	movs	r3, #0
 8005252:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005254:	463b      	mov	r3, r7
 8005256:	2200      	movs	r2, #0
 8005258:	4619      	mov	r1, r3
 800525a:	480d      	ldr	r0, [pc, #52]	@ (8005290 <MX_TIM4_Init+0xfc>)
 800525c:	f00d f87c 	bl	8012358 <HAL_TIM_PWM_ConfigChannel>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8005266:	f7fd febb 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800526a:	463b      	mov	r3, r7
 800526c:	2204      	movs	r2, #4
 800526e:	4619      	mov	r1, r3
 8005270:	4807      	ldr	r0, [pc, #28]	@ (8005290 <MX_TIM4_Init+0xfc>)
 8005272:	f00d f871 	bl	8012358 <HAL_TIM_PWM_ConfigChannel>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 800527c:	f7fd feb0 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005280:	4803      	ldr	r0, [pc, #12]	@ (8005290 <MX_TIM4_Init+0xfc>)
 8005282:	f000 f9eb 	bl	800565c <HAL_TIM_MspPostInit>

}
 8005286:	bf00      	nop
 8005288:	3738      	adds	r7, #56	@ 0x38
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	24002b00 	.word	0x24002b00
 8005294:	40000800 	.word	0x40000800

08005298 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b088      	sub	sp, #32
 800529c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800529e:	f107 0310 	add.w	r3, r7, #16
 80052a2:	2200      	movs	r2, #0
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	605a      	str	r2, [r3, #4]
 80052a8:	609a      	str	r2, [r3, #8]
 80052aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052ac:	1d3b      	adds	r3, r7, #4
 80052ae:	2200      	movs	r2, #0
 80052b0:	601a      	str	r2, [r3, #0]
 80052b2:	605a      	str	r2, [r3, #4]
 80052b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80052b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005330 <MX_TIM5_Init+0x98>)
 80052b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005334 <MX_TIM5_Init+0x9c>)
 80052ba:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 500-1;
 80052bc:	4b1c      	ldr	r3, [pc, #112]	@ (8005330 <MX_TIM5_Init+0x98>)
 80052be:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80052c2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005330 <MX_TIM5_Init+0x98>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4000-1;
 80052ca:	4b19      	ldr	r3, [pc, #100]	@ (8005330 <MX_TIM5_Init+0x98>)
 80052cc:	f640 729f 	movw	r2, #3999	@ 0xf9f
 80052d0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052d2:	4b17      	ldr	r3, [pc, #92]	@ (8005330 <MX_TIM5_Init+0x98>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052d8:	4b15      	ldr	r3, [pc, #84]	@ (8005330 <MX_TIM5_Init+0x98>)
 80052da:	2200      	movs	r2, #0
 80052dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80052de:	4814      	ldr	r0, [pc, #80]	@ (8005330 <MX_TIM5_Init+0x98>)
 80052e0:	f00c fcd6 	bl	8011c90 <HAL_TIM_Base_Init>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 80052ea:	f7fd fe79 	bl	8002fe0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80052f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80052f4:	f107 0310 	add.w	r3, r7, #16
 80052f8:	4619      	mov	r1, r3
 80052fa:	480d      	ldr	r0, [pc, #52]	@ (8005330 <MX_TIM5_Init+0x98>)
 80052fc:	f00d f940 	bl	8012580 <HAL_TIM_ConfigClockSource>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8005306:	f7fd fe6b 	bl	8002fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800530a:	2300      	movs	r3, #0
 800530c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800530e:	2300      	movs	r3, #0
 8005310:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005312:	1d3b      	adds	r3, r7, #4
 8005314:	4619      	mov	r1, r3
 8005316:	4806      	ldr	r0, [pc, #24]	@ (8005330 <MX_TIM5_Init+0x98>)
 8005318:	f00d fe98 	bl	801304c <HAL_TIMEx_MasterConfigSynchronization>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d001      	beq.n	8005326 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8005322:	f7fd fe5d 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8005326:	bf00      	nop
 8005328:	3720      	adds	r7, #32
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	24002b4c 	.word	0x24002b4c
 8005334:	40000c00 	.word	0x40000c00

08005338 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b088      	sub	sp, #32
 800533c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800533e:	f107 0310 	add.w	r3, r7, #16
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]
 8005346:	605a      	str	r2, [r3, #4]
 8005348:	609a      	str	r2, [r3, #8]
 800534a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800534c:	1d3b      	adds	r3, r7, #4
 800534e:	2200      	movs	r2, #0
 8005350:	601a      	str	r2, [r3, #0]
 8005352:	605a      	str	r2, [r3, #4]
 8005354:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8005356:	4b20      	ldr	r3, [pc, #128]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 8005358:	4a20      	ldr	r2, [pc, #128]	@ (80053dc <MX_TIM8_Init+0xa4>)
 800535a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 250-1;
 800535c:	4b1e      	ldr	r3, [pc, #120]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 800535e:	22f9      	movs	r2, #249	@ 0xf9
 8005360:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005362:	4b1d      	ldr	r3, [pc, #116]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 8005364:	2200      	movs	r2, #0
 8005366:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000-1;
 8005368:	4b1b      	ldr	r3, [pc, #108]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 800536a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800536e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005370:	4b19      	ldr	r3, [pc, #100]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 8005372:	2200      	movs	r2, #0
 8005374:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005376:	4b18      	ldr	r3, [pc, #96]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 8005378:	2200      	movs	r2, #0
 800537a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800537c:	4b16      	ldr	r3, [pc, #88]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 800537e:	2280      	movs	r2, #128	@ 0x80
 8005380:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005382:	4815      	ldr	r0, [pc, #84]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 8005384:	f00c fc84 	bl	8011c90 <HAL_TIM_Base_Init>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d001      	beq.n	8005392 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 800538e:	f7fd fe27 	bl	8002fe0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005392:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005396:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8005398:	f107 0310 	add.w	r3, r7, #16
 800539c:	4619      	mov	r1, r3
 800539e:	480e      	ldr	r0, [pc, #56]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 80053a0:	f00d f8ee 	bl	8012580 <HAL_TIM_ConfigClockSource>
 80053a4:	4603      	mov	r3, r0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d001      	beq.n	80053ae <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80053aa:	f7fd fe19 	bl	8002fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80053ae:	2320      	movs	r3, #32
 80053b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80053b2:	2300      	movs	r3, #0
 80053b4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053b6:	2300      	movs	r3, #0
 80053b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80053ba:	1d3b      	adds	r3, r7, #4
 80053bc:	4619      	mov	r1, r3
 80053be:	4806      	ldr	r0, [pc, #24]	@ (80053d8 <MX_TIM8_Init+0xa0>)
 80053c0:	f00d fe44 	bl	801304c <HAL_TIMEx_MasterConfigSynchronization>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80053ca:	f7fd fe09 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80053ce:	bf00      	nop
 80053d0:	3720      	adds	r7, #32
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	24002b98 	.word	0x24002b98
 80053dc:	40010400 	.word	0x40010400

080053e0 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b09c      	sub	sp, #112	@ 0x70
 80053e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053e6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	605a      	str	r2, [r3, #4]
 80053f0:	609a      	str	r2, [r3, #8]
 80053f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053f4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80053f8:	2200      	movs	r2, #0
 80053fa:	601a      	str	r2, [r3, #0]
 80053fc:	605a      	str	r2, [r3, #4]
 80053fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005400:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005404:	2200      	movs	r2, #0
 8005406:	601a      	str	r2, [r3, #0]
 8005408:	605a      	str	r2, [r3, #4]
 800540a:	609a      	str	r2, [r3, #8]
 800540c:	60da      	str	r2, [r3, #12]
 800540e:	611a      	str	r2, [r3, #16]
 8005410:	615a      	str	r2, [r3, #20]
 8005412:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005414:	1d3b      	adds	r3, r7, #4
 8005416:	2234      	movs	r2, #52	@ 0x34
 8005418:	2100      	movs	r1, #0
 800541a:	4618      	mov	r0, r3
 800541c:	f015 fc48 	bl	801acb0 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8005420:	4b3f      	ldr	r3, [pc, #252]	@ (8005520 <MX_TIM15_Init+0x140>)
 8005422:	4a40      	ldr	r2, [pc, #256]	@ (8005524 <MX_TIM15_Init+0x144>)
 8005424:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 500-1;
 8005426:	4b3e      	ldr	r3, [pc, #248]	@ (8005520 <MX_TIM15_Init+0x140>)
 8005428:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800542c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800542e:	4b3c      	ldr	r3, [pc, #240]	@ (8005520 <MX_TIM15_Init+0x140>)
 8005430:	2200      	movs	r2, #0
 8005432:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000-1;
 8005434:	4b3a      	ldr	r3, [pc, #232]	@ (8005520 <MX_TIM15_Init+0x140>)
 8005436:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800543a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800543c:	4b38      	ldr	r3, [pc, #224]	@ (8005520 <MX_TIM15_Init+0x140>)
 800543e:	2200      	movs	r2, #0
 8005440:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8005442:	4b37      	ldr	r3, [pc, #220]	@ (8005520 <MX_TIM15_Init+0x140>)
 8005444:	2200      	movs	r2, #0
 8005446:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005448:	4b35      	ldr	r3, [pc, #212]	@ (8005520 <MX_TIM15_Init+0x140>)
 800544a:	2200      	movs	r2, #0
 800544c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800544e:	4834      	ldr	r0, [pc, #208]	@ (8005520 <MX_TIM15_Init+0x140>)
 8005450:	f00c fc1e 	bl	8011c90 <HAL_TIM_Base_Init>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d001      	beq.n	800545e <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 800545a:	f7fd fdc1 	bl	8002fe0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800545e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005462:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005464:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005468:	4619      	mov	r1, r3
 800546a:	482d      	ldr	r0, [pc, #180]	@ (8005520 <MX_TIM15_Init+0x140>)
 800546c:	f00d f888 	bl	8012580 <HAL_TIM_ConfigClockSource>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d001      	beq.n	800547a <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8005476:	f7fd fdb3 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800547a:	4829      	ldr	r0, [pc, #164]	@ (8005520 <MX_TIM15_Init+0x140>)
 800547c:	f00c fce6 	bl	8011e4c <HAL_TIM_PWM_Init>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8005486:	f7fd fdab 	bl	8002fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800548a:	2300      	movs	r3, #0
 800548c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800548e:	2300      	movs	r3, #0
 8005490:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005492:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005496:	4619      	mov	r1, r3
 8005498:	4821      	ldr	r0, [pc, #132]	@ (8005520 <MX_TIM15_Init+0x140>)
 800549a:	f00d fdd7 	bl	801304c <HAL_TIMEx_MasterConfigSynchronization>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 80054a4:	f7fd fd9c 	bl	8002fe0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80054a8:	2360      	movs	r3, #96	@ 0x60
 80054aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80054ac:	2300      	movs	r3, #0
 80054ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80054b0:	2300      	movs	r3, #0
 80054b2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80054b4:	2300      	movs	r3, #0
 80054b6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80054b8:	2300      	movs	r3, #0
 80054ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80054bc:	2300      	movs	r3, #0
 80054be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80054c0:	2300      	movs	r3, #0
 80054c2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80054c4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80054c8:	2200      	movs	r2, #0
 80054ca:	4619      	mov	r1, r3
 80054cc:	4814      	ldr	r0, [pc, #80]	@ (8005520 <MX_TIM15_Init+0x140>)
 80054ce:	f00c ff43 	bl	8012358 <HAL_TIM_PWM_ConfigChannel>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d001      	beq.n	80054dc <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 80054d8:	f7fd fd82 	bl	8002fe0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80054dc:	2300      	movs	r3, #0
 80054de:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80054e0:	2300      	movs	r3, #0
 80054e2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80054e4:	2300      	movs	r3, #0
 80054e6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80054e8:	2300      	movs	r3, #0
 80054ea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80054ec:	2300      	movs	r3, #0
 80054ee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80054f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80054f4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80054f6:	2300      	movs	r3, #0
 80054f8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80054fa:	2300      	movs	r3, #0
 80054fc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80054fe:	1d3b      	adds	r3, r7, #4
 8005500:	4619      	mov	r1, r3
 8005502:	4807      	ldr	r0, [pc, #28]	@ (8005520 <MX_TIM15_Init+0x140>)
 8005504:	f00d fe3e 	bl	8013184 <HAL_TIMEx_ConfigBreakDeadTime>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d001      	beq.n	8005512 <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 800550e:	f7fd fd67 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8005512:	4803      	ldr	r0, [pc, #12]	@ (8005520 <MX_TIM15_Init+0x140>)
 8005514:	f000 f8a2 	bl	800565c <HAL_TIM_MspPostInit>

}
 8005518:	bf00      	nop
 800551a:	3770      	adds	r7, #112	@ 0x70
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}
 8005520:	24002be4 	.word	0x24002be4
 8005524:	40014000 	.word	0x40014000

08005528 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b088      	sub	sp, #32
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005538:	d10f      	bne.n	800555a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800553a:	4b42      	ldr	r3, [pc, #264]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 800553c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005540:	4a40      	ldr	r2, [pc, #256]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800554a:	4b3e      	ldr	r3, [pc, #248]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 800554c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	61fb      	str	r3, [r7, #28]
 8005556:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8005558:	e06f      	b.n	800563a <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM3)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a3a      	ldr	r2, [pc, #232]	@ (8005648 <HAL_TIM_Base_MspInit+0x120>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d10f      	bne.n	8005584 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005564:	4b37      	ldr	r3, [pc, #220]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 8005566:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800556a:	4a36      	ldr	r2, [pc, #216]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 800556c:	f043 0302 	orr.w	r3, r3, #2
 8005570:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005574:	4b33      	ldr	r3, [pc, #204]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 8005576:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800557a:	f003 0302 	and.w	r3, r3, #2
 800557e:	61bb      	str	r3, [r7, #24]
 8005580:	69bb      	ldr	r3, [r7, #24]
}
 8005582:	e05a      	b.n	800563a <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM4)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a30      	ldr	r2, [pc, #192]	@ (800564c <HAL_TIM_Base_MspInit+0x124>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d10f      	bne.n	80055ae <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800558e:	4b2d      	ldr	r3, [pc, #180]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 8005590:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005594:	4a2b      	ldr	r2, [pc, #172]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 8005596:	f043 0304 	orr.w	r3, r3, #4
 800559a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800559e:	4b29      	ldr	r3, [pc, #164]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 80055a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055a4:	f003 0304 	and.w	r3, r3, #4
 80055a8:	617b      	str	r3, [r7, #20]
 80055aa:	697b      	ldr	r3, [r7, #20]
}
 80055ac:	e045      	b.n	800563a <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM5)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a27      	ldr	r2, [pc, #156]	@ (8005650 <HAL_TIM_Base_MspInit+0x128>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d10f      	bne.n	80055d8 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80055b8:	4b22      	ldr	r3, [pc, #136]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 80055ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055be:	4a21      	ldr	r2, [pc, #132]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 80055c0:	f043 0308 	orr.w	r3, r3, #8
 80055c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80055c8:	4b1e      	ldr	r3, [pc, #120]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 80055ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	613b      	str	r3, [r7, #16]
 80055d4:	693b      	ldr	r3, [r7, #16]
}
 80055d6:	e030      	b.n	800563a <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM8)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a1d      	ldr	r2, [pc, #116]	@ (8005654 <HAL_TIM_Base_MspInit+0x12c>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d117      	bne.n	8005612 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80055e2:	4b18      	ldr	r3, [pc, #96]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 80055e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055e8:	4a16      	ldr	r2, [pc, #88]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 80055ea:	f043 0302 	orr.w	r3, r3, #2
 80055ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80055f2:	4b14      	ldr	r3, [pc, #80]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 80055f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055f8:	f003 0302 	and.w	r3, r3, #2
 80055fc:	60fb      	str	r3, [r7, #12]
 80055fe:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8005600:	2200      	movs	r2, #0
 8005602:	2105      	movs	r1, #5
 8005604:	202c      	movs	r0, #44	@ 0x2c
 8005606:	f002 fb83 	bl	8007d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800560a:	202c      	movs	r0, #44	@ 0x2c
 800560c:	f002 fb9a 	bl	8007d44 <HAL_NVIC_EnableIRQ>
}
 8005610:	e013      	b.n	800563a <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a10      	ldr	r2, [pc, #64]	@ (8005658 <HAL_TIM_Base_MspInit+0x130>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d10e      	bne.n	800563a <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800561c:	4b09      	ldr	r3, [pc, #36]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 800561e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005622:	4a08      	ldr	r2, [pc, #32]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 8005624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005628:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800562c:	4b05      	ldr	r3, [pc, #20]	@ (8005644 <HAL_TIM_Base_MspInit+0x11c>)
 800562e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005636:	60bb      	str	r3, [r7, #8]
 8005638:	68bb      	ldr	r3, [r7, #8]
}
 800563a:	bf00      	nop
 800563c:	3720      	adds	r7, #32
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	58024400 	.word	0x58024400
 8005648:	40000400 	.word	0x40000400
 800564c:	40000800 	.word	0x40000800
 8005650:	40000c00 	.word	0x40000c00
 8005654:	40010400 	.word	0x40010400
 8005658:	40014000 	.word	0x40014000

0800565c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b08c      	sub	sp, #48	@ 0x30
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005664:	f107 031c 	add.w	r3, r7, #28
 8005668:	2200      	movs	r2, #0
 800566a:	601a      	str	r2, [r3, #0]
 800566c:	605a      	str	r2, [r3, #4]
 800566e:	609a      	str	r2, [r3, #8]
 8005670:	60da      	str	r2, [r3, #12]
 8005672:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800567c:	d13f      	bne.n	80056fe <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800567e:	4b59      	ldr	r3, [pc, #356]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 8005680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005684:	4a57      	ldr	r2, [pc, #348]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 8005686:	f043 0301 	orr.w	r3, r3, #1
 800568a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800568e:	4b55      	ldr	r3, [pc, #340]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 8005690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	61bb      	str	r3, [r7, #24]
 800569a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800569c:	4b51      	ldr	r3, [pc, #324]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 800569e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056a2:	4a50      	ldr	r2, [pc, #320]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 80056a4:	f043 0302 	orr.w	r3, r3, #2
 80056a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80056ac:	4b4d      	ldr	r3, [pc, #308]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 80056ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	617b      	str	r3, [r7, #20]
 80056b8:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15(JTDI)     ------> TIM2_CH1
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80056ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056c0:	2302      	movs	r3, #2
 80056c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056c4:	2300      	movs	r3, #0
 80056c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056c8:	2300      	movs	r3, #0
 80056ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80056cc:	2301      	movs	r3, #1
 80056ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056d0:	f107 031c 	add.w	r3, r7, #28
 80056d4:	4619      	mov	r1, r3
 80056d6:	4844      	ldr	r0, [pc, #272]	@ (80057e8 <HAL_TIM_MspPostInit+0x18c>)
 80056d8:	f006 fb14 	bl	800bd04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80056dc:	2308      	movs	r3, #8
 80056de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056e0:	2302      	movs	r3, #2
 80056e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056e4:	2300      	movs	r3, #0
 80056e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056e8:	2300      	movs	r3, #0
 80056ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80056ec:	2301      	movs	r3, #1
 80056ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056f0:	f107 031c 	add.w	r3, r7, #28
 80056f4:	4619      	mov	r1, r3
 80056f6:	483d      	ldr	r0, [pc, #244]	@ (80057ec <HAL_TIM_MspPostInit+0x190>)
 80056f8:	f006 fb04 	bl	800bd04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80056fc:	e06e      	b.n	80057dc <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM3)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a3b      	ldr	r2, [pc, #236]	@ (80057f0 <HAL_TIM_MspPostInit+0x194>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d11f      	bne.n	8005748 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005708:	4b36      	ldr	r3, [pc, #216]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 800570a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800570e:	4a35      	ldr	r2, [pc, #212]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 8005710:	f043 0302 	orr.w	r3, r3, #2
 8005714:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005718:	4b32      	ldr	r3, [pc, #200]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 800571a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800571e:	f003 0302 	and.w	r3, r3, #2
 8005722:	613b      	str	r3, [r7, #16]
 8005724:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005726:	2330      	movs	r3, #48	@ 0x30
 8005728:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800572a:	2302      	movs	r3, #2
 800572c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800572e:	2300      	movs	r3, #0
 8005730:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005732:	2300      	movs	r3, #0
 8005734:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005736:	2302      	movs	r3, #2
 8005738:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800573a:	f107 031c 	add.w	r3, r7, #28
 800573e:	4619      	mov	r1, r3
 8005740:	482a      	ldr	r0, [pc, #168]	@ (80057ec <HAL_TIM_MspPostInit+0x190>)
 8005742:	f006 fadf 	bl	800bd04 <HAL_GPIO_Init>
}
 8005746:	e049      	b.n	80057dc <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM4)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a29      	ldr	r2, [pc, #164]	@ (80057f4 <HAL_TIM_MspPostInit+0x198>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d11f      	bne.n	8005792 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005752:	4b24      	ldr	r3, [pc, #144]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 8005754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005758:	4a22      	ldr	r2, [pc, #136]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 800575a:	f043 0302 	orr.w	r3, r3, #2
 800575e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005762:	4b20      	ldr	r3, [pc, #128]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 8005764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005768:	f003 0302 	and.w	r3, r3, #2
 800576c:	60fb      	str	r3, [r7, #12]
 800576e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005770:	23c0      	movs	r3, #192	@ 0xc0
 8005772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005774:	2302      	movs	r3, #2
 8005776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005778:	2300      	movs	r3, #0
 800577a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800577c:	2300      	movs	r3, #0
 800577e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005780:	2302      	movs	r3, #2
 8005782:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005784:	f107 031c 	add.w	r3, r7, #28
 8005788:	4619      	mov	r1, r3
 800578a:	4818      	ldr	r0, [pc, #96]	@ (80057ec <HAL_TIM_MspPostInit+0x190>)
 800578c:	f006 faba 	bl	800bd04 <HAL_GPIO_Init>
}
 8005790:	e024      	b.n	80057dc <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM15)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a18      	ldr	r2, [pc, #96]	@ (80057f8 <HAL_TIM_MspPostInit+0x19c>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d11f      	bne.n	80057dc <HAL_TIM_MspPostInit+0x180>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800579c:	4b11      	ldr	r3, [pc, #68]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 800579e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057a2:	4a10      	ldr	r2, [pc, #64]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 80057a4:	f043 0304 	orr.w	r3, r3, #4
 80057a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80057ac:	4b0d      	ldr	r3, [pc, #52]	@ (80057e4 <HAL_TIM_MspPostInit+0x188>)
 80057ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057b2:	f003 0304 	and.w	r3, r3, #4
 80057b6:	60bb      	str	r3, [r7, #8]
 80057b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BZ_Pin;
 80057ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057c0:	2302      	movs	r3, #2
 80057c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057c4:	2300      	movs	r3, #0
 80057c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057c8:	2300      	movs	r3, #0
 80057ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 80057cc:	2302      	movs	r3, #2
 80057ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BZ_GPIO_Port, &GPIO_InitStruct);
 80057d0:	f107 031c 	add.w	r3, r7, #28
 80057d4:	4619      	mov	r1, r3
 80057d6:	4809      	ldr	r0, [pc, #36]	@ (80057fc <HAL_TIM_MspPostInit+0x1a0>)
 80057d8:	f006 fa94 	bl	800bd04 <HAL_GPIO_Init>
}
 80057dc:	bf00      	nop
 80057de:	3730      	adds	r7, #48	@ 0x30
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	58024400 	.word	0x58024400
 80057e8:	58020000 	.word	0x58020000
 80057ec:	58020400 	.word	0x58020400
 80057f0:	40000400 	.word	0x40000400
 80057f4:	40000800 	.word	0x40000800
 80057f8:	40014000 	.word	0x40014000
 80057fc:	58020800 	.word	0x58020800

08005800 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005804:	4b22      	ldr	r3, [pc, #136]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 8005806:	4a23      	ldr	r2, [pc, #140]	@ (8005894 <MX_USART3_UART_Init+0x94>)
 8005808:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800580a:	4b21      	ldr	r3, [pc, #132]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 800580c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005810:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005812:	4b1f      	ldr	r3, [pc, #124]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 8005814:	2200      	movs	r2, #0
 8005816:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005818:	4b1d      	ldr	r3, [pc, #116]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 800581a:	2200      	movs	r2, #0
 800581c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800581e:	4b1c      	ldr	r3, [pc, #112]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 8005820:	2200      	movs	r2, #0
 8005822:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005824:	4b1a      	ldr	r3, [pc, #104]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 8005826:	220c      	movs	r2, #12
 8005828:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800582a:	4b19      	ldr	r3, [pc, #100]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 800582c:	2200      	movs	r2, #0
 800582e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005830:	4b17      	ldr	r3, [pc, #92]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 8005832:	2200      	movs	r2, #0
 8005834:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005836:	4b16      	ldr	r3, [pc, #88]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 8005838:	2200      	movs	r2, #0
 800583a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800583c:	4b14      	ldr	r3, [pc, #80]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 800583e:	2200      	movs	r2, #0
 8005840:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005842:	4b13      	ldr	r3, [pc, #76]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 8005844:	2200      	movs	r2, #0
 8005846:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005848:	4811      	ldr	r0, [pc, #68]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 800584a:	f00d fd45 	bl	80132d8 <HAL_UART_Init>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d001      	beq.n	8005858 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005854:	f7fd fbc4 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005858:	2100      	movs	r1, #0
 800585a:	480d      	ldr	r0, [pc, #52]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 800585c:	f010 fa87 	bl	8015d6e <HAL_UARTEx_SetTxFifoThreshold>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8005866:	f7fd fbbb 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800586a:	2100      	movs	r1, #0
 800586c:	4808      	ldr	r0, [pc, #32]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 800586e:	f010 fabc 	bl	8015dea <HAL_UARTEx_SetRxFifoThreshold>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8005878:	f7fd fbb2 	bl	8002fe0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800587c:	4804      	ldr	r0, [pc, #16]	@ (8005890 <MX_USART3_UART_Init+0x90>)
 800587e:	f010 fa3d 	bl	8015cfc <HAL_UARTEx_DisableFifoMode>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8005888:	f7fd fbaa 	bl	8002fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800588c:	bf00      	nop
 800588e:	bd80      	pop	{r7, pc}
 8005890:	24002c30 	.word	0x24002c30
 8005894:	40004800 	.word	0x40004800

08005898 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b0b8      	sub	sp, #224	@ 0xe0
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058a0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80058a4:	2200      	movs	r2, #0
 80058a6:	601a      	str	r2, [r3, #0]
 80058a8:	605a      	str	r2, [r3, #4]
 80058aa:	609a      	str	r2, [r3, #8]
 80058ac:	60da      	str	r2, [r3, #12]
 80058ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80058b0:	f107 0310 	add.w	r3, r7, #16
 80058b4:	22b8      	movs	r2, #184	@ 0xb8
 80058b6:	2100      	movs	r1, #0
 80058b8:	4618      	mov	r0, r3
 80058ba:	f015 f9f9 	bl	801acb0 <memset>
  if(uartHandle->Instance==USART3)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a2b      	ldr	r2, [pc, #172]	@ (8005970 <HAL_UART_MspInit+0xd8>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d14e      	bne.n	8005966 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80058c8:	f04f 0202 	mov.w	r2, #2
 80058cc:	f04f 0300 	mov.w	r3, #0
 80058d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80058d4:	2300      	movs	r3, #0
 80058d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80058da:	f107 0310 	add.w	r3, r7, #16
 80058de:	4618      	mov	r0, r3
 80058e0:	f009 fdf0 	bl	800f4c4 <HAL_RCCEx_PeriphCLKConfig>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d001      	beq.n	80058ee <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80058ea:	f7fd fb79 	bl	8002fe0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80058ee:	4b21      	ldr	r3, [pc, #132]	@ (8005974 <HAL_UART_MspInit+0xdc>)
 80058f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005974 <HAL_UART_MspInit+0xdc>)
 80058f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058fa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80058fe:	4b1d      	ldr	r3, [pc, #116]	@ (8005974 <HAL_UART_MspInit+0xdc>)
 8005900:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005904:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005908:	60fb      	str	r3, [r7, #12]
 800590a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800590c:	4b19      	ldr	r3, [pc, #100]	@ (8005974 <HAL_UART_MspInit+0xdc>)
 800590e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005912:	4a18      	ldr	r2, [pc, #96]	@ (8005974 <HAL_UART_MspInit+0xdc>)
 8005914:	f043 0304 	orr.w	r3, r3, #4
 8005918:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800591c:	4b15      	ldr	r3, [pc, #84]	@ (8005974 <HAL_UART_MspInit+0xdc>)
 800591e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005922:	f003 0304 	and.w	r3, r3, #4
 8005926:	60bb      	str	r3, [r7, #8]
 8005928:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800592a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800592e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005932:	2302      	movs	r3, #2
 8005934:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005938:	2300      	movs	r3, #0
 800593a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800593e:	2300      	movs	r3, #0
 8005940:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005944:	2307      	movs	r3, #7
 8005946:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800594a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800594e:	4619      	mov	r1, r3
 8005950:	4809      	ldr	r0, [pc, #36]	@ (8005978 <HAL_UART_MspInit+0xe0>)
 8005952:	f006 f9d7 	bl	800bd04 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 7, 0);
 8005956:	2200      	movs	r2, #0
 8005958:	2107      	movs	r1, #7
 800595a:	2027      	movs	r0, #39	@ 0x27
 800595c:	f002 f9d8 	bl	8007d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005960:	2027      	movs	r0, #39	@ 0x27
 8005962:	f002 f9ef 	bl	8007d44 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005966:	bf00      	nop
 8005968:	37e0      	adds	r7, #224	@ 0xe0
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	40004800 	.word	0x40004800
 8005974:	58024400 	.word	0x58024400
 8005978:	58020800 	.word	0x58020800

0800597c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800597c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80059b8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005980:	f7ff faee 	bl	8004f60 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005984:	f7ff fa5c 	bl	8004e40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005988:	480c      	ldr	r0, [pc, #48]	@ (80059bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800598a:	490d      	ldr	r1, [pc, #52]	@ (80059c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800598c:	4a0d      	ldr	r2, [pc, #52]	@ (80059c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800598e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005990:	e002      	b.n	8005998 <LoopCopyDataInit>

08005992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005996:	3304      	adds	r3, #4

08005998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800599a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800599c:	d3f9      	bcc.n	8005992 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800599e:	4a0a      	ldr	r2, [pc, #40]	@ (80059c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80059a0:	4c0a      	ldr	r4, [pc, #40]	@ (80059cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80059a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80059a4:	e001      	b.n	80059aa <LoopFillZerobss>

080059a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80059a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059a8:	3204      	adds	r2, #4

080059aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80059ac:	d3fb      	bcc.n	80059a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80059ae:	f015 fa41 	bl	801ae34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059b2:	f7fd f975 	bl	8002ca0 <main>
  bx  lr
 80059b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80059b8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80059bc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80059c0:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 80059c4:	0801f858 	.word	0x0801f858
  ldr r2, =_sbss
 80059c8:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 80059cc:	24014204 	.word	0x24014204

080059d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059d0:	e7fe      	b.n	80059d0 <ADC3_IRQHandler>
	...

080059d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059da:	2003      	movs	r0, #3
 80059dc:	f002 f98d 	bl	8007cfa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80059e0:	f009 fb58 	bl	800f094 <HAL_RCC_GetSysClockFreq>
 80059e4:	4602      	mov	r2, r0
 80059e6:	4b15      	ldr	r3, [pc, #84]	@ (8005a3c <HAL_Init+0x68>)
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	0a1b      	lsrs	r3, r3, #8
 80059ec:	f003 030f 	and.w	r3, r3, #15
 80059f0:	4913      	ldr	r1, [pc, #76]	@ (8005a40 <HAL_Init+0x6c>)
 80059f2:	5ccb      	ldrb	r3, [r1, r3]
 80059f4:	f003 031f 	and.w	r3, r3, #31
 80059f8:	fa22 f303 	lsr.w	r3, r2, r3
 80059fc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80059fe:	4b0f      	ldr	r3, [pc, #60]	@ (8005a3c <HAL_Init+0x68>)
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	f003 030f 	and.w	r3, r3, #15
 8005a06:	4a0e      	ldr	r2, [pc, #56]	@ (8005a40 <HAL_Init+0x6c>)
 8005a08:	5cd3      	ldrb	r3, [r2, r3]
 8005a0a:	f003 031f 	and.w	r3, r3, #31
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	fa22 f303 	lsr.w	r3, r2, r3
 8005a14:	4a0b      	ldr	r2, [pc, #44]	@ (8005a44 <HAL_Init+0x70>)
 8005a16:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005a18:	4a0b      	ldr	r2, [pc, #44]	@ (8005a48 <HAL_Init+0x74>)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005a1e:	200f      	movs	r0, #15
 8005a20:	f7ff f87e 	bl	8004b20 <HAL_InitTick>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e002      	b.n	8005a34 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005a2e:	f7ff f859 	bl	8004ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3708      	adds	r7, #8
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	58024400 	.word	0x58024400
 8005a40:	0801f3b8 	.word	0x0801f3b8
 8005a44:	24000004 	.word	0x24000004
 8005a48:	24000000 	.word	0x24000000

08005a4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005a50:	4b06      	ldr	r3, [pc, #24]	@ (8005a6c <HAL_IncTick+0x20>)
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	461a      	mov	r2, r3
 8005a56:	4b06      	ldr	r3, [pc, #24]	@ (8005a70 <HAL_IncTick+0x24>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	4a04      	ldr	r2, [pc, #16]	@ (8005a70 <HAL_IncTick+0x24>)
 8005a5e:	6013      	str	r3, [r2, #0]
}
 8005a60:	bf00      	nop
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	2400000c 	.word	0x2400000c
 8005a70:	24002cc4 	.word	0x24002cc4

08005a74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a74:	b480      	push	{r7}
 8005a76:	af00      	add	r7, sp, #0
  return uwTick;
 8005a78:	4b03      	ldr	r3, [pc, #12]	@ (8005a88 <HAL_GetTick+0x14>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	24002cc4 	.word	0x24002cc4

08005a8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a94:	f7ff ffee 	bl	8005a74 <HAL_GetTick>
 8005a98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa4:	d005      	beq.n	8005ab2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ad0 <HAL_Delay+0x44>)
 8005aa8:	781b      	ldrb	r3, [r3, #0]
 8005aaa:	461a      	mov	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	4413      	add	r3, r2
 8005ab0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005ab2:	bf00      	nop
 8005ab4:	f7ff ffde 	bl	8005a74 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d8f7      	bhi.n	8005ab4 <HAL_Delay+0x28>
  {
  }
}
 8005ac4:	bf00      	nop
 8005ac6:	bf00      	nop
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	2400000c 	.word	0x2400000c

08005ad4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	609a      	str	r2, [r3, #8]
}
 8005aee:	bf00      	nop
 8005af0:	370c      	adds	r7, #12
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr

08005afa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b083      	sub	sp, #12
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
 8005b02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	431a      	orrs	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	609a      	str	r2, [r3, #8]
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b087      	sub	sp, #28
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a18      	ldr	r2, [pc, #96]	@ (8005bac <LL_ADC_SetChannelPreselection+0x70>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d027      	beq.n	8005b9e <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d107      	bne.n	8005b68 <LL_ADC_SetChannelPreselection+0x2c>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	0e9b      	lsrs	r3, r3, #26
 8005b5c:	f003 031f 	and.w	r3, r3, #31
 8005b60:	2201      	movs	r2, #1
 8005b62:	fa02 f303 	lsl.w	r3, r2, r3
 8005b66:	e015      	b.n	8005b94 <LL_ADC_SetChannelPreselection+0x58>
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	fa93 f3a3 	rbit	r3, r3
 8005b72:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8005b7e:	2320      	movs	r3, #32
 8005b80:	e003      	b.n	8005b8a <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	fab3 f383 	clz	r3, r3
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	f003 031f 	and.w	r3, r3, #31
 8005b8e:	2201      	movs	r2, #1
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	69d2      	ldr	r2, [r2, #28]
 8005b98:	431a      	orrs	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8005b9e:	bf00      	nop
 8005ba0:	371c      	adds	r7, #28
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	58026000 	.word	0x58026000

08005bb0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b087      	sub	sp, #28
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	607a      	str	r2, [r7, #4]
 8005bbc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	3360      	adds	r3, #96	@ 0x60
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	4413      	add	r3, r2
 8005bca:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	4a10      	ldr	r2, [pc, #64]	@ (8005c10 <LL_ADC_SetOffset+0x60>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d10b      	bne.n	8005bec <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005bea:	e00b      	b.n	8005c04 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	430b      	orrs	r3, r1
 8005bfe:	431a      	orrs	r2, r3
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	601a      	str	r2, [r3, #0]
}
 8005c04:	bf00      	nop
 8005c06:	371c      	adds	r7, #28
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr
 8005c10:	58026000 	.word	0x58026000

08005c14 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	3360      	adds	r3, #96	@ 0x60
 8005c22:	461a      	mov	r2, r3
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3714      	adds	r7, #20
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b085      	sub	sp, #20
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	f003 031f 	and.w	r3, r3, #31
 8005c5a:	6879      	ldr	r1, [r7, #4]
 8005c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c60:	431a      	orrs	r2, r3
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	611a      	str	r2, [r3, #16]
}
 8005c66:	bf00      	nop
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
	...

08005c74 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b087      	sub	sp, #28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4a0c      	ldr	r2, [pc, #48]	@ (8005cb4 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d00e      	beq.n	8005ca6 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	3360      	adds	r3, #96	@ 0x60
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4413      	add	r3, r2
 8005c94:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	431a      	orrs	r2, r3
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	601a      	str	r2, [r3, #0]
  }
}
 8005ca6:	bf00      	nop
 8005ca8:	371c      	adds	r7, #28
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	58026000 	.word	0x58026000

08005cb8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4a0c      	ldr	r2, [pc, #48]	@ (8005cf8 <LL_ADC_SetOffsetSaturation+0x40>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d10e      	bne.n	8005cea <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	3360      	adds	r3, #96	@ 0x60
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	4413      	add	r3, r2
 8005cd8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	431a      	orrs	r2, r3
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8005cea:	bf00      	nop
 8005cec:	371c      	adds	r7, #28
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	58026000 	.word	0x58026000

08005cfc <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b087      	sub	sp, #28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	4a0c      	ldr	r2, [pc, #48]	@ (8005d3c <LL_ADC_SetOffsetSign+0x40>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d10e      	bne.n	8005d2e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	3360      	adds	r3, #96	@ 0x60
 8005d14:	461a      	mov	r2, r3
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	4413      	add	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8005d2e:	bf00      	nop
 8005d30:	371c      	adds	r7, #28
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	58026000 	.word	0x58026000

08005d40 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b087      	sub	sp, #28
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	3360      	adds	r3, #96	@ 0x60
 8005d50:	461a      	mov	r2, r3
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	4413      	add	r3, r2
 8005d58:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8005d90 <LL_ADC_SetOffsetState+0x50>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d108      	bne.n	8005d74 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	431a      	orrs	r2, r3
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8005d72:	e007      	b.n	8005d84 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	601a      	str	r2, [r3, #0]
}
 8005d84:	bf00      	nop
 8005d86:	371c      	adds	r7, #28
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	58026000 	.word	0x58026000

08005d94 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b083      	sub	sp, #12
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005da8:	2301      	movs	r3, #1
 8005daa:	e000      	b.n	8005dae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	370c      	adds	r7, #12
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr

08005dba <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005dba:	b480      	push	{r7}
 8005dbc:	b087      	sub	sp, #28
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	60f8      	str	r0, [r7, #12]
 8005dc2:	60b9      	str	r1, [r7, #8]
 8005dc4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	3330      	adds	r3, #48	@ 0x30
 8005dca:	461a      	mov	r2, r3
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	0a1b      	lsrs	r3, r3, #8
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	f003 030c 	and.w	r3, r3, #12
 8005dd6:	4413      	add	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f003 031f 	and.w	r3, r3, #31
 8005de4:	211f      	movs	r1, #31
 8005de6:	fa01 f303 	lsl.w	r3, r1, r3
 8005dea:	43db      	mvns	r3, r3
 8005dec:	401a      	ands	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	0e9b      	lsrs	r3, r3, #26
 8005df2:	f003 011f 	and.w	r1, r3, #31
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	f003 031f 	and.w	r3, r3, #31
 8005dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8005e00:	431a      	orrs	r2, r3
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005e06:	bf00      	nop
 8005e08:	371c      	adds	r7, #28
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr

08005e12 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8005e12:	b480      	push	{r7}
 8005e14:	b083      	sub	sp, #12
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
 8005e1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	f023 0203 	bic.w	r2, r3, #3
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	431a      	orrs	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	60da      	str	r2, [r3, #12]
}
 8005e2c:	bf00      	nop
 8005e2e:	370c      	adds	r7, #12
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	f043 0201 	orr.w	r2, r3, #1
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	60da      	str	r2, [r3, #12]
}
 8005e4c:	bf00      	nop
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a08      	ldr	r2, [pc, #32]	@ (8005e88 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d107      	bne.n	8005e7a <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	f023 0203 	bic.w	r2, r3, #3
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	431a      	orrs	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	60da      	str	r2, [r3, #12]
  }
}
 8005e7a:	bf00      	nop
 8005e7c:	370c      	adds	r7, #12
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	58026000 	.word	0x58026000

08005e8c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b087      	sub	sp, #28
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	3314      	adds	r3, #20
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	0e5b      	lsrs	r3, r3, #25
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	f003 0304 	and.w	r3, r3, #4
 8005ea8:	4413      	add	r3, r2
 8005eaa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	0d1b      	lsrs	r3, r3, #20
 8005eb4:	f003 031f 	and.w	r3, r3, #31
 8005eb8:	2107      	movs	r1, #7
 8005eba:	fa01 f303 	lsl.w	r3, r1, r3
 8005ebe:	43db      	mvns	r3, r3
 8005ec0:	401a      	ands	r2, r3
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	0d1b      	lsrs	r3, r3, #20
 8005ec6:	f003 031f 	and.w	r3, r3, #31
 8005eca:	6879      	ldr	r1, [r7, #4]
 8005ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ed0:	431a      	orrs	r2, r3
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005ed6:	bf00      	nop
 8005ed8:	371c      	adds	r7, #28
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
	...

08005ee4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8005f5c <LL_ADC_SetChannelSingleDiff+0x78>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d115      	bne.n	8005f24 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f04:	43db      	mvns	r3, r3
 8005f06:	401a      	ands	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f003 0318 	and.w	r3, r3, #24
 8005f0e:	4914      	ldr	r1, [pc, #80]	@ (8005f60 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005f10:	40d9      	lsrs	r1, r3
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	400b      	ands	r3, r1
 8005f16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f1a:	431a      	orrs	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8005f22:	e014      	b.n	8005f4e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f30:	43db      	mvns	r3, r3
 8005f32:	401a      	ands	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f003 0318 	and.w	r3, r3, #24
 8005f3a:	4909      	ldr	r1, [pc, #36]	@ (8005f60 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005f3c:	40d9      	lsrs	r1, r3
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	400b      	ands	r3, r1
 8005f42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f46:	431a      	orrs	r2, r3
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8005f4e:	bf00      	nop
 8005f50:	3714      	adds	r7, #20
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	58026000 	.word	0x58026000
 8005f60:	000fffff 	.word	0x000fffff

08005f64 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f003 031f 	and.w	r3, r3, #31
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	4b04      	ldr	r3, [pc, #16]	@ (8005fa0 <LL_ADC_DisableDeepPowerDown+0x20>)
 8005f8e:	4013      	ands	r3, r2
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	6093      	str	r3, [r2, #8]
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr
 8005fa0:	5fffffc0 	.word	0x5fffffc0

08005fa4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fb8:	d101      	bne.n	8005fbe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e000      	b.n	8005fc0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	4b05      	ldr	r3, [pc, #20]	@ (8005ff0 <LL_ADC_EnableInternalRegulator+0x24>)
 8005fda:	4013      	ands	r3, r2
 8005fdc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005fe4:	bf00      	nop
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	6fffffc0 	.word	0x6fffffc0

08005ff4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006004:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006008:	d101      	bne.n	800600e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800600a:	2301      	movs	r3, #1
 800600c:	e000      	b.n	8006010 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800600e:	2300      	movs	r3, #0
}
 8006010:	4618      	mov	r0, r3
 8006012:	370c      	adds	r7, #12
 8006014:	46bd      	mov	sp, r7
 8006016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601a:	4770      	bx	lr

0800601c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	689a      	ldr	r2, [r3, #8]
 8006028:	4b05      	ldr	r3, [pc, #20]	@ (8006040 <LL_ADC_Enable+0x24>)
 800602a:	4013      	ands	r3, r2
 800602c:	f043 0201 	orr.w	r2, r3, #1
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006034:	bf00      	nop
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr
 8006040:	7fffffc0 	.word	0x7fffffc0

08006044 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	689a      	ldr	r2, [r3, #8]
 8006050:	4b05      	ldr	r3, [pc, #20]	@ (8006068 <LL_ADC_Disable+0x24>)
 8006052:	4013      	ands	r3, r2
 8006054:	f043 0202 	orr.w	r2, r3, #2
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800605c:	bf00      	nop
 800605e:	370c      	adds	r7, #12
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr
 8006068:	7fffffc0 	.word	0x7fffffc0

0800606c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <LL_ADC_IsEnabled+0x18>
 8006080:	2301      	movs	r3, #1
 8006082:	e000      	b.n	8006086 <LL_ADC_IsEnabled+0x1a>
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	370c      	adds	r7, #12
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr

08006092 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006092:	b480      	push	{r7}
 8006094:	b083      	sub	sp, #12
 8006096:	af00      	add	r7, sp, #0
 8006098:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f003 0302 	and.w	r3, r3, #2
 80060a2:	2b02      	cmp	r3, #2
 80060a4:	d101      	bne.n	80060aa <LL_ADC_IsDisableOngoing+0x18>
 80060a6:	2301      	movs	r3, #1
 80060a8:	e000      	b.n	80060ac <LL_ADC_IsDisableOngoing+0x1a>
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	689a      	ldr	r2, [r3, #8]
 80060c4:	4b05      	ldr	r3, [pc, #20]	@ (80060dc <LL_ADC_REG_StartConversion+0x24>)
 80060c6:	4013      	ands	r3, r2
 80060c8:	f043 0204 	orr.w	r2, r3, #4
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80060d0:	bf00      	nop
 80060d2:	370c      	adds	r7, #12
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr
 80060dc:	7fffffc0 	.word	0x7fffffc0

080060e0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f003 0304 	and.w	r3, r3, #4
 80060f0:	2b04      	cmp	r3, #4
 80060f2:	d101      	bne.n	80060f8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80060f4:	2301      	movs	r3, #1
 80060f6:	e000      	b.n	80060fa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	370c      	adds	r7, #12
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr

08006106 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006106:	b480      	push	{r7}
 8006108:	b083      	sub	sp, #12
 800610a:	af00      	add	r7, sp, #0
 800610c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f003 0308 	and.w	r3, r3, #8
 8006116:	2b08      	cmp	r3, #8
 8006118:	d101      	bne.n	800611e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800611a:	2301      	movs	r3, #1
 800611c:	e000      	b.n	8006120 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800612c:	b590      	push	{r4, r7, lr}
 800612e:	b089      	sub	sp, #36	@ 0x24
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006134:	2300      	movs	r3, #0
 8006136:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006138:	2300      	movs	r3, #0
 800613a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e1ee      	b.n	8006524 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	691b      	ldr	r3, [r3, #16]
 800614a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006150:	2b00      	cmp	r3, #0
 8006152:	d109      	bne.n	8006168 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f7fa fda5 	bl	8000ca4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4618      	mov	r0, r3
 800616e:	f7ff ff19 	bl	8005fa4 <LL_ADC_IsDeepPowerDownEnabled>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d004      	beq.n	8006182 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4618      	mov	r0, r3
 800617e:	f7ff feff 	bl	8005f80 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4618      	mov	r0, r3
 8006188:	f7ff ff34 	bl	8005ff4 <LL_ADC_IsInternalRegulatorEnabled>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d114      	bne.n	80061bc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4618      	mov	r0, r3
 8006198:	f7ff ff18 	bl	8005fcc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800619c:	4b8e      	ldr	r3, [pc, #568]	@ (80063d8 <HAL_ADC_Init+0x2ac>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	099b      	lsrs	r3, r3, #6
 80061a2:	4a8e      	ldr	r2, [pc, #568]	@ (80063dc <HAL_ADC_Init+0x2b0>)
 80061a4:	fba2 2303 	umull	r2, r3, r2, r3
 80061a8:	099b      	lsrs	r3, r3, #6
 80061aa:	3301      	adds	r3, #1
 80061ac:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061ae:	e002      	b.n	80061b6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	3b01      	subs	r3, #1
 80061b4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d1f9      	bne.n	80061b0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f7ff ff17 	bl	8005ff4 <LL_ADC_IsInternalRegulatorEnabled>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d10d      	bne.n	80061e8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061d0:	f043 0210 	orr.w	r2, r3, #16
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061dc:	f043 0201 	orr.w	r2, r3, #1
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7ff ff77 	bl	80060e0 <LL_ADC_REG_IsConversionOngoing>
 80061f2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061f8:	f003 0310 	and.w	r3, r3, #16
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f040 8188 	bne.w	8006512 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2b00      	cmp	r3, #0
 8006206:	f040 8184 	bne.w	8006512 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800620e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006212:	f043 0202 	orr.w	r2, r3, #2
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4618      	mov	r0, r3
 8006220:	f7ff ff24 	bl	800606c <LL_ADC_IsEnabled>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d136      	bne.n	8006298 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a6c      	ldr	r2, [pc, #432]	@ (80063e0 <HAL_ADC_Init+0x2b4>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d004      	beq.n	800623e <HAL_ADC_Init+0x112>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a6a      	ldr	r2, [pc, #424]	@ (80063e4 <HAL_ADC_Init+0x2b8>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d10e      	bne.n	800625c <HAL_ADC_Init+0x130>
 800623e:	4868      	ldr	r0, [pc, #416]	@ (80063e0 <HAL_ADC_Init+0x2b4>)
 8006240:	f7ff ff14 	bl	800606c <LL_ADC_IsEnabled>
 8006244:	4604      	mov	r4, r0
 8006246:	4867      	ldr	r0, [pc, #412]	@ (80063e4 <HAL_ADC_Init+0x2b8>)
 8006248:	f7ff ff10 	bl	800606c <LL_ADC_IsEnabled>
 800624c:	4603      	mov	r3, r0
 800624e:	4323      	orrs	r3, r4
 8006250:	2b00      	cmp	r3, #0
 8006252:	bf0c      	ite	eq
 8006254:	2301      	moveq	r3, #1
 8006256:	2300      	movne	r3, #0
 8006258:	b2db      	uxtb	r3, r3
 800625a:	e008      	b.n	800626e <HAL_ADC_Init+0x142>
 800625c:	4862      	ldr	r0, [pc, #392]	@ (80063e8 <HAL_ADC_Init+0x2bc>)
 800625e:	f7ff ff05 	bl	800606c <LL_ADC_IsEnabled>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	bf0c      	ite	eq
 8006268:	2301      	moveq	r3, #1
 800626a:	2300      	movne	r3, #0
 800626c:	b2db      	uxtb	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	d012      	beq.n	8006298 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a5a      	ldr	r2, [pc, #360]	@ (80063e0 <HAL_ADC_Init+0x2b4>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d004      	beq.n	8006286 <HAL_ADC_Init+0x15a>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a58      	ldr	r2, [pc, #352]	@ (80063e4 <HAL_ADC_Init+0x2b8>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d101      	bne.n	800628a <HAL_ADC_Init+0x15e>
 8006286:	4a59      	ldr	r2, [pc, #356]	@ (80063ec <HAL_ADC_Init+0x2c0>)
 8006288:	e000      	b.n	800628c <HAL_ADC_Init+0x160>
 800628a:	4a59      	ldr	r2, [pc, #356]	@ (80063f0 <HAL_ADC_Init+0x2c4>)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	4619      	mov	r1, r3
 8006292:	4610      	mov	r0, r2
 8006294:	f7ff fc1e 	bl	8005ad4 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a52      	ldr	r2, [pc, #328]	@ (80063e8 <HAL_ADC_Init+0x2bc>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d129      	bne.n	80062f6 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	7e5b      	ldrb	r3, [r3, #25]
 80062a6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80062ac:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80062b2:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	2b08      	cmp	r3, #8
 80062ba:	d013      	beq.n	80062e4 <HAL_ADC_Init+0x1b8>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	2b0c      	cmp	r3, #12
 80062c2:	d00d      	beq.n	80062e0 <HAL_ADC_Init+0x1b4>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	2b1c      	cmp	r3, #28
 80062ca:	d007      	beq.n	80062dc <HAL_ADC_Init+0x1b0>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	2b18      	cmp	r3, #24
 80062d2:	d101      	bne.n	80062d8 <HAL_ADC_Init+0x1ac>
 80062d4:	2318      	movs	r3, #24
 80062d6:	e006      	b.n	80062e6 <HAL_ADC_Init+0x1ba>
 80062d8:	2300      	movs	r3, #0
 80062da:	e004      	b.n	80062e6 <HAL_ADC_Init+0x1ba>
 80062dc:	2310      	movs	r3, #16
 80062de:	e002      	b.n	80062e6 <HAL_ADC_Init+0x1ba>
 80062e0:	2308      	movs	r3, #8
 80062e2:	e000      	b.n	80062e6 <HAL_ADC_Init+0x1ba>
 80062e4:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80062e6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80062ee:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80062f0:	4313      	orrs	r3, r2
 80062f2:	61bb      	str	r3, [r7, #24]
 80062f4:	e00e      	b.n	8006314 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	7e5b      	ldrb	r3, [r3, #25]
 80062fa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006300:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8006306:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800630e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006310:	4313      	orrs	r3, r2
 8006312:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 3020 	ldrb.w	r3, [r3, #32]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d106      	bne.n	800632c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006322:	3b01      	subs	r3, #1
 8006324:	045b      	lsls	r3, r3, #17
 8006326:	69ba      	ldr	r2, [r7, #24]
 8006328:	4313      	orrs	r3, r2
 800632a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006330:	2b00      	cmp	r3, #0
 8006332:	d009      	beq.n	8006348 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006338:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006340:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006342:	69ba      	ldr	r2, [r7, #24]
 8006344:	4313      	orrs	r3, r2
 8006346:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a26      	ldr	r2, [pc, #152]	@ (80063e8 <HAL_ADC_Init+0x2bc>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d115      	bne.n	800637e <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68da      	ldr	r2, [r3, #12]
 8006358:	4b26      	ldr	r3, [pc, #152]	@ (80063f4 <HAL_ADC_Init+0x2c8>)
 800635a:	4013      	ands	r3, r2
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	6812      	ldr	r2, [r2, #0]
 8006360:	69b9      	ldr	r1, [r7, #24]
 8006362:	430b      	orrs	r3, r1
 8006364:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	430a      	orrs	r2, r1
 800637a:	611a      	str	r2, [r3, #16]
 800637c:	e009      	b.n	8006392 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68da      	ldr	r2, [r3, #12]
 8006384:	4b1c      	ldr	r3, [pc, #112]	@ (80063f8 <HAL_ADC_Init+0x2cc>)
 8006386:	4013      	ands	r3, r2
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	6812      	ldr	r2, [r2, #0]
 800638c:	69b9      	ldr	r1, [r7, #24]
 800638e:	430b      	orrs	r3, r1
 8006390:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f7ff fea2 	bl	80060e0 <LL_ADC_REG_IsConversionOngoing>
 800639c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7ff feaf 	bl	8006106 <LL_ADC_INJ_IsConversionOngoing>
 80063a8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f040 808e 	bne.w	80064ce <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f040 808a 	bne.w	80064ce <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a0a      	ldr	r2, [pc, #40]	@ (80063e8 <HAL_ADC_Init+0x2bc>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d11b      	bne.n	80063fc <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	7e1b      	ldrb	r3, [r3, #24]
 80063c8:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80063d0:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80063d2:	4313      	orrs	r3, r2
 80063d4:	61bb      	str	r3, [r7, #24]
 80063d6:	e018      	b.n	800640a <HAL_ADC_Init+0x2de>
 80063d8:	24000000 	.word	0x24000000
 80063dc:	053e2d63 	.word	0x053e2d63
 80063e0:	40022000 	.word	0x40022000
 80063e4:	40022100 	.word	0x40022100
 80063e8:	58026000 	.word	0x58026000
 80063ec:	40022300 	.word	0x40022300
 80063f0:	58026300 	.word	0x58026300
 80063f4:	fff04007 	.word	0xfff04007
 80063f8:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	7e1b      	ldrb	r3, [r3, #24]
 8006400:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8006406:	4313      	orrs	r3, r2
 8006408:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68da      	ldr	r2, [r3, #12]
 8006410:	4b46      	ldr	r3, [pc, #280]	@ (800652c <HAL_ADC_Init+0x400>)
 8006412:	4013      	ands	r3, r2
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	6812      	ldr	r2, [r2, #0]
 8006418:	69b9      	ldr	r1, [r7, #24]
 800641a:	430b      	orrs	r3, r1
 800641c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006424:	2b01      	cmp	r3, #1
 8006426:	d137      	bne.n	8006498 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800642c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a3f      	ldr	r2, [pc, #252]	@ (8006530 <HAL_ADC_Init+0x404>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d116      	bne.n	8006466 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	691a      	ldr	r2, [r3, #16]
 800643e:	4b3d      	ldr	r3, [pc, #244]	@ (8006534 <HAL_ADC_Init+0x408>)
 8006440:	4013      	ands	r3, r2
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800644a:	4311      	orrs	r1, r2
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006450:	4311      	orrs	r1, r2
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006456:	430a      	orrs	r2, r1
 8006458:	431a      	orrs	r2, r3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f042 0201 	orr.w	r2, r2, #1
 8006462:	611a      	str	r2, [r3, #16]
 8006464:	e020      	b.n	80064a8 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	691a      	ldr	r2, [r3, #16]
 800646c:	4b32      	ldr	r3, [pc, #200]	@ (8006538 <HAL_ADC_Init+0x40c>)
 800646e:	4013      	ands	r3, r2
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006474:	3a01      	subs	r2, #1
 8006476:	0411      	lsls	r1, r2, #16
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800647c:	4311      	orrs	r1, r2
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006482:	4311      	orrs	r1, r2
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006488:	430a      	orrs	r2, r1
 800648a:	431a      	orrs	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f042 0201 	orr.w	r2, r2, #1
 8006494:	611a      	str	r2, [r3, #16]
 8006496:	e007      	b.n	80064a8 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691a      	ldr	r2, [r3, #16]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 0201 	bic.w	r2, r2, #1
 80064a6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	430a      	orrs	r2, r1
 80064bc:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a1b      	ldr	r2, [pc, #108]	@ (8006530 <HAL_ADC_Init+0x404>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d002      	beq.n	80064ce <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 ff79 	bl	80073c0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d10c      	bne.n	80064f0 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064dc:	f023 010f 	bic.w	r1, r3, #15
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	69db      	ldr	r3, [r3, #28]
 80064e4:	1e5a      	subs	r2, r3, #1
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	430a      	orrs	r2, r1
 80064ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80064ee:	e007      	b.n	8006500 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f022 020f 	bic.w	r2, r2, #15
 80064fe:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006504:	f023 0303 	bic.w	r3, r3, #3
 8006508:	f043 0201 	orr.w	r2, r3, #1
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	661a      	str	r2, [r3, #96]	@ 0x60
 8006510:	e007      	b.n	8006522 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006516:	f043 0210 	orr.w	r2, r3, #16
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006522:	7ffb      	ldrb	r3, [r7, #31]
}
 8006524:	4618      	mov	r0, r3
 8006526:	3724      	adds	r7, #36	@ 0x24
 8006528:	46bd      	mov	sp, r7
 800652a:	bd90      	pop	{r4, r7, pc}
 800652c:	ffffbffc 	.word	0xffffbffc
 8006530:	58026000 	.word	0x58026000
 8006534:	fc00f81f 	.word	0xfc00f81f
 8006538:	fc00f81e 	.word	0xfc00f81e

0800653c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a60      	ldr	r2, [pc, #384]	@ (80066d0 <HAL_ADC_Start_DMA+0x194>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d004      	beq.n	800655c <HAL_ADC_Start_DMA+0x20>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a5f      	ldr	r2, [pc, #380]	@ (80066d4 <HAL_ADC_Start_DMA+0x198>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d101      	bne.n	8006560 <HAL_ADC_Start_DMA+0x24>
 800655c:	4b5e      	ldr	r3, [pc, #376]	@ (80066d8 <HAL_ADC_Start_DMA+0x19c>)
 800655e:	e000      	b.n	8006562 <HAL_ADC_Start_DMA+0x26>
 8006560:	4b5e      	ldr	r3, [pc, #376]	@ (80066dc <HAL_ADC_Start_DMA+0x1a0>)
 8006562:	4618      	mov	r0, r3
 8006564:	f7ff fcfe 	bl	8005f64 <LL_ADC_GetMultimode>
 8006568:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4618      	mov	r0, r3
 8006570:	f7ff fdb6 	bl	80060e0 <LL_ADC_REG_IsConversionOngoing>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	f040 80a2 	bne.w	80066c0 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006582:	2b01      	cmp	r3, #1
 8006584:	d101      	bne.n	800658a <HAL_ADC_Start_DMA+0x4e>
 8006586:	2302      	movs	r3, #2
 8006588:	e09d      	b.n	80066c6 <HAL_ADC_Start_DMA+0x18a>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2201      	movs	r2, #1
 800658e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d006      	beq.n	80065a6 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	2b05      	cmp	r3, #5
 800659c:	d003      	beq.n	80065a6 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	2b09      	cmp	r3, #9
 80065a2:	f040 8086 	bne.w	80066b2 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f000 fd8c 	bl	80070c4 <ADC_Enable>
 80065ac:	4603      	mov	r3, r0
 80065ae:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80065b0:	7dfb      	ldrb	r3, [r7, #23]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d178      	bne.n	80066a8 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80065ba:	4b49      	ldr	r3, [pc, #292]	@ (80066e0 <HAL_ADC_Start_DMA+0x1a4>)
 80065bc:	4013      	ands	r3, r2
 80065be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a42      	ldr	r2, [pc, #264]	@ (80066d4 <HAL_ADC_Start_DMA+0x198>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d002      	beq.n	80065d6 <HAL_ADC_Start_DMA+0x9a>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	e000      	b.n	80065d8 <HAL_ADC_Start_DMA+0x9c>
 80065d6:	4b3e      	ldr	r3, [pc, #248]	@ (80066d0 <HAL_ADC_Start_DMA+0x194>)
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	6812      	ldr	r2, [r2, #0]
 80065dc:	4293      	cmp	r3, r2
 80065de:	d002      	beq.n	80065e6 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d105      	bne.n	80065f2 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065ea:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d006      	beq.n	800660c <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006602:	f023 0206 	bic.w	r2, r3, #6
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	665a      	str	r2, [r3, #100]	@ 0x64
 800660a:	e002      	b.n	8006612 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006616:	4a33      	ldr	r2, [pc, #204]	@ (80066e4 <HAL_ADC_Start_DMA+0x1a8>)
 8006618:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800661e:	4a32      	ldr	r2, [pc, #200]	@ (80066e8 <HAL_ADC_Start_DMA+0x1ac>)
 8006620:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006626:	4a31      	ldr	r2, [pc, #196]	@ (80066ec <HAL_ADC_Start_DMA+0x1b0>)
 8006628:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	221c      	movs	r2, #28
 8006630:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	685a      	ldr	r2, [r3, #4]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f042 0210 	orr.w	r2, r2, #16
 8006648:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a28      	ldr	r2, [pc, #160]	@ (80066f0 <HAL_ADC_Start_DMA+0x1b4>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d10f      	bne.n	8006674 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800665e:	005b      	lsls	r3, r3, #1
 8006660:	4619      	mov	r1, r3
 8006662:	4610      	mov	r0, r2
 8006664:	f7ff fbf8 	bl	8005e58 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4618      	mov	r0, r3
 800666e:	f7ff fbe3 	bl	8005e38 <LL_ADC_EnableDMAReq>
 8006672:	e007      	b.n	8006684 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800667c:	4619      	mov	r1, r3
 800667e:	4610      	mov	r0, r2
 8006680:	f7ff fbc7 	bl	8005e12 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	3340      	adds	r3, #64	@ 0x40
 800668e:	4619      	mov	r1, r3
 8006690:	68ba      	ldr	r2, [r7, #8]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f001 ff34 	bl	8008500 <HAL_DMA_Start_IT>
 8006698:	4603      	mov	r3, r0
 800669a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7ff fd09 	bl	80060b8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80066a6:	e00d      	b.n	80066c4 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 80066b0:	e008      	b.n	80066c4 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 80066be:	e001      	b.n	80066c4 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80066c0:	2302      	movs	r3, #2
 80066c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80066c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3718      	adds	r7, #24
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	40022000 	.word	0x40022000
 80066d4:	40022100 	.word	0x40022100
 80066d8:	40022300 	.word	0x40022300
 80066dc:	58026300 	.word	0x58026300
 80066e0:	fffff0fe 	.word	0xfffff0fe
 80066e4:	08007297 	.word	0x08007297
 80066e8:	0800736f 	.word	0x0800736f
 80066ec:	0800738b 	.word	0x0800738b
 80066f0:	58026000 	.word	0x58026000

080066f4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800671c:	b590      	push	{r4, r7, lr}
 800671e:	b0a5      	sub	sp, #148	@ 0x94
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006726:	2300      	movs	r3, #0
 8006728:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800672c:	2300      	movs	r3, #0
 800672e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006736:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	4aa4      	ldr	r2, [pc, #656]	@ (80069d0 <HAL_ADC_ConfigChannel+0x2b4>)
 800673e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006746:	2b01      	cmp	r3, #1
 8006748:	d102      	bne.n	8006750 <HAL_ADC_ConfigChannel+0x34>
 800674a:	2302      	movs	r3, #2
 800674c:	f000 bca2 	b.w	8007094 <HAL_ADC_ConfigChannel+0x978>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4618      	mov	r0, r3
 800675e:	f7ff fcbf 	bl	80060e0 <LL_ADC_REG_IsConversionOngoing>
 8006762:	4603      	mov	r3, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	f040 8486 	bne.w	8007076 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	db31      	blt.n	80067d6 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a97      	ldr	r2, [pc, #604]	@ (80069d4 <HAL_ADC_ConfigChannel+0x2b8>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d02c      	beq.n	80067d6 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006784:	2b00      	cmp	r3, #0
 8006786:	d108      	bne.n	800679a <HAL_ADC_ConfigChannel+0x7e>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	0e9b      	lsrs	r3, r3, #26
 800678e:	f003 031f 	and.w	r3, r3, #31
 8006792:	2201      	movs	r2, #1
 8006794:	fa02 f303 	lsl.w	r3, r2, r3
 8006798:	e016      	b.n	80067c8 <HAL_ADC_ConfigChannel+0xac>
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067a2:	fa93 f3a3 	rbit	r3, r3
 80067a6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80067a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067aa:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80067ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d101      	bne.n	80067b6 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80067b2:	2320      	movs	r3, #32
 80067b4:	e003      	b.n	80067be <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80067b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067b8:	fab3 f383 	clz	r3, r3
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	f003 031f 	and.w	r3, r3, #31
 80067c2:	2201      	movs	r2, #1
 80067c4:	fa02 f303 	lsl.w	r3, r2, r3
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	6812      	ldr	r2, [r2, #0]
 80067cc:	69d1      	ldr	r1, [r2, #28]
 80067ce:	687a      	ldr	r2, [r7, #4]
 80067d0:	6812      	ldr	r2, [r2, #0]
 80067d2:	430b      	orrs	r3, r1
 80067d4:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6818      	ldr	r0, [r3, #0]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	6859      	ldr	r1, [r3, #4]
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	461a      	mov	r2, r3
 80067e4:	f7ff fae9 	bl	8005dba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7ff fc77 	bl	80060e0 <LL_ADC_REG_IsConversionOngoing>
 80067f2:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f7ff fc83 	bl	8006106 <LL_ADC_INJ_IsConversionOngoing>
 8006800:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006804:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006808:	2b00      	cmp	r3, #0
 800680a:	f040 824a 	bne.w	8006ca2 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800680e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006812:	2b00      	cmp	r3, #0
 8006814:	f040 8245 	bne.w	8006ca2 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6818      	ldr	r0, [r3, #0]
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	6819      	ldr	r1, [r3, #0]
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	461a      	mov	r2, r3
 8006826:	f7ff fb31 	bl	8005e8c <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a69      	ldr	r2, [pc, #420]	@ (80069d4 <HAL_ADC_ConfigChannel+0x2b8>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d10d      	bne.n	8006850 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	695a      	ldr	r2, [r3, #20]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	08db      	lsrs	r3, r3, #3
 8006840:	f003 0303 	and.w	r3, r3, #3
 8006844:	005b      	lsls	r3, r3, #1
 8006846:	fa02 f303 	lsl.w	r3, r2, r3
 800684a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800684e:	e032      	b.n	80068b6 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006850:	4b61      	ldr	r3, [pc, #388]	@ (80069d8 <HAL_ADC_ConfigChannel+0x2bc>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006858:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800685c:	d10b      	bne.n	8006876 <HAL_ADC_ConfigChannel+0x15a>
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	695a      	ldr	r2, [r3, #20]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	089b      	lsrs	r3, r3, #2
 800686a:	f003 0307 	and.w	r3, r3, #7
 800686e:	005b      	lsls	r3, r3, #1
 8006870:	fa02 f303 	lsl.w	r3, r2, r3
 8006874:	e01d      	b.n	80068b2 <HAL_ADC_ConfigChannel+0x196>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68db      	ldr	r3, [r3, #12]
 800687c:	f003 0310 	and.w	r3, r3, #16
 8006880:	2b00      	cmp	r3, #0
 8006882:	d10b      	bne.n	800689c <HAL_ADC_ConfigChannel+0x180>
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	695a      	ldr	r2, [r3, #20]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	089b      	lsrs	r3, r3, #2
 8006890:	f003 0307 	and.w	r3, r3, #7
 8006894:	005b      	lsls	r3, r3, #1
 8006896:	fa02 f303 	lsl.w	r3, r2, r3
 800689a:	e00a      	b.n	80068b2 <HAL_ADC_ConfigChannel+0x196>
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	695a      	ldr	r2, [r3, #20]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	089b      	lsrs	r3, r3, #2
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	005b      	lsls	r3, r3, #1
 80068ae:	fa02 f303 	lsl.w	r3, r2, r3
 80068b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	2b04      	cmp	r3, #4
 80068bc:	d048      	beq.n	8006950 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6818      	ldr	r0, [r3, #0]
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	6919      	ldr	r1, [r3, #16]
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80068ce:	f7ff f96f 	bl	8005bb0 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a3f      	ldr	r2, [pc, #252]	@ (80069d4 <HAL_ADC_ConfigChannel+0x2b8>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d119      	bne.n	8006910 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6818      	ldr	r0, [r3, #0]
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	6919      	ldr	r1, [r3, #16]
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	69db      	ldr	r3, [r3, #28]
 80068e8:	461a      	mov	r2, r3
 80068ea:	f7ff fa07 	bl	8005cfc <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6818      	ldr	r0, [r3, #0]
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	6919      	ldr	r1, [r3, #16]
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d102      	bne.n	8006906 <HAL_ADC_ConfigChannel+0x1ea>
 8006900:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006904:	e000      	b.n	8006908 <HAL_ADC_ConfigChannel+0x1ec>
 8006906:	2300      	movs	r3, #0
 8006908:	461a      	mov	r2, r3
 800690a:	f7ff f9d5 	bl	8005cb8 <LL_ADC_SetOffsetSaturation>
 800690e:	e1c8      	b.n	8006ca2 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6818      	ldr	r0, [r3, #0]
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	6919      	ldr	r1, [r3, #16]
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800691e:	2b01      	cmp	r3, #1
 8006920:	d102      	bne.n	8006928 <HAL_ADC_ConfigChannel+0x20c>
 8006922:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006926:	e000      	b.n	800692a <HAL_ADC_ConfigChannel+0x20e>
 8006928:	2300      	movs	r3, #0
 800692a:	461a      	mov	r2, r3
 800692c:	f7ff f9a2 	bl	8005c74 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6818      	ldr	r0, [r3, #0]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	6919      	ldr	r1, [r3, #16]
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	7e1b      	ldrb	r3, [r3, #24]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d102      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x22a>
 8006940:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006944:	e000      	b.n	8006948 <HAL_ADC_ConfigChannel+0x22c>
 8006946:	2300      	movs	r3, #0
 8006948:	461a      	mov	r2, r3
 800694a:	f7ff f979 	bl	8005c40 <LL_ADC_SetDataRightShift>
 800694e:	e1a8      	b.n	8006ca2 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a1f      	ldr	r2, [pc, #124]	@ (80069d4 <HAL_ADC_ConfigChannel+0x2b8>)
 8006956:	4293      	cmp	r3, r2
 8006958:	f040 815b 	bne.w	8006c12 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2100      	movs	r1, #0
 8006962:	4618      	mov	r0, r3
 8006964:	f7ff f956 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006968:	4603      	mov	r3, r0
 800696a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10a      	bne.n	8006988 <HAL_ADC_ConfigChannel+0x26c>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2100      	movs	r1, #0
 8006978:	4618      	mov	r0, r3
 800697a:	f7ff f94b 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 800697e:	4603      	mov	r3, r0
 8006980:	0e9b      	lsrs	r3, r3, #26
 8006982:	f003 021f 	and.w	r2, r3, #31
 8006986:	e017      	b.n	80069b8 <HAL_ADC_ConfigChannel+0x29c>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2100      	movs	r1, #0
 800698e:	4618      	mov	r0, r3
 8006990:	f7ff f940 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006994:	4603      	mov	r3, r0
 8006996:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006998:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800699a:	fa93 f3a3 	rbit	r3, r3
 800699e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80069a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80069a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d101      	bne.n	80069ae <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80069aa:	2320      	movs	r3, #32
 80069ac:	e003      	b.n	80069b6 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 80069ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069b0:	fab3 f383 	clz	r3, r3
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	461a      	mov	r2, r3
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10b      	bne.n	80069dc <HAL_ADC_ConfigChannel+0x2c0>
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	0e9b      	lsrs	r3, r3, #26
 80069ca:	f003 031f 	and.w	r3, r3, #31
 80069ce:	e017      	b.n	8006a00 <HAL_ADC_ConfigChannel+0x2e4>
 80069d0:	47ff0000 	.word	0x47ff0000
 80069d4:	58026000 	.word	0x58026000
 80069d8:	5c001000 	.word	0x5c001000
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069e4:	fa93 f3a3 	rbit	r3, r3
 80069e8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80069ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069ec:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80069ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d101      	bne.n	80069f8 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80069f4:	2320      	movs	r3, #32
 80069f6:	e003      	b.n	8006a00 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80069f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069fa:	fab3 f383 	clz	r3, r3
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d106      	bne.n	8006a12 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	2100      	movs	r1, #0
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7ff f997 	bl	8005d40 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2101      	movs	r1, #1
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7ff f8fb 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10a      	bne.n	8006a3e <HAL_ADC_ConfigChannel+0x322>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7ff f8f0 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006a34:	4603      	mov	r3, r0
 8006a36:	0e9b      	lsrs	r3, r3, #26
 8006a38:	f003 021f 	and.w	r2, r3, #31
 8006a3c:	e017      	b.n	8006a6e <HAL_ADC_ConfigChannel+0x352>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2101      	movs	r1, #1
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7ff f8e5 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a50:	fa93 f3a3 	rbit	r3, r3
 8006a54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006a56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a58:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006a5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d101      	bne.n	8006a64 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8006a60:	2320      	movs	r3, #32
 8006a62:	e003      	b.n	8006a6c <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8006a64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a66:	fab3 f383 	clz	r3, r3
 8006a6a:	b2db      	uxtb	r3, r3
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d105      	bne.n	8006a86 <HAL_ADC_ConfigChannel+0x36a>
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	0e9b      	lsrs	r3, r3, #26
 8006a80:	f003 031f 	and.w	r3, r3, #31
 8006a84:	e011      	b.n	8006aaa <HAL_ADC_ConfigChannel+0x38e>
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a8e:	fa93 f3a3 	rbit	r3, r3
 8006a92:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006a94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a96:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006a98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8006a9e:	2320      	movs	r3, #32
 8006aa0:	e003      	b.n	8006aaa <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8006aa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006aa4:	fab3 f383 	clz	r3, r3
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d106      	bne.n	8006abc <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	2101      	movs	r1, #1
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7ff f942 	bl	8005d40 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2102      	movs	r1, #2
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f7ff f8a6 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10a      	bne.n	8006ae8 <HAL_ADC_ConfigChannel+0x3cc>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2102      	movs	r1, #2
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7ff f89b 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	0e9b      	lsrs	r3, r3, #26
 8006ae2:	f003 021f 	and.w	r2, r3, #31
 8006ae6:	e017      	b.n	8006b18 <HAL_ADC_ConfigChannel+0x3fc>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	2102      	movs	r1, #2
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7ff f890 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006af4:	4603      	mov	r3, r0
 8006af6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afa:	fa93 f3a3 	rbit	r3, r3
 8006afe:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8006b0a:	2320      	movs	r3, #32
 8006b0c:	e003      	b.n	8006b16 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8006b0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b10:	fab3 f383 	clz	r3, r3
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	461a      	mov	r2, r3
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d105      	bne.n	8006b30 <HAL_ADC_ConfigChannel+0x414>
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	0e9b      	lsrs	r3, r3, #26
 8006b2a:	f003 031f 	and.w	r3, r3, #31
 8006b2e:	e011      	b.n	8006b54 <HAL_ADC_ConfigChannel+0x438>
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b38:	fa93 f3a3 	rbit	r3, r3
 8006b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b40:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8006b48:	2320      	movs	r3, #32
 8006b4a:	e003      	b.n	8006b54 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8006b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b4e:	fab3 f383 	clz	r3, r3
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d106      	bne.n	8006b66 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	2102      	movs	r1, #2
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7ff f8ed 	bl	8005d40 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	2103      	movs	r1, #3
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f7ff f851 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006b72:	4603      	mov	r3, r0
 8006b74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d10a      	bne.n	8006b92 <HAL_ADC_ConfigChannel+0x476>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2103      	movs	r1, #3
 8006b82:	4618      	mov	r0, r3
 8006b84:	f7ff f846 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	0e9b      	lsrs	r3, r3, #26
 8006b8c:	f003 021f 	and.w	r2, r3, #31
 8006b90:	e017      	b.n	8006bc2 <HAL_ADC_ConfigChannel+0x4a6>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2103      	movs	r1, #3
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7ff f83b 	bl	8005c14 <LL_ADC_GetOffsetChannel>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ba2:	6a3b      	ldr	r3, [r7, #32]
 8006ba4:	fa93 f3a3 	rbit	r3, r3
 8006ba8:	61fb      	str	r3, [r7, #28]
  return result;
 8006baa:	69fb      	ldr	r3, [r7, #28]
 8006bac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006bb4:	2320      	movs	r3, #32
 8006bb6:	e003      	b.n	8006bc0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bba:	fab3 f383 	clz	r3, r3
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d105      	bne.n	8006bda <HAL_ADC_ConfigChannel+0x4be>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	0e9b      	lsrs	r3, r3, #26
 8006bd4:	f003 031f 	and.w	r3, r3, #31
 8006bd8:	e011      	b.n	8006bfe <HAL_ADC_ConfigChannel+0x4e2>
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	fa93 f3a3 	rbit	r3, r3
 8006be6:	613b      	str	r3, [r7, #16]
  return result;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006bec:	69bb      	ldr	r3, [r7, #24]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d101      	bne.n	8006bf6 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8006bf2:	2320      	movs	r3, #32
 8006bf4:	e003      	b.n	8006bfe <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	fab3 f383 	clz	r3, r3
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d14f      	bne.n	8006ca2 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2200      	movs	r2, #0
 8006c08:	2103      	movs	r1, #3
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f7ff f898 	bl	8005d40 <LL_ADC_SetOffsetState>
 8006c10:	e047      	b.n	8006ca2 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c18:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	069b      	lsls	r3, r3, #26
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d107      	bne.n	8006c36 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006c34:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	069b      	lsls	r3, r3, #26
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d107      	bne.n	8006c5a <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006c58:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	069b      	lsls	r3, r3, #26
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d107      	bne.n	8006c7e <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006c7c:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c84:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	069b      	lsls	r3, r3, #26
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d107      	bne.n	8006ca2 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006ca0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f7ff f9e0 	bl	800606c <LL_ADC_IsEnabled>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f040 81ea 	bne.w	8007088 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6818      	ldr	r0, [r3, #0]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	6819      	ldr	r1, [r3, #0]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	f7ff f90f 	bl	8005ee4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	4a7a      	ldr	r2, [pc, #488]	@ (8006eb4 <HAL_ADC_ConfigChannel+0x798>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	f040 80e0 	bne.w	8006e92 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4977      	ldr	r1, [pc, #476]	@ (8006eb8 <HAL_ADC_ConfigChannel+0x79c>)
 8006cdc:	428b      	cmp	r3, r1
 8006cde:	d147      	bne.n	8006d70 <HAL_ADC_ConfigChannel+0x654>
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4975      	ldr	r1, [pc, #468]	@ (8006ebc <HAL_ADC_ConfigChannel+0x7a0>)
 8006ce6:	428b      	cmp	r3, r1
 8006ce8:	d040      	beq.n	8006d6c <HAL_ADC_ConfigChannel+0x650>
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4974      	ldr	r1, [pc, #464]	@ (8006ec0 <HAL_ADC_ConfigChannel+0x7a4>)
 8006cf0:	428b      	cmp	r3, r1
 8006cf2:	d039      	beq.n	8006d68 <HAL_ADC_ConfigChannel+0x64c>
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4972      	ldr	r1, [pc, #456]	@ (8006ec4 <HAL_ADC_ConfigChannel+0x7a8>)
 8006cfa:	428b      	cmp	r3, r1
 8006cfc:	d032      	beq.n	8006d64 <HAL_ADC_ConfigChannel+0x648>
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4971      	ldr	r1, [pc, #452]	@ (8006ec8 <HAL_ADC_ConfigChannel+0x7ac>)
 8006d04:	428b      	cmp	r3, r1
 8006d06:	d02b      	beq.n	8006d60 <HAL_ADC_ConfigChannel+0x644>
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	496f      	ldr	r1, [pc, #444]	@ (8006ecc <HAL_ADC_ConfigChannel+0x7b0>)
 8006d0e:	428b      	cmp	r3, r1
 8006d10:	d024      	beq.n	8006d5c <HAL_ADC_ConfigChannel+0x640>
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	496e      	ldr	r1, [pc, #440]	@ (8006ed0 <HAL_ADC_ConfigChannel+0x7b4>)
 8006d18:	428b      	cmp	r3, r1
 8006d1a:	d01d      	beq.n	8006d58 <HAL_ADC_ConfigChannel+0x63c>
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	496c      	ldr	r1, [pc, #432]	@ (8006ed4 <HAL_ADC_ConfigChannel+0x7b8>)
 8006d22:	428b      	cmp	r3, r1
 8006d24:	d016      	beq.n	8006d54 <HAL_ADC_ConfigChannel+0x638>
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	496b      	ldr	r1, [pc, #428]	@ (8006ed8 <HAL_ADC_ConfigChannel+0x7bc>)
 8006d2c:	428b      	cmp	r3, r1
 8006d2e:	d00f      	beq.n	8006d50 <HAL_ADC_ConfigChannel+0x634>
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4969      	ldr	r1, [pc, #420]	@ (8006edc <HAL_ADC_ConfigChannel+0x7c0>)
 8006d36:	428b      	cmp	r3, r1
 8006d38:	d008      	beq.n	8006d4c <HAL_ADC_ConfigChannel+0x630>
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4968      	ldr	r1, [pc, #416]	@ (8006ee0 <HAL_ADC_ConfigChannel+0x7c4>)
 8006d40:	428b      	cmp	r3, r1
 8006d42:	d101      	bne.n	8006d48 <HAL_ADC_ConfigChannel+0x62c>
 8006d44:	4b67      	ldr	r3, [pc, #412]	@ (8006ee4 <HAL_ADC_ConfigChannel+0x7c8>)
 8006d46:	e0a0      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d48:	2300      	movs	r3, #0
 8006d4a:	e09e      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d4c:	4b66      	ldr	r3, [pc, #408]	@ (8006ee8 <HAL_ADC_ConfigChannel+0x7cc>)
 8006d4e:	e09c      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d50:	4b66      	ldr	r3, [pc, #408]	@ (8006eec <HAL_ADC_ConfigChannel+0x7d0>)
 8006d52:	e09a      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d54:	4b60      	ldr	r3, [pc, #384]	@ (8006ed8 <HAL_ADC_ConfigChannel+0x7bc>)
 8006d56:	e098      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d58:	4b5e      	ldr	r3, [pc, #376]	@ (8006ed4 <HAL_ADC_ConfigChannel+0x7b8>)
 8006d5a:	e096      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d5c:	4b64      	ldr	r3, [pc, #400]	@ (8006ef0 <HAL_ADC_ConfigChannel+0x7d4>)
 8006d5e:	e094      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d60:	4b64      	ldr	r3, [pc, #400]	@ (8006ef4 <HAL_ADC_ConfigChannel+0x7d8>)
 8006d62:	e092      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d64:	4b64      	ldr	r3, [pc, #400]	@ (8006ef8 <HAL_ADC_ConfigChannel+0x7dc>)
 8006d66:	e090      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d68:	4b64      	ldr	r3, [pc, #400]	@ (8006efc <HAL_ADC_ConfigChannel+0x7e0>)
 8006d6a:	e08e      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e08c      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4962      	ldr	r1, [pc, #392]	@ (8006f00 <HAL_ADC_ConfigChannel+0x7e4>)
 8006d76:	428b      	cmp	r3, r1
 8006d78:	d140      	bne.n	8006dfc <HAL_ADC_ConfigChannel+0x6e0>
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	494f      	ldr	r1, [pc, #316]	@ (8006ebc <HAL_ADC_ConfigChannel+0x7a0>)
 8006d80:	428b      	cmp	r3, r1
 8006d82:	d039      	beq.n	8006df8 <HAL_ADC_ConfigChannel+0x6dc>
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	494d      	ldr	r1, [pc, #308]	@ (8006ec0 <HAL_ADC_ConfigChannel+0x7a4>)
 8006d8a:	428b      	cmp	r3, r1
 8006d8c:	d032      	beq.n	8006df4 <HAL_ADC_ConfigChannel+0x6d8>
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	494c      	ldr	r1, [pc, #304]	@ (8006ec4 <HAL_ADC_ConfigChannel+0x7a8>)
 8006d94:	428b      	cmp	r3, r1
 8006d96:	d02b      	beq.n	8006df0 <HAL_ADC_ConfigChannel+0x6d4>
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	494a      	ldr	r1, [pc, #296]	@ (8006ec8 <HAL_ADC_ConfigChannel+0x7ac>)
 8006d9e:	428b      	cmp	r3, r1
 8006da0:	d024      	beq.n	8006dec <HAL_ADC_ConfigChannel+0x6d0>
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4949      	ldr	r1, [pc, #292]	@ (8006ecc <HAL_ADC_ConfigChannel+0x7b0>)
 8006da8:	428b      	cmp	r3, r1
 8006daa:	d01d      	beq.n	8006de8 <HAL_ADC_ConfigChannel+0x6cc>
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4947      	ldr	r1, [pc, #284]	@ (8006ed0 <HAL_ADC_ConfigChannel+0x7b4>)
 8006db2:	428b      	cmp	r3, r1
 8006db4:	d016      	beq.n	8006de4 <HAL_ADC_ConfigChannel+0x6c8>
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4946      	ldr	r1, [pc, #280]	@ (8006ed4 <HAL_ADC_ConfigChannel+0x7b8>)
 8006dbc:	428b      	cmp	r3, r1
 8006dbe:	d00f      	beq.n	8006de0 <HAL_ADC_ConfigChannel+0x6c4>
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4944      	ldr	r1, [pc, #272]	@ (8006ed8 <HAL_ADC_ConfigChannel+0x7bc>)
 8006dc6:	428b      	cmp	r3, r1
 8006dc8:	d008      	beq.n	8006ddc <HAL_ADC_ConfigChannel+0x6c0>
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4944      	ldr	r1, [pc, #272]	@ (8006ee0 <HAL_ADC_ConfigChannel+0x7c4>)
 8006dd0:	428b      	cmp	r3, r1
 8006dd2:	d101      	bne.n	8006dd8 <HAL_ADC_ConfigChannel+0x6bc>
 8006dd4:	4b43      	ldr	r3, [pc, #268]	@ (8006ee4 <HAL_ADC_ConfigChannel+0x7c8>)
 8006dd6:	e058      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006dd8:	2300      	movs	r3, #0
 8006dda:	e056      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006ddc:	4b43      	ldr	r3, [pc, #268]	@ (8006eec <HAL_ADC_ConfigChannel+0x7d0>)
 8006dde:	e054      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006de0:	4b3d      	ldr	r3, [pc, #244]	@ (8006ed8 <HAL_ADC_ConfigChannel+0x7bc>)
 8006de2:	e052      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006de4:	4b3b      	ldr	r3, [pc, #236]	@ (8006ed4 <HAL_ADC_ConfigChannel+0x7b8>)
 8006de6:	e050      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006de8:	4b41      	ldr	r3, [pc, #260]	@ (8006ef0 <HAL_ADC_ConfigChannel+0x7d4>)
 8006dea:	e04e      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006dec:	4b41      	ldr	r3, [pc, #260]	@ (8006ef4 <HAL_ADC_ConfigChannel+0x7d8>)
 8006dee:	e04c      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006df0:	4b41      	ldr	r3, [pc, #260]	@ (8006ef8 <HAL_ADC_ConfigChannel+0x7dc>)
 8006df2:	e04a      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006df4:	4b41      	ldr	r3, [pc, #260]	@ (8006efc <HAL_ADC_ConfigChannel+0x7e0>)
 8006df6:	e048      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e046      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4940      	ldr	r1, [pc, #256]	@ (8006f04 <HAL_ADC_ConfigChannel+0x7e8>)
 8006e02:	428b      	cmp	r3, r1
 8006e04:	d140      	bne.n	8006e88 <HAL_ADC_ConfigChannel+0x76c>
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	492c      	ldr	r1, [pc, #176]	@ (8006ebc <HAL_ADC_ConfigChannel+0x7a0>)
 8006e0c:	428b      	cmp	r3, r1
 8006e0e:	d039      	beq.n	8006e84 <HAL_ADC_ConfigChannel+0x768>
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	492a      	ldr	r1, [pc, #168]	@ (8006ec0 <HAL_ADC_ConfigChannel+0x7a4>)
 8006e16:	428b      	cmp	r3, r1
 8006e18:	d032      	beq.n	8006e80 <HAL_ADC_ConfigChannel+0x764>
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4929      	ldr	r1, [pc, #164]	@ (8006ec4 <HAL_ADC_ConfigChannel+0x7a8>)
 8006e20:	428b      	cmp	r3, r1
 8006e22:	d02b      	beq.n	8006e7c <HAL_ADC_ConfigChannel+0x760>
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4927      	ldr	r1, [pc, #156]	@ (8006ec8 <HAL_ADC_ConfigChannel+0x7ac>)
 8006e2a:	428b      	cmp	r3, r1
 8006e2c:	d024      	beq.n	8006e78 <HAL_ADC_ConfigChannel+0x75c>
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4926      	ldr	r1, [pc, #152]	@ (8006ecc <HAL_ADC_ConfigChannel+0x7b0>)
 8006e34:	428b      	cmp	r3, r1
 8006e36:	d01d      	beq.n	8006e74 <HAL_ADC_ConfigChannel+0x758>
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4924      	ldr	r1, [pc, #144]	@ (8006ed0 <HAL_ADC_ConfigChannel+0x7b4>)
 8006e3e:	428b      	cmp	r3, r1
 8006e40:	d016      	beq.n	8006e70 <HAL_ADC_ConfigChannel+0x754>
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4923      	ldr	r1, [pc, #140]	@ (8006ed4 <HAL_ADC_ConfigChannel+0x7b8>)
 8006e48:	428b      	cmp	r3, r1
 8006e4a:	d00f      	beq.n	8006e6c <HAL_ADC_ConfigChannel+0x750>
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4926      	ldr	r1, [pc, #152]	@ (8006eec <HAL_ADC_ConfigChannel+0x7d0>)
 8006e52:	428b      	cmp	r3, r1
 8006e54:	d008      	beq.n	8006e68 <HAL_ADC_ConfigChannel+0x74c>
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	492b      	ldr	r1, [pc, #172]	@ (8006f08 <HAL_ADC_ConfigChannel+0x7ec>)
 8006e5c:	428b      	cmp	r3, r1
 8006e5e:	d101      	bne.n	8006e64 <HAL_ADC_ConfigChannel+0x748>
 8006e60:	4b2a      	ldr	r3, [pc, #168]	@ (8006f0c <HAL_ADC_ConfigChannel+0x7f0>)
 8006e62:	e012      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e64:	2300      	movs	r3, #0
 8006e66:	e010      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e68:	4b27      	ldr	r3, [pc, #156]	@ (8006f08 <HAL_ADC_ConfigChannel+0x7ec>)
 8006e6a:	e00e      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8006ed8 <HAL_ADC_ConfigChannel+0x7bc>)
 8006e6e:	e00c      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e70:	4b18      	ldr	r3, [pc, #96]	@ (8006ed4 <HAL_ADC_ConfigChannel+0x7b8>)
 8006e72:	e00a      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e74:	4b1e      	ldr	r3, [pc, #120]	@ (8006ef0 <HAL_ADC_ConfigChannel+0x7d4>)
 8006e76:	e008      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e78:	4b1e      	ldr	r3, [pc, #120]	@ (8006ef4 <HAL_ADC_ConfigChannel+0x7d8>)
 8006e7a:	e006      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8006ef8 <HAL_ADC_ConfigChannel+0x7dc>)
 8006e7e:	e004      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e80:	4b1e      	ldr	r3, [pc, #120]	@ (8006efc <HAL_ADC_ConfigChannel+0x7e0>)
 8006e82:	e002      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e84:	2301      	movs	r3, #1
 8006e86:	e000      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x76e>
 8006e88:	2300      	movs	r3, #0
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	4610      	mov	r0, r2
 8006e8e:	f7fe fe55 	bl	8005b3c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	f280 80f6 	bge.w	8007088 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a05      	ldr	r2, [pc, #20]	@ (8006eb8 <HAL_ADC_ConfigChannel+0x79c>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d004      	beq.n	8006eb0 <HAL_ADC_ConfigChannel+0x794>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a15      	ldr	r2, [pc, #84]	@ (8006f00 <HAL_ADC_ConfigChannel+0x7e4>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d131      	bne.n	8006f14 <HAL_ADC_ConfigChannel+0x7f8>
 8006eb0:	4b17      	ldr	r3, [pc, #92]	@ (8006f10 <HAL_ADC_ConfigChannel+0x7f4>)
 8006eb2:	e030      	b.n	8006f16 <HAL_ADC_ConfigChannel+0x7fa>
 8006eb4:	47ff0000 	.word	0x47ff0000
 8006eb8:	40022000 	.word	0x40022000
 8006ebc:	04300002 	.word	0x04300002
 8006ec0:	08600004 	.word	0x08600004
 8006ec4:	0c900008 	.word	0x0c900008
 8006ec8:	10c00010 	.word	0x10c00010
 8006ecc:	14f00020 	.word	0x14f00020
 8006ed0:	2a000400 	.word	0x2a000400
 8006ed4:	2e300800 	.word	0x2e300800
 8006ed8:	32601000 	.word	0x32601000
 8006edc:	43210000 	.word	0x43210000
 8006ee0:	4b840000 	.word	0x4b840000
 8006ee4:	4fb80000 	.word	0x4fb80000
 8006ee8:	47520000 	.word	0x47520000
 8006eec:	36902000 	.word	0x36902000
 8006ef0:	25b00200 	.word	0x25b00200
 8006ef4:	21800100 	.word	0x21800100
 8006ef8:	1d500080 	.word	0x1d500080
 8006efc:	19200040 	.word	0x19200040
 8006f00:	40022100 	.word	0x40022100
 8006f04:	58026000 	.word	0x58026000
 8006f08:	3ac04000 	.word	0x3ac04000
 8006f0c:	3ef08000 	.word	0x3ef08000
 8006f10:	40022300 	.word	0x40022300
 8006f14:	4b61      	ldr	r3, [pc, #388]	@ (800709c <HAL_ADC_ConfigChannel+0x980>)
 8006f16:	4618      	mov	r0, r3
 8006f18:	f7fe fe02 	bl	8005b20 <LL_ADC_GetCommonPathInternalCh>
 8006f1c:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a5f      	ldr	r2, [pc, #380]	@ (80070a0 <HAL_ADC_ConfigChannel+0x984>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d004      	beq.n	8006f32 <HAL_ADC_ConfigChannel+0x816>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a5d      	ldr	r2, [pc, #372]	@ (80070a4 <HAL_ADC_ConfigChannel+0x988>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d10e      	bne.n	8006f50 <HAL_ADC_ConfigChannel+0x834>
 8006f32:	485b      	ldr	r0, [pc, #364]	@ (80070a0 <HAL_ADC_ConfigChannel+0x984>)
 8006f34:	f7ff f89a 	bl	800606c <LL_ADC_IsEnabled>
 8006f38:	4604      	mov	r4, r0
 8006f3a:	485a      	ldr	r0, [pc, #360]	@ (80070a4 <HAL_ADC_ConfigChannel+0x988>)
 8006f3c:	f7ff f896 	bl	800606c <LL_ADC_IsEnabled>
 8006f40:	4603      	mov	r3, r0
 8006f42:	4323      	orrs	r3, r4
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	bf0c      	ite	eq
 8006f48:	2301      	moveq	r3, #1
 8006f4a:	2300      	movne	r3, #0
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	e008      	b.n	8006f62 <HAL_ADC_ConfigChannel+0x846>
 8006f50:	4855      	ldr	r0, [pc, #340]	@ (80070a8 <HAL_ADC_ConfigChannel+0x98c>)
 8006f52:	f7ff f88b 	bl	800606c <LL_ADC_IsEnabled>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bf0c      	ite	eq
 8006f5c:	2301      	moveq	r3, #1
 8006f5e:	2300      	movne	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d07d      	beq.n	8007062 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a50      	ldr	r2, [pc, #320]	@ (80070ac <HAL_ADC_ConfigChannel+0x990>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d130      	bne.n	8006fd2 <HAL_ADC_ConfigChannel+0x8b6>
 8006f70:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d12b      	bne.n	8006fd2 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a4a      	ldr	r2, [pc, #296]	@ (80070a8 <HAL_ADC_ConfigChannel+0x98c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	f040 8081 	bne.w	8007088 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a45      	ldr	r2, [pc, #276]	@ (80070a0 <HAL_ADC_ConfigChannel+0x984>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d004      	beq.n	8006f9a <HAL_ADC_ConfigChannel+0x87e>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a43      	ldr	r2, [pc, #268]	@ (80070a4 <HAL_ADC_ConfigChannel+0x988>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d101      	bne.n	8006f9e <HAL_ADC_ConfigChannel+0x882>
 8006f9a:	4a45      	ldr	r2, [pc, #276]	@ (80070b0 <HAL_ADC_ConfigChannel+0x994>)
 8006f9c:	e000      	b.n	8006fa0 <HAL_ADC_ConfigChannel+0x884>
 8006f9e:	4a3f      	ldr	r2, [pc, #252]	@ (800709c <HAL_ADC_ConfigChannel+0x980>)
 8006fa0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006fa2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	4610      	mov	r0, r2
 8006faa:	f7fe fda6 	bl	8005afa <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006fae:	4b41      	ldr	r3, [pc, #260]	@ (80070b4 <HAL_ADC_ConfigChannel+0x998>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	099b      	lsrs	r3, r3, #6
 8006fb4:	4a40      	ldr	r2, [pc, #256]	@ (80070b8 <HAL_ADC_ConfigChannel+0x99c>)
 8006fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006fba:	099b      	lsrs	r3, r3, #6
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	005b      	lsls	r3, r3, #1
 8006fc0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006fc2:	e002      	b.n	8006fca <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d1f9      	bne.n	8006fc4 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006fd0:	e05a      	b.n	8007088 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a39      	ldr	r2, [pc, #228]	@ (80070bc <HAL_ADC_ConfigChannel+0x9a0>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d11e      	bne.n	800701a <HAL_ADC_ConfigChannel+0x8fe>
 8006fdc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006fde:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d119      	bne.n	800701a <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a2f      	ldr	r2, [pc, #188]	@ (80070a8 <HAL_ADC_ConfigChannel+0x98c>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d14b      	bne.n	8007088 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a2a      	ldr	r2, [pc, #168]	@ (80070a0 <HAL_ADC_ConfigChannel+0x984>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d004      	beq.n	8007004 <HAL_ADC_ConfigChannel+0x8e8>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a29      	ldr	r2, [pc, #164]	@ (80070a4 <HAL_ADC_ConfigChannel+0x988>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d101      	bne.n	8007008 <HAL_ADC_ConfigChannel+0x8ec>
 8007004:	4a2a      	ldr	r2, [pc, #168]	@ (80070b0 <HAL_ADC_ConfigChannel+0x994>)
 8007006:	e000      	b.n	800700a <HAL_ADC_ConfigChannel+0x8ee>
 8007008:	4a24      	ldr	r2, [pc, #144]	@ (800709c <HAL_ADC_ConfigChannel+0x980>)
 800700a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800700c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007010:	4619      	mov	r1, r3
 8007012:	4610      	mov	r0, r2
 8007014:	f7fe fd71 	bl	8005afa <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007018:	e036      	b.n	8007088 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a28      	ldr	r2, [pc, #160]	@ (80070c0 <HAL_ADC_ConfigChannel+0x9a4>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d131      	bne.n	8007088 <HAL_ADC_ConfigChannel+0x96c>
 8007024:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007026:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800702a:	2b00      	cmp	r3, #0
 800702c:	d12c      	bne.n	8007088 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a1d      	ldr	r2, [pc, #116]	@ (80070a8 <HAL_ADC_ConfigChannel+0x98c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d127      	bne.n	8007088 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a18      	ldr	r2, [pc, #96]	@ (80070a0 <HAL_ADC_ConfigChannel+0x984>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d004      	beq.n	800704c <HAL_ADC_ConfigChannel+0x930>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a17      	ldr	r2, [pc, #92]	@ (80070a4 <HAL_ADC_ConfigChannel+0x988>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d101      	bne.n	8007050 <HAL_ADC_ConfigChannel+0x934>
 800704c:	4a18      	ldr	r2, [pc, #96]	@ (80070b0 <HAL_ADC_ConfigChannel+0x994>)
 800704e:	e000      	b.n	8007052 <HAL_ADC_ConfigChannel+0x936>
 8007050:	4a12      	ldr	r2, [pc, #72]	@ (800709c <HAL_ADC_ConfigChannel+0x980>)
 8007052:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007054:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007058:	4619      	mov	r1, r3
 800705a:	4610      	mov	r0, r2
 800705c:	f7fe fd4d 	bl	8005afa <LL_ADC_SetCommonPathInternalCh>
 8007060:	e012      	b.n	8007088 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007066:	f043 0220 	orr.w	r2, r3, #32
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8007074:	e008      	b.n	8007088 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800707a:	f043 0220 	orr.w	r2, r3, #32
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007090:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8007094:	4618      	mov	r0, r3
 8007096:	3794      	adds	r7, #148	@ 0x94
 8007098:	46bd      	mov	sp, r7
 800709a:	bd90      	pop	{r4, r7, pc}
 800709c:	58026300 	.word	0x58026300
 80070a0:	40022000 	.word	0x40022000
 80070a4:	40022100 	.word	0x40022100
 80070a8:	58026000 	.word	0x58026000
 80070ac:	c7520000 	.word	0xc7520000
 80070b0:	40022300 	.word	0x40022300
 80070b4:	24000000 	.word	0x24000000
 80070b8:	053e2d63 	.word	0x053e2d63
 80070bc:	c3210000 	.word	0xc3210000
 80070c0:	cb840000 	.word	0xcb840000

080070c4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7fe ffcb 	bl	800606c <LL_ADC_IsEnabled>
 80070d6:	4603      	mov	r3, r0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d16e      	bne.n	80071ba <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	689a      	ldr	r2, [r3, #8]
 80070e2:	4b38      	ldr	r3, [pc, #224]	@ (80071c4 <ADC_Enable+0x100>)
 80070e4:	4013      	ands	r3, r2
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00d      	beq.n	8007106 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070ee:	f043 0210 	orr.w	r2, r3, #16
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070fa:	f043 0201 	orr.w	r2, r3, #1
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e05a      	b.n	80071bc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4618      	mov	r0, r3
 800710c:	f7fe ff86 	bl	800601c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007110:	f7fe fcb0 	bl	8005a74 <HAL_GetTick>
 8007114:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a2b      	ldr	r2, [pc, #172]	@ (80071c8 <ADC_Enable+0x104>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d004      	beq.n	800712a <ADC_Enable+0x66>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a29      	ldr	r2, [pc, #164]	@ (80071cc <ADC_Enable+0x108>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d101      	bne.n	800712e <ADC_Enable+0x6a>
 800712a:	4b29      	ldr	r3, [pc, #164]	@ (80071d0 <ADC_Enable+0x10c>)
 800712c:	e000      	b.n	8007130 <ADC_Enable+0x6c>
 800712e:	4b29      	ldr	r3, [pc, #164]	@ (80071d4 <ADC_Enable+0x110>)
 8007130:	4618      	mov	r0, r3
 8007132:	f7fe ff17 	bl	8005f64 <LL_ADC_GetMultimode>
 8007136:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a23      	ldr	r2, [pc, #140]	@ (80071cc <ADC_Enable+0x108>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d002      	beq.n	8007148 <ADC_Enable+0x84>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	e000      	b.n	800714a <ADC_Enable+0x86>
 8007148:	4b1f      	ldr	r3, [pc, #124]	@ (80071c8 <ADC_Enable+0x104>)
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	6812      	ldr	r2, [r2, #0]
 800714e:	4293      	cmp	r3, r2
 8007150:	d02c      	beq.n	80071ac <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d130      	bne.n	80071ba <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007158:	e028      	b.n	80071ac <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4618      	mov	r0, r3
 8007160:	f7fe ff84 	bl	800606c <LL_ADC_IsEnabled>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d104      	bne.n	8007174 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4618      	mov	r0, r3
 8007170:	f7fe ff54 	bl	800601c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007174:	f7fe fc7e 	bl	8005a74 <HAL_GetTick>
 8007178:	4602      	mov	r2, r0
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	1ad3      	subs	r3, r2, r3
 800717e:	2b02      	cmp	r3, #2
 8007180:	d914      	bls.n	80071ac <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0301 	and.w	r3, r3, #1
 800718c:	2b01      	cmp	r3, #1
 800718e:	d00d      	beq.n	80071ac <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007194:	f043 0210 	orr.w	r2, r3, #16
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071a0:	f043 0201 	orr.w	r2, r3, #1
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e007      	b.n	80071bc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 0301 	and.w	r3, r3, #1
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d1cf      	bne.n	800715a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3710      	adds	r7, #16
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	8000003f 	.word	0x8000003f
 80071c8:	40022000 	.word	0x40022000
 80071cc:	40022100 	.word	0x40022100
 80071d0:	40022300 	.word	0x40022300
 80071d4:	58026300 	.word	0x58026300

080071d8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4618      	mov	r0, r3
 80071e6:	f7fe ff54 	bl	8006092 <LL_ADC_IsDisableOngoing>
 80071ea:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4618      	mov	r0, r3
 80071f2:	f7fe ff3b 	bl	800606c <LL_ADC_IsEnabled>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d047      	beq.n	800728c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d144      	bne.n	800728c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f003 030d 	and.w	r3, r3, #13
 800720c:	2b01      	cmp	r3, #1
 800720e:	d10c      	bne.n	800722a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4618      	mov	r0, r3
 8007216:	f7fe ff15 	bl	8006044 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2203      	movs	r2, #3
 8007220:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007222:	f7fe fc27 	bl	8005a74 <HAL_GetTick>
 8007226:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007228:	e029      	b.n	800727e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800722e:	f043 0210 	orr.w	r2, r3, #16
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800723a:	f043 0201 	orr.w	r2, r3, #1
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e023      	b.n	800728e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007246:	f7fe fc15 	bl	8005a74 <HAL_GetTick>
 800724a:	4602      	mov	r2, r0
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	2b02      	cmp	r3, #2
 8007252:	d914      	bls.n	800727e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	f003 0301 	and.w	r3, r3, #1
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00d      	beq.n	800727e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007266:	f043 0210 	orr.w	r2, r3, #16
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007272:	f043 0201 	orr.w	r2, r3, #1
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e007      	b.n	800728e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f003 0301 	and.w	r3, r3, #1
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1dc      	bne.n	8007246 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007296:	b580      	push	{r7, lr}
 8007298:	b084      	sub	sp, #16
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d14b      	bne.n	8007348 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 0308 	and.w	r3, r3, #8
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d021      	beq.n	800730e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4618      	mov	r0, r3
 80072d0:	f7fe fd60 	bl	8005d94 <LL_ADC_REG_IsTriggerSourceSWStart>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d032      	beq.n	8007340 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d12b      	bne.n	8007340 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d11f      	bne.n	8007340 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007304:	f043 0201 	orr.w	r2, r3, #1
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	661a      	str	r2, [r3, #96]	@ 0x60
 800730c:	e018      	b.n	8007340 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	f003 0303 	and.w	r3, r3, #3
 8007318:	2b00      	cmp	r3, #0
 800731a:	d111      	bne.n	8007340 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007320:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800732c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d105      	bne.n	8007340 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007338:	f043 0201 	orr.w	r2, r3, #1
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007340:	68f8      	ldr	r0, [r7, #12]
 8007342:	f7fb fc6f 	bl	8002c24 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007346:	e00e      	b.n	8007366 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800734c:	f003 0310 	and.w	r3, r3, #16
 8007350:	2b00      	cmp	r3, #0
 8007352:	d003      	beq.n	800735c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f7ff f9d7 	bl	8006708 <HAL_ADC_ErrorCallback>
}
 800735a:	e004      	b.n	8007366 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	4798      	blx	r3
}
 8007366:	bf00      	nop
 8007368:	3710      	adds	r7, #16
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}

0800736e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800736e:	b580      	push	{r7, lr}
 8007370:	b084      	sub	sp, #16
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800737a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800737c:	68f8      	ldr	r0, [r7, #12]
 800737e:	f7ff f9b9 	bl	80066f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007382:	bf00      	nop
 8007384:	3710      	adds	r7, #16
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}

0800738a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800738a:	b580      	push	{r7, lr}
 800738c:	b084      	sub	sp, #16
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007396:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800739c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073a8:	f043 0204 	orr.w	r2, r3, #4
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f7ff f9a9 	bl	8006708 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80073b6:	bf00      	nop
 80073b8:	3710      	adds	r7, #16
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
	...

080073c0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a6c      	ldr	r2, [pc, #432]	@ (8007580 <ADC_ConfigureBoostMode+0x1c0>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d004      	beq.n	80073dc <ADC_ConfigureBoostMode+0x1c>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a6b      	ldr	r2, [pc, #428]	@ (8007584 <ADC_ConfigureBoostMode+0x1c4>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d109      	bne.n	80073f0 <ADC_ConfigureBoostMode+0x30>
 80073dc:	4b6a      	ldr	r3, [pc, #424]	@ (8007588 <ADC_ConfigureBoostMode+0x1c8>)
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	bf14      	ite	ne
 80073e8:	2301      	movne	r3, #1
 80073ea:	2300      	moveq	r3, #0
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	e008      	b.n	8007402 <ADC_ConfigureBoostMode+0x42>
 80073f0:	4b66      	ldr	r3, [pc, #408]	@ (800758c <ADC_ConfigureBoostMode+0x1cc>)
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	bf14      	ite	ne
 80073fc:	2301      	movne	r3, #1
 80073fe:	2300      	moveq	r3, #0
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d01c      	beq.n	8007440 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007406:	f007 ffbf 	bl	800f388 <HAL_RCC_GetHCLKFreq>
 800740a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007414:	d010      	beq.n	8007438 <ADC_ConfigureBoostMode+0x78>
 8007416:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800741a:	d873      	bhi.n	8007504 <ADC_ConfigureBoostMode+0x144>
 800741c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007420:	d002      	beq.n	8007428 <ADC_ConfigureBoostMode+0x68>
 8007422:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007426:	d16d      	bne.n	8007504 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	0c1b      	lsrs	r3, r3, #16
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	fbb2 f3f3 	udiv	r3, r2, r3
 8007434:	60fb      	str	r3, [r7, #12]
        break;
 8007436:	e068      	b.n	800750a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	089b      	lsrs	r3, r3, #2
 800743c:	60fb      	str	r3, [r7, #12]
        break;
 800743e:	e064      	b.n	800750a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007440:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007444:	f04f 0100 	mov.w	r1, #0
 8007448:	f009 f9dc 	bl	8010804 <HAL_RCCEx_GetPeriphCLKFreq>
 800744c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8007456:	d051      	beq.n	80074fc <ADC_ConfigureBoostMode+0x13c>
 8007458:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800745c:	d854      	bhi.n	8007508 <ADC_ConfigureBoostMode+0x148>
 800745e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8007462:	d047      	beq.n	80074f4 <ADC_ConfigureBoostMode+0x134>
 8007464:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8007468:	d84e      	bhi.n	8007508 <ADC_ConfigureBoostMode+0x148>
 800746a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800746e:	d03d      	beq.n	80074ec <ADC_ConfigureBoostMode+0x12c>
 8007470:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007474:	d848      	bhi.n	8007508 <ADC_ConfigureBoostMode+0x148>
 8007476:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800747a:	d033      	beq.n	80074e4 <ADC_ConfigureBoostMode+0x124>
 800747c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007480:	d842      	bhi.n	8007508 <ADC_ConfigureBoostMode+0x148>
 8007482:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8007486:	d029      	beq.n	80074dc <ADC_ConfigureBoostMode+0x11c>
 8007488:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800748c:	d83c      	bhi.n	8007508 <ADC_ConfigureBoostMode+0x148>
 800748e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007492:	d01a      	beq.n	80074ca <ADC_ConfigureBoostMode+0x10a>
 8007494:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007498:	d836      	bhi.n	8007508 <ADC_ConfigureBoostMode+0x148>
 800749a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800749e:	d014      	beq.n	80074ca <ADC_ConfigureBoostMode+0x10a>
 80074a0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80074a4:	d830      	bhi.n	8007508 <ADC_ConfigureBoostMode+0x148>
 80074a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074aa:	d00e      	beq.n	80074ca <ADC_ConfigureBoostMode+0x10a>
 80074ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074b0:	d82a      	bhi.n	8007508 <ADC_ConfigureBoostMode+0x148>
 80074b2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80074b6:	d008      	beq.n	80074ca <ADC_ConfigureBoostMode+0x10a>
 80074b8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80074bc:	d824      	bhi.n	8007508 <ADC_ConfigureBoostMode+0x148>
 80074be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80074c2:	d002      	beq.n	80074ca <ADC_ConfigureBoostMode+0x10a>
 80074c4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80074c8:	d11e      	bne.n	8007508 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	0c9b      	lsrs	r3, r3, #18
 80074d0:	005b      	lsls	r3, r3, #1
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074d8:	60fb      	str	r3, [r7, #12]
        break;
 80074da:	e016      	b.n	800750a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	091b      	lsrs	r3, r3, #4
 80074e0:	60fb      	str	r3, [r7, #12]
        break;
 80074e2:	e012      	b.n	800750a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	095b      	lsrs	r3, r3, #5
 80074e8:	60fb      	str	r3, [r7, #12]
        break;
 80074ea:	e00e      	b.n	800750a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	099b      	lsrs	r3, r3, #6
 80074f0:	60fb      	str	r3, [r7, #12]
        break;
 80074f2:	e00a      	b.n	800750a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	09db      	lsrs	r3, r3, #7
 80074f8:	60fb      	str	r3, [r7, #12]
        break;
 80074fa:	e006      	b.n	800750a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	0a1b      	lsrs	r3, r3, #8
 8007500:	60fb      	str	r3, [r7, #12]
        break;
 8007502:	e002      	b.n	800750a <ADC_ConfigureBoostMode+0x14a>
        break;
 8007504:	bf00      	nop
 8007506:	e000      	b.n	800750a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8007508:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	085b      	lsrs	r3, r3, #1
 800750e:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4a1f      	ldr	r2, [pc, #124]	@ (8007590 <ADC_ConfigureBoostMode+0x1d0>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d808      	bhi.n	800752a <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	689a      	ldr	r2, [r3, #8]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007526:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007528:	e025      	b.n	8007576 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	4a19      	ldr	r2, [pc, #100]	@ (8007594 <ADC_ConfigureBoostMode+0x1d4>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d80a      	bhi.n	8007548 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007544:	609a      	str	r2, [r3, #8]
}
 8007546:	e016      	b.n	8007576 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	4a13      	ldr	r2, [pc, #76]	@ (8007598 <ADC_ConfigureBoostMode+0x1d8>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d80a      	bhi.n	8007566 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007562:	609a      	str	r2, [r3, #8]
}
 8007564:	e007      	b.n	8007576 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	689a      	ldr	r2, [r3, #8]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007574:	609a      	str	r2, [r3, #8]
}
 8007576:	bf00      	nop
 8007578:	3710      	adds	r7, #16
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
 800757e:	bf00      	nop
 8007580:	40022000 	.word	0x40022000
 8007584:	40022100 	.word	0x40022100
 8007588:	40022300 	.word	0x40022300
 800758c:	58026300 	.word	0x58026300
 8007590:	005f5e10 	.word	0x005f5e10
 8007594:	00bebc20 	.word	0x00bebc20
 8007598:	017d7840 	.word	0x017d7840

0800759c <LL_ADC_SetCalibrationLinearFactor>:
{
 800759c:	b480      	push	{r7}
 800759e:	b087      	sub	sp, #28
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC3)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	4a15      	ldr	r2, [pc, #84]	@ (8007600 <LL_ADC_SetCalibrationLinearFactor+0x64>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d020      	beq.n	80075f2 <LL_ADC_SetCalibrationLinearFactor+0x56>
    uint32_t timeout_cpu_cycles = ADC_LINEARITY_BIT_TOGGLE_TIMEOUT;
 80075b0:	4b14      	ldr	r3, [pc, #80]	@ (8007604 <LL_ADC_SetCalibrationLinearFactor+0x68>)
 80075b2:	617b      	str	r3, [r7, #20]
    MODIFY_REG(ADCx->CALFACT2_RES14, ADC_CALFACT2_LINCALFACT, CalibrationFactor);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80075ba:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	431a      	orrs	r2, r3
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    MODIFY_REG(ADCx->CR, ADC_CR_ADCALLIN, LinearityWord);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	431a      	orrs	r2, r3
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	609a      	str	r2, [r3, #8]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 80075d8:	e002      	b.n	80075e0 <LL_ADC_SetCalibrationLinearFactor+0x44>
      timeout_cpu_cycles--;
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	3b01      	subs	r3, #1
 80075de:	617b      	str	r3, [r7, #20]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	689a      	ldr	r2, [r3, #8]
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	4013      	ands	r3, r2
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d102      	bne.n	80075f2 <LL_ADC_SetCalibrationLinearFactor+0x56>
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1f3      	bne.n	80075da <LL_ADC_SetCalibrationLinearFactor+0x3e>
}
 80075f2:	bf00      	nop
 80075f4:	371c      	adds	r7, #28
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	58026000 	.word	0x58026000
 8007604:	00080070 	.word	0x00080070

08007608 <LL_ADC_IsEnabled>:
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	f003 0301 	and.w	r3, r3, #1
 8007618:	2b01      	cmp	r3, #1
 800761a:	d101      	bne.n	8007620 <LL_ADC_IsEnabled+0x18>
 800761c:	2301      	movs	r3, #1
 800761e:	e000      	b.n	8007622 <LL_ADC_IsEnabled+0x1a>
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
	...

08007630 <LL_ADC_StartCalibration>:
{
 8007630:	b480      	push	{r7}
 8007632:	b085      	sub	sp, #20
 8007634:	af00      	add	r7, sp, #0
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	60b9      	str	r1, [r7, #8]
 800763a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	689a      	ldr	r2, [r3, #8]
 8007640:	4b09      	ldr	r3, [pc, #36]	@ (8007668 <LL_ADC_StartCalibration+0x38>)
 8007642:	4013      	ands	r3, r2
 8007644:	68ba      	ldr	r2, [r7, #8]
 8007646:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007650:	430a      	orrs	r2, r1
 8007652:	4313      	orrs	r3, r2
 8007654:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	609a      	str	r2, [r3, #8]
}
 800765c:	bf00      	nop
 800765e:	3714      	adds	r7, #20
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr
 8007668:	3ffeffc0 	.word	0x3ffeffc0

0800766c <LL_ADC_IsCalibrationOnGoing>:
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800767c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007680:	d101      	bne.n	8007686 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8007682:	2301      	movs	r3, #1
 8007684:	e000      	b.n	8007688 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007686:	2300      	movs	r3, #0
}
 8007688:	4618      	mov	r0, r3
 800768a:	370c      	adds	r7, #12
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <LL_ADC_REG_StartConversion>:
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	689a      	ldr	r2, [r3, #8]
 80076a0:	4b05      	ldr	r3, [pc, #20]	@ (80076b8 <LL_ADC_REG_StartConversion+0x24>)
 80076a2:	4013      	ands	r3, r2
 80076a4:	f043 0204 	orr.w	r2, r3, #4
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	609a      	str	r2, [r3, #8]
}
 80076ac:	bf00      	nop
 80076ae:	370c      	adds	r7, #12
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr
 80076b8:	7fffffc0 	.word	0x7fffffc0

080076bc <LL_ADC_REG_StopConversion>:
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	689a      	ldr	r2, [r3, #8]
 80076c8:	4b05      	ldr	r3, [pc, #20]	@ (80076e0 <LL_ADC_REG_StopConversion+0x24>)
 80076ca:	4013      	ands	r3, r2
 80076cc:	f043 0210 	orr.w	r2, r3, #16
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	609a      	str	r2, [r3, #8]
}
 80076d4:	bf00      	nop
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr
 80076e0:	7fffffc0 	.word	0x7fffffc0

080076e4 <LL_ADC_REG_IsConversionOngoing>:
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	f003 0304 	and.w	r3, r3, #4
 80076f4:	2b04      	cmp	r3, #4
 80076f6:	d101      	bne.n	80076fc <LL_ADC_REG_IsConversionOngoing+0x18>
 80076f8:	2301      	movs	r3, #1
 80076fa:	e000      	b.n	80076fe <LL_ADC_REG_IsConversionOngoing+0x1a>
 80076fc:	2300      	movs	r3, #0
}
 80076fe:	4618      	mov	r0, r3
 8007700:	370c      	adds	r7, #12
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr
	...

0800770c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b086      	sub	sp, #24
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007718:	2300      	movs	r3, #0
 800771a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007722:	2b01      	cmp	r3, #1
 8007724:	d101      	bne.n	800772a <HAL_ADCEx_Calibration_Start+0x1e>
 8007726:	2302      	movs	r3, #2
 8007728:	e04c      	b.n	80077c4 <HAL_ADCEx_Calibration_Start+0xb8>
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2201      	movs	r2, #1
 800772e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f7ff fd50 	bl	80071d8 <ADC_Disable>
 8007738:	4603      	mov	r3, r0
 800773a:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800773c:	7dfb      	ldrb	r3, [r7, #23]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d135      	bne.n	80077ae <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007746:	4b21      	ldr	r3, [pc, #132]	@ (80077cc <HAL_ADCEx_Calibration_Start+0xc0>)
 8007748:	4013      	ands	r3, r2
 800774a:	f043 0202 	orr.w	r2, r3, #2
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	687a      	ldr	r2, [r7, #4]
 8007758:	68b9      	ldr	r1, [r7, #8]
 800775a:	4618      	mov	r0, r3
 800775c:	f7ff ff68 	bl	8007630 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007760:	e014      	b.n	800778c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	3301      	adds	r3, #1
 8007766:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	4a19      	ldr	r2, [pc, #100]	@ (80077d0 <HAL_ADCEx_Calibration_Start+0xc4>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d30d      	bcc.n	800778c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007774:	f023 0312 	bic.w	r3, r3, #18
 8007778:	f043 0210 	orr.w	r2, r3, #16
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8007788:	2301      	movs	r3, #1
 800778a:	e01b      	b.n	80077c4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4618      	mov	r0, r3
 8007792:	f7ff ff6b 	bl	800766c <LL_ADC_IsCalibrationOnGoing>
 8007796:	4603      	mov	r3, r0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1e2      	bne.n	8007762 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077a0:	f023 0303 	bic.w	r3, r3, #3
 80077a4:	f043 0201 	orr.w	r2, r3, #1
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	661a      	str	r2, [r3, #96]	@ 0x60
 80077ac:	e005      	b.n	80077ba <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077b2:	f043 0210 	orr.w	r2, r3, #16
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2200      	movs	r2, #0
 80077be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80077c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3718      	adds	r7, #24
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}
 80077cc:	ffffeefd 	.word	0xffffeefd
 80077d0:	25c3f800 	.word	0x25c3f800

080077d4 <HAL_ADCEx_LinearCalibration_SetValue>:
  * @param  hadc ADC handle
  * @param  LinearCalib_Buffer: Linear calibration factor
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t *LinearCalib_Buffer)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b086      	sub	sp, #24
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  uint32_t cnt;
  __IO uint32_t wait_loop_index = 0;
 80077de:	2300      	movs	r3, #0
 80077e0:	60fb      	str	r3, [r7, #12]
  uint32_t temp_REG_IsConversionOngoing = 0UL;
 80077e2:	2300      	movs	r3, #0
 80077e4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  /*  Exit deep power down mode if still in that state                        */
  if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_DEEPPWD))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077f4:	d107      	bne.n	8007806 <HAL_ADCEx_LinearCalibration_SetValue+0x32>
  {
    /* Exit deep power down mode */
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	689a      	ldr	r2, [r3, #8]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8007804:	609a      	str	r2, [r3, #8]
       be relaunched or a previously saved calibration factor
       re-applied once the ADC voltage regulator is enabled */
  }


  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007810:	2b00      	cmp	r3, #0
 8007812:	d117      	bne.n	8007844 <HAL_ADCEx_LinearCalibration_SetValue+0x70>
  {
    /* Enable ADC internal voltage regulator                                  */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	689a      	ldr	r2, [r3, #8]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8007822:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time                                       */
    /* Wait loop initialization and execution                                 */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = ((ADC_STAB_DELAY_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007824:	4b47      	ldr	r3, [pc, #284]	@ (8007944 <HAL_ADCEx_LinearCalibration_SetValue+0x170>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	099b      	lsrs	r3, r3, #6
 800782a:	4a47      	ldr	r2, [pc, #284]	@ (8007948 <HAL_ADCEx_LinearCalibration_SetValue+0x174>)
 800782c:	fba2 2303 	umull	r2, r3, r2, r3
 8007830:	099b      	lsrs	r3, r3, #6
 8007832:	3301      	adds	r3, #1
 8007834:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007836:	e002      	b.n	800783e <HAL_ADCEx_LinearCalibration_SetValue+0x6a>
    {
      wait_loop_index--;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	3b01      	subs	r3, #1
 800783c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1f9      	bne.n	8007838 <HAL_ADCEx_LinearCalibration_SetValue+0x64>


  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800784e:	2b00      	cmp	r3, #0
 8007850:	d10d      	bne.n	800786e <HAL_ADCEx_LinearCalibration_SetValue+0x9a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007856:	f043 0210 	orr.w	r2, r3, #16
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007862:	f043 0201 	orr.w	r2, r3, #1
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	665a      	str	r2, [r3, #100]	@ 0x64

    return  HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e065      	b.n	800793a <HAL_ADCEx_LinearCalibration_SetValue+0x166>
  }
  /* Enable the ADC peripheral */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) /* Enable the ADC if it is disabled */
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4618      	mov	r0, r3
 8007874:	f7ff fec8 	bl	8007608 <LL_ADC_IsEnabled>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d128      	bne.n	80078d0 <HAL_ADCEx_LinearCalibration_SetValue+0xfc>
  {
    if (ADC_Enable(hadc) != HAL_OK)
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f7ff fc20 	bl	80070c4 <ADC_Enable>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d001      	beq.n	800788e <HAL_ADCEx_LinearCalibration_SetValue+0xba>
    {
      return  HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	e055      	b.n	800793a <HAL_ADCEx_LinearCalibration_SetValue+0x166>
    }
    else
    {
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 800788e:	2306      	movs	r3, #6
 8007890:	617b      	str	r3, [r7, #20]
 8007892:	e016      	b.n	80078c2 <HAL_ADCEx_LinearCalibration_SetValue+0xee>
      {
        LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6818      	ldr	r0, [r3, #0]
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	f1c3 0306 	rsb	r3, r3, #6
 800789e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80078a2:	fa22 f103 	lsr.w	r1, r2, r3
 80078a6:	697a      	ldr	r2, [r7, #20]
 80078a8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80078ac:	4413      	add	r3, r2
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	683a      	ldr	r2, [r7, #0]
 80078b2:	4413      	add	r3, r2
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	461a      	mov	r2, r3
 80078b8:	f7ff fe70 	bl	800759c <LL_ADC_SetCalibrationLinearFactor>
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	3b01      	subs	r3, #1
 80078c0:	617b      	str	r3, [r7, #20]
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1e5      	bne.n	8007894 <HAL_ADCEx_LinearCalibration_SetValue+0xc0>
      }
      (void)ADC_Disable(hadc);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f7ff fc85 	bl	80071d8 <ADC_Disable>
 80078ce:	e033      	b.n	8007938 <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    }
  }
  else  /* ADC is already enabled, so no need to enable it but need to stop conversion */
  {
    if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7ff ff05 	bl	80076e4 <LL_ADC_REG_IsConversionOngoing>
 80078da:	4603      	mov	r3, r0
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d006      	beq.n	80078ee <HAL_ADCEx_LinearCalibration_SetValue+0x11a>
    {
      LL_ADC_REG_StopConversion(hadc->Instance);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4618      	mov	r0, r3
 80078e6:	f7ff fee9 	bl	80076bc <LL_ADC_REG_StopConversion>
      temp_REG_IsConversionOngoing = 1UL;
 80078ea:	2301      	movs	r3, #1
 80078ec:	613b      	str	r3, [r7, #16]
    }
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 80078ee:	2306      	movs	r3, #6
 80078f0:	617b      	str	r3, [r7, #20]
 80078f2:	e016      	b.n	8007922 <HAL_ADCEx_LinearCalibration_SetValue+0x14e>
    {
      LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6818      	ldr	r0, [r3, #0]
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	f1c3 0306 	rsb	r3, r3, #6
 80078fe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007902:	fa22 f103 	lsr.w	r1, r2, r3
 8007906:	697a      	ldr	r2, [r7, #20]
 8007908:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800790c:	4413      	add	r3, r2
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	683a      	ldr	r2, [r7, #0]
 8007912:	4413      	add	r3, r2
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	f7ff fe40 	bl	800759c <LL_ADC_SetCalibrationLinearFactor>
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	3b01      	subs	r3, #1
 8007920:	617b      	str	r3, [r7, #20]
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1e5      	bne.n	80078f4 <HAL_ADCEx_LinearCalibration_SetValue+0x120>
    }
    if (temp_REG_IsConversionOngoing != 0UL)
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d004      	beq.n	8007938 <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    {
      LL_ADC_REG_StartConversion(hadc->Instance);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4618      	mov	r0, r3
 8007934:	f7ff feae 	bl	8007694 <LL_ADC_REG_StartConversion>
    }
  }
  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3718      	adds	r7, #24
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	24000000 	.word	0x24000000
 8007948:	053e2d63 	.word	0x053e2d63

0800794c <HAL_ADCEx_LinearCalibration_FactorLoad>:
  * @brief  Load the calibration factor from engi bytes
  * @param  hadc ADC handle
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_FactorLoad(ADC_HandleTypeDef *hadc)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b08c      	sub	sp, #48	@ 0x30
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007954:	2300      	movs	r3, #0
 8007956:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Linearity calibration is retrieved from engi bytes
     read values from registers and put them to the CALFACT2 register */
  /* If needed linearity calibration can be done in runtime using
     LL_ADC_GetCalibrationLinearFactor()                             */
  if (hadc->Instance == ADC1)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a1c      	ldr	r2, [pc, #112]	@ (80079d0 <HAL_ADCEx_LinearCalibration_FactorLoad+0x84>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d102      	bne.n	800796a <HAL_ADCEx_LinearCalibration_FactorLoad+0x1e>
  {
    FactorOffset = 0UL;
 8007964:	2300      	movs	r3, #0
 8007966:	627b      	str	r3, [r7, #36]	@ 0x24
 8007968:	e009      	b.n	800797e <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else if (hadc->Instance == ADC2)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a19      	ldr	r2, [pc, #100]	@ (80079d4 <HAL_ADCEx_LinearCalibration_FactorLoad+0x88>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d102      	bne.n	800797a <HAL_ADCEx_LinearCalibration_FactorLoad+0x2e>
  {
    FactorOffset = 8UL;
 8007974:	2308      	movs	r3, #8
 8007976:	627b      	str	r3, [r7, #36]	@ 0x24
 8007978:	e001      	b.n	800797e <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else   /*Case ADC3*/
  {
    FactorOffset = 16UL;
 800797a:	2310      	movs	r3, #16
 800797c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 800797e:	2300      	movs	r3, #0
 8007980:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007982:	e00f      	b.n	80079a4 <HAL_ADCEx_LinearCalibration_FactorLoad+0x58>
  {
    LinearCalib_Buffer[cnt] = *(uint32_t *)(ADC_LINEAR_CALIB_REG_1_ADDR + FactorOffset + cnt);
 8007984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007988:	4413      	add	r3, r2
 800798a:	009a      	lsls	r2, r3, #2
 800798c:	4b12      	ldr	r3, [pc, #72]	@ (80079d8 <HAL_ADCEx_LinearCalibration_FactorLoad+0x8c>)
 800798e:	4413      	add	r3, r2
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	3330      	adds	r3, #48	@ 0x30
 8007998:	443b      	add	r3, r7
 800799a:	f843 2c24 	str.w	r2, [r3, #-36]
  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 800799e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a0:	3301      	adds	r3, #1
 80079a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a6:	2b05      	cmp	r3, #5
 80079a8:	d9ec      	bls.n	8007984 <HAL_ADCEx_LinearCalibration_FactorLoad+0x38>
  }
  if (HAL_ADCEx_LinearCalibration_SetValue(hadc, (uint32_t *)LinearCalib_Buffer) != HAL_OK)
 80079aa:	f107 030c 	add.w	r3, r7, #12
 80079ae:	4619      	mov	r1, r3
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f7ff ff0f 	bl	80077d4 <HAL_ADCEx_LinearCalibration_SetValue>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d002      	beq.n	80079c2 <HAL_ADCEx_LinearCalibration_FactorLoad+0x76>
  {
    tmp_hal_status = HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return tmp_hal_status;
 80079c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3730      	adds	r7, #48	@ 0x30
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}
 80079ce:	bf00      	nop
 80079d0:	40022000 	.word	0x40022000
 80079d4:	40022100 	.word	0x40022100
 80079d8:	1ff1ec00 	.word	0x1ff1ec00

080079dc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80079dc:	b590      	push	{r4, r7, lr}
 80079de:	b0a3      	sub	sp, #140	@ 0x8c
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80079e6:	2300      	movs	r3, #0
 80079e8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d101      	bne.n	80079fa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80079f6:	2302      	movs	r3, #2
 80079f8:	e0c1      	b.n	8007b7e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2201      	movs	r2, #1
 80079fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007a02:	2300      	movs	r3, #0
 8007a04:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007a06:	2300      	movs	r3, #0
 8007a08:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a5e      	ldr	r2, [pc, #376]	@ (8007b88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d102      	bne.n	8007a1a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007a14:	4b5d      	ldr	r3, [pc, #372]	@ (8007b8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007a16:	60fb      	str	r3, [r7, #12]
 8007a18:	e001      	b.n	8007a1e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d10b      	bne.n	8007a3c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a28:	f043 0220 	orr.w	r2, r3, #32
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e0a0      	b.n	8007b7e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7ff fe50 	bl	80076e4 <LL_ADC_REG_IsConversionOngoing>
 8007a44:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f7ff fe49 	bl	80076e4 <LL_ADC_REG_IsConversionOngoing>
 8007a52:	4603      	mov	r3, r0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f040 8081 	bne.w	8007b5c <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007a5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d17c      	bne.n	8007b5c <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a48      	ldr	r2, [pc, #288]	@ (8007b88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d004      	beq.n	8007a76 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a46      	ldr	r2, [pc, #280]	@ (8007b8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d101      	bne.n	8007a7a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8007a76:	4b46      	ldr	r3, [pc, #280]	@ (8007b90 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007a78:	e000      	b.n	8007a7c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8007a7a:	4b46      	ldr	r3, [pc, #280]	@ (8007b94 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007a7c:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d039      	beq.n	8007afa <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007a86:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	431a      	orrs	r2, r3
 8007a94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007a96:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a3a      	ldr	r2, [pc, #232]	@ (8007b88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d004      	beq.n	8007aac <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a39      	ldr	r2, [pc, #228]	@ (8007b8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d10e      	bne.n	8007aca <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8007aac:	4836      	ldr	r0, [pc, #216]	@ (8007b88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007aae:	f7ff fdab 	bl	8007608 <LL_ADC_IsEnabled>
 8007ab2:	4604      	mov	r4, r0
 8007ab4:	4835      	ldr	r0, [pc, #212]	@ (8007b8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007ab6:	f7ff fda7 	bl	8007608 <LL_ADC_IsEnabled>
 8007aba:	4603      	mov	r3, r0
 8007abc:	4323      	orrs	r3, r4
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	bf0c      	ite	eq
 8007ac2:	2301      	moveq	r3, #1
 8007ac4:	2300      	movne	r3, #0
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	e008      	b.n	8007adc <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8007aca:	4833      	ldr	r0, [pc, #204]	@ (8007b98 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007acc:	f7ff fd9c 	bl	8007608 <LL_ADC_IsEnabled>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	bf0c      	ite	eq
 8007ad6:	2301      	moveq	r3, #1
 8007ad8:	2300      	movne	r3, #0
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d047      	beq.n	8007b70 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007ae0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ae2:	689a      	ldr	r2, [r3, #8]
 8007ae4:	4b2d      	ldr	r3, [pc, #180]	@ (8007b9c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007ae6:	4013      	ands	r3, r2
 8007ae8:	683a      	ldr	r2, [r7, #0]
 8007aea:	6811      	ldr	r1, [r2, #0]
 8007aec:	683a      	ldr	r2, [r7, #0]
 8007aee:	6892      	ldr	r2, [r2, #8]
 8007af0:	430a      	orrs	r2, r1
 8007af2:	431a      	orrs	r2, r3
 8007af4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007af6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007af8:	e03a      	b.n	8007b70 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007afa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007b02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b04:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a1f      	ldr	r2, [pc, #124]	@ (8007b88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d004      	beq.n	8007b1a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a1d      	ldr	r2, [pc, #116]	@ (8007b8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d10e      	bne.n	8007b38 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8007b1a:	481b      	ldr	r0, [pc, #108]	@ (8007b88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b1c:	f7ff fd74 	bl	8007608 <LL_ADC_IsEnabled>
 8007b20:	4604      	mov	r4, r0
 8007b22:	481a      	ldr	r0, [pc, #104]	@ (8007b8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b24:	f7ff fd70 	bl	8007608 <LL_ADC_IsEnabled>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	4323      	orrs	r3, r4
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	bf0c      	ite	eq
 8007b30:	2301      	moveq	r3, #1
 8007b32:	2300      	movne	r3, #0
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	e008      	b.n	8007b4a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8007b38:	4817      	ldr	r0, [pc, #92]	@ (8007b98 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007b3a:	f7ff fd65 	bl	8007608 <LL_ADC_IsEnabled>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	bf0c      	ite	eq
 8007b44:	2301      	moveq	r3, #1
 8007b46:	2300      	movne	r3, #0
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d010      	beq.n	8007b70 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007b4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b50:	689a      	ldr	r2, [r3, #8]
 8007b52:	4b12      	ldr	r3, [pc, #72]	@ (8007b9c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007b54:	4013      	ands	r3, r2
 8007b56:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007b58:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007b5a:	e009      	b.n	8007b70 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b60:	f043 0220 	orr.w	r2, r3, #32
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8007b6e:	e000      	b.n	8007b72 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007b70:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007b7a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	378c      	adds	r7, #140	@ 0x8c
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd90      	pop	{r4, r7, pc}
 8007b86:	bf00      	nop
 8007b88:	40022000 	.word	0x40022000
 8007b8c:	40022100 	.word	0x40022100
 8007b90:	40022300 	.word	0x40022300
 8007b94:	58026300 	.word	0x58026300
 8007b98:	58026000 	.word	0x58026000
 8007b9c:	fffff0e0 	.word	0xfffff0e0

08007ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b085      	sub	sp, #20
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f003 0307 	and.w	r3, r3, #7
 8007bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8007be0 <__NVIC_SetPriorityGrouping+0x40>)
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007bb6:	68ba      	ldr	r2, [r7, #8]
 8007bb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007bc8:	4b06      	ldr	r3, [pc, #24]	@ (8007be4 <__NVIC_SetPriorityGrouping+0x44>)
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007bce:	4a04      	ldr	r2, [pc, #16]	@ (8007be0 <__NVIC_SetPriorityGrouping+0x40>)
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	60d3      	str	r3, [r2, #12]
}
 8007bd4:	bf00      	nop
 8007bd6:	3714      	adds	r7, #20
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr
 8007be0:	e000ed00 	.word	0xe000ed00
 8007be4:	05fa0000 	.word	0x05fa0000

08007be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007be8:	b480      	push	{r7}
 8007bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007bec:	4b04      	ldr	r3, [pc, #16]	@ (8007c00 <__NVIC_GetPriorityGrouping+0x18>)
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	0a1b      	lsrs	r3, r3, #8
 8007bf2:	f003 0307 	and.w	r3, r3, #7
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr
 8007c00:	e000ed00 	.word	0xe000ed00

08007c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007c0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	db0b      	blt.n	8007c2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007c16:	88fb      	ldrh	r3, [r7, #6]
 8007c18:	f003 021f 	and.w	r2, r3, #31
 8007c1c:	4907      	ldr	r1, [pc, #28]	@ (8007c3c <__NVIC_EnableIRQ+0x38>)
 8007c1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c22:	095b      	lsrs	r3, r3, #5
 8007c24:	2001      	movs	r0, #1
 8007c26:	fa00 f202 	lsl.w	r2, r0, r2
 8007c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007c2e:	bf00      	nop
 8007c30:	370c      	adds	r7, #12
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr
 8007c3a:	bf00      	nop
 8007c3c:	e000e100 	.word	0xe000e100

08007c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b083      	sub	sp, #12
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	4603      	mov	r3, r0
 8007c48:	6039      	str	r1, [r7, #0]
 8007c4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007c4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	db0a      	blt.n	8007c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	b2da      	uxtb	r2, r3
 8007c58:	490c      	ldr	r1, [pc, #48]	@ (8007c8c <__NVIC_SetPriority+0x4c>)
 8007c5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c5e:	0112      	lsls	r2, r2, #4
 8007c60:	b2d2      	uxtb	r2, r2
 8007c62:	440b      	add	r3, r1
 8007c64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007c68:	e00a      	b.n	8007c80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	b2da      	uxtb	r2, r3
 8007c6e:	4908      	ldr	r1, [pc, #32]	@ (8007c90 <__NVIC_SetPriority+0x50>)
 8007c70:	88fb      	ldrh	r3, [r7, #6]
 8007c72:	f003 030f 	and.w	r3, r3, #15
 8007c76:	3b04      	subs	r3, #4
 8007c78:	0112      	lsls	r2, r2, #4
 8007c7a:	b2d2      	uxtb	r2, r2
 8007c7c:	440b      	add	r3, r1
 8007c7e:	761a      	strb	r2, [r3, #24]
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr
 8007c8c:	e000e100 	.word	0xe000e100
 8007c90:	e000ed00 	.word	0xe000ed00

08007c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b089      	sub	sp, #36	@ 0x24
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f003 0307 	and.w	r3, r3, #7
 8007ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	f1c3 0307 	rsb	r3, r3, #7
 8007cae:	2b04      	cmp	r3, #4
 8007cb0:	bf28      	it	cs
 8007cb2:	2304      	movcs	r3, #4
 8007cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007cb6:	69fb      	ldr	r3, [r7, #28]
 8007cb8:	3304      	adds	r3, #4
 8007cba:	2b06      	cmp	r3, #6
 8007cbc:	d902      	bls.n	8007cc4 <NVIC_EncodePriority+0x30>
 8007cbe:	69fb      	ldr	r3, [r7, #28]
 8007cc0:	3b03      	subs	r3, #3
 8007cc2:	e000      	b.n	8007cc6 <NVIC_EncodePriority+0x32>
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	fa02 f303 	lsl.w	r3, r2, r3
 8007cd2:	43da      	mvns	r2, r3
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	401a      	ands	r2, r3
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ce6:	43d9      	mvns	r1, r3
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007cec:	4313      	orrs	r3, r2
         );
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3724      	adds	r7, #36	@ 0x24
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr

08007cfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007cfa:	b580      	push	{r7, lr}
 8007cfc:	b082      	sub	sp, #8
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f7ff ff4c 	bl	8007ba0 <__NVIC_SetPriorityGrouping>
}
 8007d08:	bf00      	nop
 8007d0a:	3708      	adds	r7, #8
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b086      	sub	sp, #24
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	4603      	mov	r3, r0
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
 8007d1c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007d1e:	f7ff ff63 	bl	8007be8 <__NVIC_GetPriorityGrouping>
 8007d22:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	68b9      	ldr	r1, [r7, #8]
 8007d28:	6978      	ldr	r0, [r7, #20]
 8007d2a:	f7ff ffb3 	bl	8007c94 <NVIC_EncodePriority>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007d34:	4611      	mov	r1, r2
 8007d36:	4618      	mov	r0, r3
 8007d38:	f7ff ff82 	bl	8007c40 <__NVIC_SetPriority>
}
 8007d3c:	bf00      	nop
 8007d3e:	3718      	adds	r7, #24
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}

08007d44 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b082      	sub	sp, #8
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007d4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7ff ff56 	bl	8007c04 <__NVIC_EnableIRQ>
}
 8007d58:	bf00      	nop
 8007d5a:	3708      	adds	r7, #8
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007d60:	b480      	push	{r7}
 8007d62:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007d64:	f3bf 8f5f 	dmb	sy
}
 8007d68:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007d6a:	4b07      	ldr	r3, [pc, #28]	@ (8007d88 <HAL_MPU_Disable+0x28>)
 8007d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d6e:	4a06      	ldr	r2, [pc, #24]	@ (8007d88 <HAL_MPU_Disable+0x28>)
 8007d70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d74:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007d76:	4b05      	ldr	r3, [pc, #20]	@ (8007d8c <HAL_MPU_Disable+0x2c>)
 8007d78:	2200      	movs	r2, #0
 8007d7a:	605a      	str	r2, [r3, #4]
}
 8007d7c:	bf00      	nop
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	e000ed00 	.word	0xe000ed00
 8007d8c:	e000ed90 	.word	0xe000ed90

08007d90 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007d98:	4a0b      	ldr	r2, [pc, #44]	@ (8007dc8 <HAL_MPU_Enable+0x38>)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f043 0301 	orr.w	r3, r3, #1
 8007da0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007da2:	4b0a      	ldr	r3, [pc, #40]	@ (8007dcc <HAL_MPU_Enable+0x3c>)
 8007da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da6:	4a09      	ldr	r2, [pc, #36]	@ (8007dcc <HAL_MPU_Enable+0x3c>)
 8007da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007dac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007dae:	f3bf 8f4f 	dsb	sy
}
 8007db2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007db4:	f3bf 8f6f 	isb	sy
}
 8007db8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007dba:	bf00      	nop
 8007dbc:	370c      	adds	r7, #12
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	e000ed90 	.word	0xe000ed90
 8007dcc:	e000ed00 	.word	0xe000ed00

08007dd0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b083      	sub	sp, #12
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	785a      	ldrb	r2, [r3, #1]
 8007ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8007e4c <HAL_MPU_ConfigRegion+0x7c>)
 8007dde:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007de0:	4b1a      	ldr	r3, [pc, #104]	@ (8007e4c <HAL_MPU_ConfigRegion+0x7c>)
 8007de2:	691b      	ldr	r3, [r3, #16]
 8007de4:	4a19      	ldr	r2, [pc, #100]	@ (8007e4c <HAL_MPU_ConfigRegion+0x7c>)
 8007de6:	f023 0301 	bic.w	r3, r3, #1
 8007dea:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007dec:	4a17      	ldr	r2, [pc, #92]	@ (8007e4c <HAL_MPU_ConfigRegion+0x7c>)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	7b1b      	ldrb	r3, [r3, #12]
 8007df8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	7adb      	ldrb	r3, [r3, #11]
 8007dfe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	7a9b      	ldrb	r3, [r3, #10]
 8007e06:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007e08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	7b5b      	ldrb	r3, [r3, #13]
 8007e0e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007e10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	7b9b      	ldrb	r3, [r3, #14]
 8007e16:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007e18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	7bdb      	ldrb	r3, [r3, #15]
 8007e1e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007e20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	7a5b      	ldrb	r3, [r3, #9]
 8007e26:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007e28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	7a1b      	ldrb	r3, [r3, #8]
 8007e2e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007e30:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	7812      	ldrb	r2, [r2, #0]
 8007e36:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e38:	4a04      	ldr	r2, [pc, #16]	@ (8007e4c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007e3a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e3c:	6113      	str	r3, [r2, #16]
}
 8007e3e:	bf00      	nop
 8007e40:	370c      	adds	r7, #12
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr
 8007e4a:	bf00      	nop
 8007e4c:	e000ed90 	.word	0xe000ed90

08007e50 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b086      	sub	sp, #24
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007e58:	f7fd fe0c 	bl	8005a74 <HAL_GetTick>
 8007e5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d101      	bne.n	8007e68 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007e64:	2301      	movs	r3, #1
 8007e66:	e312      	b.n	800848e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a66      	ldr	r2, [pc, #408]	@ (8008008 <HAL_DMA_Init+0x1b8>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d04a      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a65      	ldr	r2, [pc, #404]	@ (800800c <HAL_DMA_Init+0x1bc>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d045      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a63      	ldr	r2, [pc, #396]	@ (8008010 <HAL_DMA_Init+0x1c0>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d040      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a62      	ldr	r2, [pc, #392]	@ (8008014 <HAL_DMA_Init+0x1c4>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d03b      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a60      	ldr	r2, [pc, #384]	@ (8008018 <HAL_DMA_Init+0x1c8>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d036      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a5f      	ldr	r2, [pc, #380]	@ (800801c <HAL_DMA_Init+0x1cc>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d031      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a5d      	ldr	r2, [pc, #372]	@ (8008020 <HAL_DMA_Init+0x1d0>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d02c      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a5c      	ldr	r2, [pc, #368]	@ (8008024 <HAL_DMA_Init+0x1d4>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d027      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a5a      	ldr	r2, [pc, #360]	@ (8008028 <HAL_DMA_Init+0x1d8>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d022      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a59      	ldr	r2, [pc, #356]	@ (800802c <HAL_DMA_Init+0x1dc>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d01d      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a57      	ldr	r2, [pc, #348]	@ (8008030 <HAL_DMA_Init+0x1e0>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d018      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a56      	ldr	r2, [pc, #344]	@ (8008034 <HAL_DMA_Init+0x1e4>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d013      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a54      	ldr	r2, [pc, #336]	@ (8008038 <HAL_DMA_Init+0x1e8>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d00e      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a53      	ldr	r2, [pc, #332]	@ (800803c <HAL_DMA_Init+0x1ec>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d009      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a51      	ldr	r2, [pc, #324]	@ (8008040 <HAL_DMA_Init+0x1f0>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d004      	beq.n	8007f08 <HAL_DMA_Init+0xb8>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a50      	ldr	r2, [pc, #320]	@ (8008044 <HAL_DMA_Init+0x1f4>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d101      	bne.n	8007f0c <HAL_DMA_Init+0xbc>
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e000      	b.n	8007f0e <HAL_DMA_Init+0xbe>
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	f000 813c 	beq.w	800818c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2202      	movs	r2, #2
 8007f18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a37      	ldr	r2, [pc, #220]	@ (8008008 <HAL_DMA_Init+0x1b8>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d04a      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a36      	ldr	r2, [pc, #216]	@ (800800c <HAL_DMA_Init+0x1bc>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d045      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a34      	ldr	r2, [pc, #208]	@ (8008010 <HAL_DMA_Init+0x1c0>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d040      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a33      	ldr	r2, [pc, #204]	@ (8008014 <HAL_DMA_Init+0x1c4>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d03b      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a31      	ldr	r2, [pc, #196]	@ (8008018 <HAL_DMA_Init+0x1c8>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d036      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a30      	ldr	r2, [pc, #192]	@ (800801c <HAL_DMA_Init+0x1cc>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d031      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a2e      	ldr	r2, [pc, #184]	@ (8008020 <HAL_DMA_Init+0x1d0>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d02c      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a2d      	ldr	r2, [pc, #180]	@ (8008024 <HAL_DMA_Init+0x1d4>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d027      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a2b      	ldr	r2, [pc, #172]	@ (8008028 <HAL_DMA_Init+0x1d8>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d022      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a2a      	ldr	r2, [pc, #168]	@ (800802c <HAL_DMA_Init+0x1dc>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d01d      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a28      	ldr	r2, [pc, #160]	@ (8008030 <HAL_DMA_Init+0x1e0>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d018      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a27      	ldr	r2, [pc, #156]	@ (8008034 <HAL_DMA_Init+0x1e4>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d013      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a25      	ldr	r2, [pc, #148]	@ (8008038 <HAL_DMA_Init+0x1e8>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d00e      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a24      	ldr	r2, [pc, #144]	@ (800803c <HAL_DMA_Init+0x1ec>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d009      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a22      	ldr	r2, [pc, #136]	@ (8008040 <HAL_DMA_Init+0x1f0>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d004      	beq.n	8007fc4 <HAL_DMA_Init+0x174>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a21      	ldr	r2, [pc, #132]	@ (8008044 <HAL_DMA_Init+0x1f4>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d108      	bne.n	8007fd6 <HAL_DMA_Init+0x186>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f022 0201 	bic.w	r2, r2, #1
 8007fd2:	601a      	str	r2, [r3, #0]
 8007fd4:	e007      	b.n	8007fe6 <HAL_DMA_Init+0x196>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f022 0201 	bic.w	r2, r2, #1
 8007fe4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007fe6:	e02f      	b.n	8008048 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007fe8:	f7fd fd44 	bl	8005a74 <HAL_GetTick>
 8007fec:	4602      	mov	r2, r0
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	1ad3      	subs	r3, r2, r3
 8007ff2:	2b05      	cmp	r3, #5
 8007ff4:	d928      	bls.n	8008048 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2220      	movs	r2, #32
 8007ffa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2203      	movs	r2, #3
 8008000:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	e242      	b.n	800848e <HAL_DMA_Init+0x63e>
 8008008:	40020010 	.word	0x40020010
 800800c:	40020028 	.word	0x40020028
 8008010:	40020040 	.word	0x40020040
 8008014:	40020058 	.word	0x40020058
 8008018:	40020070 	.word	0x40020070
 800801c:	40020088 	.word	0x40020088
 8008020:	400200a0 	.word	0x400200a0
 8008024:	400200b8 	.word	0x400200b8
 8008028:	40020410 	.word	0x40020410
 800802c:	40020428 	.word	0x40020428
 8008030:	40020440 	.word	0x40020440
 8008034:	40020458 	.word	0x40020458
 8008038:	40020470 	.word	0x40020470
 800803c:	40020488 	.word	0x40020488
 8008040:	400204a0 	.word	0x400204a0
 8008044:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f003 0301 	and.w	r3, r3, #1
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1c8      	bne.n	8007fe8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800805e:	697a      	ldr	r2, [r7, #20]
 8008060:	4b83      	ldr	r3, [pc, #524]	@ (8008270 <HAL_DMA_Init+0x420>)
 8008062:	4013      	ands	r3, r2
 8008064:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800806e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800807a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	699b      	ldr	r3, [r3, #24]
 8008080:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008086:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6a1b      	ldr	r3, [r3, #32]
 800808c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800808e:	697a      	ldr	r2, [r7, #20]
 8008090:	4313      	orrs	r3, r2
 8008092:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008098:	2b04      	cmp	r3, #4
 800809a:	d107      	bne.n	80080ac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080a4:	4313      	orrs	r3, r2
 80080a6:	697a      	ldr	r2, [r7, #20]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	2b28      	cmp	r3, #40	@ 0x28
 80080b2:	d903      	bls.n	80080bc <HAL_DMA_Init+0x26c>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80080ba:	d91f      	bls.n	80080fc <HAL_DMA_Init+0x2ac>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	2b3e      	cmp	r3, #62	@ 0x3e
 80080c2:	d903      	bls.n	80080cc <HAL_DMA_Init+0x27c>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	2b42      	cmp	r3, #66	@ 0x42
 80080ca:	d917      	bls.n	80080fc <HAL_DMA_Init+0x2ac>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	2b46      	cmp	r3, #70	@ 0x46
 80080d2:	d903      	bls.n	80080dc <HAL_DMA_Init+0x28c>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	2b48      	cmp	r3, #72	@ 0x48
 80080da:	d90f      	bls.n	80080fc <HAL_DMA_Init+0x2ac>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	2b4e      	cmp	r3, #78	@ 0x4e
 80080e2:	d903      	bls.n	80080ec <HAL_DMA_Init+0x29c>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	2b52      	cmp	r3, #82	@ 0x52
 80080ea:	d907      	bls.n	80080fc <HAL_DMA_Init+0x2ac>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	2b73      	cmp	r3, #115	@ 0x73
 80080f2:	d905      	bls.n	8008100 <HAL_DMA_Init+0x2b0>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	2b77      	cmp	r3, #119	@ 0x77
 80080fa:	d801      	bhi.n	8008100 <HAL_DMA_Init+0x2b0>
 80080fc:	2301      	movs	r3, #1
 80080fe:	e000      	b.n	8008102 <HAL_DMA_Init+0x2b2>
 8008100:	2300      	movs	r3, #0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d003      	beq.n	800810e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800810c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	697a      	ldr	r2, [r7, #20]
 8008114:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	695b      	ldr	r3, [r3, #20]
 800811c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	f023 0307 	bic.w	r3, r3, #7
 8008124:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800812a:	697a      	ldr	r2, [r7, #20]
 800812c:	4313      	orrs	r3, r2
 800812e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008134:	2b04      	cmp	r3, #4
 8008136:	d117      	bne.n	8008168 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813c:	697a      	ldr	r2, [r7, #20]
 800813e:	4313      	orrs	r3, r2
 8008140:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00e      	beq.n	8008168 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f002 fb2e 	bl	800a7ac <DMA_CheckFifoParam>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d008      	beq.n	8008168 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2240      	movs	r2, #64	@ 0x40
 800815a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e192      	b.n	800848e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	697a      	ldr	r2, [r7, #20]
 800816e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f002 fa69 	bl	800a648 <DMA_CalcBaseAndBitshift>
 8008176:	4603      	mov	r3, r0
 8008178:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800817e:	f003 031f 	and.w	r3, r3, #31
 8008182:	223f      	movs	r2, #63	@ 0x3f
 8008184:	409a      	lsls	r2, r3
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	609a      	str	r2, [r3, #8]
 800818a:	e0c8      	b.n	800831e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a38      	ldr	r2, [pc, #224]	@ (8008274 <HAL_DMA_Init+0x424>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d022      	beq.n	80081dc <HAL_DMA_Init+0x38c>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a37      	ldr	r2, [pc, #220]	@ (8008278 <HAL_DMA_Init+0x428>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d01d      	beq.n	80081dc <HAL_DMA_Init+0x38c>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a35      	ldr	r2, [pc, #212]	@ (800827c <HAL_DMA_Init+0x42c>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d018      	beq.n	80081dc <HAL_DMA_Init+0x38c>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a34      	ldr	r2, [pc, #208]	@ (8008280 <HAL_DMA_Init+0x430>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d013      	beq.n	80081dc <HAL_DMA_Init+0x38c>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a32      	ldr	r2, [pc, #200]	@ (8008284 <HAL_DMA_Init+0x434>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d00e      	beq.n	80081dc <HAL_DMA_Init+0x38c>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a31      	ldr	r2, [pc, #196]	@ (8008288 <HAL_DMA_Init+0x438>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d009      	beq.n	80081dc <HAL_DMA_Init+0x38c>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a2f      	ldr	r2, [pc, #188]	@ (800828c <HAL_DMA_Init+0x43c>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d004      	beq.n	80081dc <HAL_DMA_Init+0x38c>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a2e      	ldr	r2, [pc, #184]	@ (8008290 <HAL_DMA_Init+0x440>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d101      	bne.n	80081e0 <HAL_DMA_Init+0x390>
 80081dc:	2301      	movs	r3, #1
 80081de:	e000      	b.n	80081e2 <HAL_DMA_Init+0x392>
 80081e0:	2300      	movs	r3, #0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f000 8092 	beq.w	800830c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a21      	ldr	r2, [pc, #132]	@ (8008274 <HAL_DMA_Init+0x424>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d021      	beq.n	8008236 <HAL_DMA_Init+0x3e6>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a20      	ldr	r2, [pc, #128]	@ (8008278 <HAL_DMA_Init+0x428>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d01c      	beq.n	8008236 <HAL_DMA_Init+0x3e6>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a1e      	ldr	r2, [pc, #120]	@ (800827c <HAL_DMA_Init+0x42c>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d017      	beq.n	8008236 <HAL_DMA_Init+0x3e6>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a1d      	ldr	r2, [pc, #116]	@ (8008280 <HAL_DMA_Init+0x430>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d012      	beq.n	8008236 <HAL_DMA_Init+0x3e6>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a1b      	ldr	r2, [pc, #108]	@ (8008284 <HAL_DMA_Init+0x434>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d00d      	beq.n	8008236 <HAL_DMA_Init+0x3e6>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a1a      	ldr	r2, [pc, #104]	@ (8008288 <HAL_DMA_Init+0x438>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d008      	beq.n	8008236 <HAL_DMA_Init+0x3e6>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a18      	ldr	r2, [pc, #96]	@ (800828c <HAL_DMA_Init+0x43c>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d003      	beq.n	8008236 <HAL_DMA_Init+0x3e6>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a17      	ldr	r2, [pc, #92]	@ (8008290 <HAL_DMA_Init+0x440>)
 8008234:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2202      	movs	r2, #2
 800823a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800824e:	697a      	ldr	r2, [r7, #20]
 8008250:	4b10      	ldr	r3, [pc, #64]	@ (8008294 <HAL_DMA_Init+0x444>)
 8008252:	4013      	ands	r3, r2
 8008254:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	2b40      	cmp	r3, #64	@ 0x40
 800825c:	d01c      	beq.n	8008298 <HAL_DMA_Init+0x448>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	2b80      	cmp	r3, #128	@ 0x80
 8008264:	d102      	bne.n	800826c <HAL_DMA_Init+0x41c>
 8008266:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800826a:	e016      	b.n	800829a <HAL_DMA_Init+0x44a>
 800826c:	2300      	movs	r3, #0
 800826e:	e014      	b.n	800829a <HAL_DMA_Init+0x44a>
 8008270:	fe10803f 	.word	0xfe10803f
 8008274:	58025408 	.word	0x58025408
 8008278:	5802541c 	.word	0x5802541c
 800827c:	58025430 	.word	0x58025430
 8008280:	58025444 	.word	0x58025444
 8008284:	58025458 	.word	0x58025458
 8008288:	5802546c 	.word	0x5802546c
 800828c:	58025480 	.word	0x58025480
 8008290:	58025494 	.word	0x58025494
 8008294:	fffe000f 	.word	0xfffe000f
 8008298:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800829a:	687a      	ldr	r2, [r7, #4]
 800829c:	68d2      	ldr	r2, [r2, #12]
 800829e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80082a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	691b      	ldr	r3, [r3, #16]
 80082a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80082a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	695b      	ldr	r3, [r3, #20]
 80082ae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80082b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	699b      	ldr	r3, [r3, #24]
 80082b6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80082b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	69db      	ldr	r3, [r3, #28]
 80082be:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80082c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a1b      	ldr	r3, [r3, #32]
 80082c6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80082c8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80082ca:	697a      	ldr	r2, [r7, #20]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	697a      	ldr	r2, [r7, #20]
 80082d6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	461a      	mov	r2, r3
 80082de:	4b6e      	ldr	r3, [pc, #440]	@ (8008498 <HAL_DMA_Init+0x648>)
 80082e0:	4413      	add	r3, r2
 80082e2:	4a6e      	ldr	r2, [pc, #440]	@ (800849c <HAL_DMA_Init+0x64c>)
 80082e4:	fba2 2303 	umull	r2, r3, r2, r3
 80082e8:	091b      	lsrs	r3, r3, #4
 80082ea:	009a      	lsls	r2, r3, #2
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f002 f9a9 	bl	800a648 <DMA_CalcBaseAndBitshift>
 80082f6:	4603      	mov	r3, r0
 80082f8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082fe:	f003 031f 	and.w	r3, r3, #31
 8008302:	2201      	movs	r2, #1
 8008304:	409a      	lsls	r2, r3
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	605a      	str	r2, [r3, #4]
 800830a:	e008      	b.n	800831e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2240      	movs	r2, #64	@ 0x40
 8008310:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2203      	movs	r2, #3
 8008316:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e0b7      	b.n	800848e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a5f      	ldr	r2, [pc, #380]	@ (80084a0 <HAL_DMA_Init+0x650>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d072      	beq.n	800840e <HAL_DMA_Init+0x5be>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a5d      	ldr	r2, [pc, #372]	@ (80084a4 <HAL_DMA_Init+0x654>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d06d      	beq.n	800840e <HAL_DMA_Init+0x5be>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a5c      	ldr	r2, [pc, #368]	@ (80084a8 <HAL_DMA_Init+0x658>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d068      	beq.n	800840e <HAL_DMA_Init+0x5be>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a5a      	ldr	r2, [pc, #360]	@ (80084ac <HAL_DMA_Init+0x65c>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d063      	beq.n	800840e <HAL_DMA_Init+0x5be>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a59      	ldr	r2, [pc, #356]	@ (80084b0 <HAL_DMA_Init+0x660>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d05e      	beq.n	800840e <HAL_DMA_Init+0x5be>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a57      	ldr	r2, [pc, #348]	@ (80084b4 <HAL_DMA_Init+0x664>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d059      	beq.n	800840e <HAL_DMA_Init+0x5be>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a56      	ldr	r2, [pc, #344]	@ (80084b8 <HAL_DMA_Init+0x668>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d054      	beq.n	800840e <HAL_DMA_Init+0x5be>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a54      	ldr	r2, [pc, #336]	@ (80084bc <HAL_DMA_Init+0x66c>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d04f      	beq.n	800840e <HAL_DMA_Init+0x5be>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a53      	ldr	r2, [pc, #332]	@ (80084c0 <HAL_DMA_Init+0x670>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d04a      	beq.n	800840e <HAL_DMA_Init+0x5be>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a51      	ldr	r2, [pc, #324]	@ (80084c4 <HAL_DMA_Init+0x674>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d045      	beq.n	800840e <HAL_DMA_Init+0x5be>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a50      	ldr	r2, [pc, #320]	@ (80084c8 <HAL_DMA_Init+0x678>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d040      	beq.n	800840e <HAL_DMA_Init+0x5be>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a4e      	ldr	r2, [pc, #312]	@ (80084cc <HAL_DMA_Init+0x67c>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d03b      	beq.n	800840e <HAL_DMA_Init+0x5be>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a4d      	ldr	r2, [pc, #308]	@ (80084d0 <HAL_DMA_Init+0x680>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d036      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a4b      	ldr	r2, [pc, #300]	@ (80084d4 <HAL_DMA_Init+0x684>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d031      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a4a      	ldr	r2, [pc, #296]	@ (80084d8 <HAL_DMA_Init+0x688>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d02c      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a48      	ldr	r2, [pc, #288]	@ (80084dc <HAL_DMA_Init+0x68c>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d027      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a47      	ldr	r2, [pc, #284]	@ (80084e0 <HAL_DMA_Init+0x690>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d022      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a45      	ldr	r2, [pc, #276]	@ (80084e4 <HAL_DMA_Init+0x694>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d01d      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a44      	ldr	r2, [pc, #272]	@ (80084e8 <HAL_DMA_Init+0x698>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d018      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a42      	ldr	r2, [pc, #264]	@ (80084ec <HAL_DMA_Init+0x69c>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d013      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a41      	ldr	r2, [pc, #260]	@ (80084f0 <HAL_DMA_Init+0x6a0>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d00e      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a3f      	ldr	r2, [pc, #252]	@ (80084f4 <HAL_DMA_Init+0x6a4>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d009      	beq.n	800840e <HAL_DMA_Init+0x5be>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a3e      	ldr	r2, [pc, #248]	@ (80084f8 <HAL_DMA_Init+0x6a8>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d004      	beq.n	800840e <HAL_DMA_Init+0x5be>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a3c      	ldr	r2, [pc, #240]	@ (80084fc <HAL_DMA_Init+0x6ac>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d101      	bne.n	8008412 <HAL_DMA_Init+0x5c2>
 800840e:	2301      	movs	r3, #1
 8008410:	e000      	b.n	8008414 <HAL_DMA_Init+0x5c4>
 8008412:	2300      	movs	r3, #0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d032      	beq.n	800847e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f002 fa43 	bl	800a8a4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	2b80      	cmp	r3, #128	@ 0x80
 8008424:	d102      	bne.n	800842c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	685a      	ldr	r2, [r3, #4]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008434:	b2d2      	uxtb	r2, r2
 8008436:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008440:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d010      	beq.n	800846c <HAL_DMA_Init+0x61c>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	2b08      	cmp	r3, #8
 8008450:	d80c      	bhi.n	800846c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f002 fac0 	bl	800a9d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800845c:	2200      	movs	r2, #0
 800845e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008468:	605a      	str	r2, [r3, #4]
 800846a:	e008      	b.n	800847e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2200      	movs	r2, #0
 8008470:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800848c:	2300      	movs	r3, #0
}
 800848e:	4618      	mov	r0, r3
 8008490:	3718      	adds	r7, #24
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}
 8008496:	bf00      	nop
 8008498:	a7fdabf8 	.word	0xa7fdabf8
 800849c:	cccccccd 	.word	0xcccccccd
 80084a0:	40020010 	.word	0x40020010
 80084a4:	40020028 	.word	0x40020028
 80084a8:	40020040 	.word	0x40020040
 80084ac:	40020058 	.word	0x40020058
 80084b0:	40020070 	.word	0x40020070
 80084b4:	40020088 	.word	0x40020088
 80084b8:	400200a0 	.word	0x400200a0
 80084bc:	400200b8 	.word	0x400200b8
 80084c0:	40020410 	.word	0x40020410
 80084c4:	40020428 	.word	0x40020428
 80084c8:	40020440 	.word	0x40020440
 80084cc:	40020458 	.word	0x40020458
 80084d0:	40020470 	.word	0x40020470
 80084d4:	40020488 	.word	0x40020488
 80084d8:	400204a0 	.word	0x400204a0
 80084dc:	400204b8 	.word	0x400204b8
 80084e0:	58025408 	.word	0x58025408
 80084e4:	5802541c 	.word	0x5802541c
 80084e8:	58025430 	.word	0x58025430
 80084ec:	58025444 	.word	0x58025444
 80084f0:	58025458 	.word	0x58025458
 80084f4:	5802546c 	.word	0x5802546c
 80084f8:	58025480 	.word	0x58025480
 80084fc:	58025494 	.word	0x58025494

08008500 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b086      	sub	sp, #24
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	607a      	str	r2, [r7, #4]
 800850c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800850e:	2300      	movs	r3, #0
 8008510:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d101      	bne.n	800851c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008518:	2301      	movs	r3, #1
 800851a:	e226      	b.n	800896a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008522:	2b01      	cmp	r3, #1
 8008524:	d101      	bne.n	800852a <HAL_DMA_Start_IT+0x2a>
 8008526:	2302      	movs	r3, #2
 8008528:	e21f      	b.n	800896a <HAL_DMA_Start_IT+0x46a>
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2201      	movs	r2, #1
 800852e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b01      	cmp	r3, #1
 800853c:	f040 820a 	bne.w	8008954 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2202      	movs	r2, #2
 8008544:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	4a68      	ldr	r2, [pc, #416]	@ (80086f4 <HAL_DMA_Start_IT+0x1f4>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d04a      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4a66      	ldr	r2, [pc, #408]	@ (80086f8 <HAL_DMA_Start_IT+0x1f8>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d045      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a65      	ldr	r2, [pc, #404]	@ (80086fc <HAL_DMA_Start_IT+0x1fc>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d040      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a63      	ldr	r2, [pc, #396]	@ (8008700 <HAL_DMA_Start_IT+0x200>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d03b      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a62      	ldr	r2, [pc, #392]	@ (8008704 <HAL_DMA_Start_IT+0x204>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d036      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a60      	ldr	r2, [pc, #384]	@ (8008708 <HAL_DMA_Start_IT+0x208>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d031      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a5f      	ldr	r2, [pc, #380]	@ (800870c <HAL_DMA_Start_IT+0x20c>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d02c      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a5d      	ldr	r2, [pc, #372]	@ (8008710 <HAL_DMA_Start_IT+0x210>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d027      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a5c      	ldr	r2, [pc, #368]	@ (8008714 <HAL_DMA_Start_IT+0x214>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d022      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a5a      	ldr	r2, [pc, #360]	@ (8008718 <HAL_DMA_Start_IT+0x218>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d01d      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a59      	ldr	r2, [pc, #356]	@ (800871c <HAL_DMA_Start_IT+0x21c>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d018      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a57      	ldr	r2, [pc, #348]	@ (8008720 <HAL_DMA_Start_IT+0x220>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d013      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a56      	ldr	r2, [pc, #344]	@ (8008724 <HAL_DMA_Start_IT+0x224>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d00e      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a54      	ldr	r2, [pc, #336]	@ (8008728 <HAL_DMA_Start_IT+0x228>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d009      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a53      	ldr	r2, [pc, #332]	@ (800872c <HAL_DMA_Start_IT+0x22c>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d004      	beq.n	80085ee <HAL_DMA_Start_IT+0xee>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a51      	ldr	r2, [pc, #324]	@ (8008730 <HAL_DMA_Start_IT+0x230>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d108      	bne.n	8008600 <HAL_DMA_Start_IT+0x100>
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	681a      	ldr	r2, [r3, #0]
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f022 0201 	bic.w	r2, r2, #1
 80085fc:	601a      	str	r2, [r3, #0]
 80085fe:	e007      	b.n	8008610 <HAL_DMA_Start_IT+0x110>
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f022 0201 	bic.w	r2, r2, #1
 800860e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	687a      	ldr	r2, [r7, #4]
 8008614:	68b9      	ldr	r1, [r7, #8]
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f001 fe6a 	bl	800a2f0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a34      	ldr	r2, [pc, #208]	@ (80086f4 <HAL_DMA_Start_IT+0x1f4>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d04a      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a33      	ldr	r2, [pc, #204]	@ (80086f8 <HAL_DMA_Start_IT+0x1f8>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d045      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a31      	ldr	r2, [pc, #196]	@ (80086fc <HAL_DMA_Start_IT+0x1fc>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d040      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a30      	ldr	r2, [pc, #192]	@ (8008700 <HAL_DMA_Start_IT+0x200>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d03b      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a2e      	ldr	r2, [pc, #184]	@ (8008704 <HAL_DMA_Start_IT+0x204>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d036      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a2d      	ldr	r2, [pc, #180]	@ (8008708 <HAL_DMA_Start_IT+0x208>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d031      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a2b      	ldr	r2, [pc, #172]	@ (800870c <HAL_DMA_Start_IT+0x20c>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d02c      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a2a      	ldr	r2, [pc, #168]	@ (8008710 <HAL_DMA_Start_IT+0x210>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d027      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a28      	ldr	r2, [pc, #160]	@ (8008714 <HAL_DMA_Start_IT+0x214>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d022      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a27      	ldr	r2, [pc, #156]	@ (8008718 <HAL_DMA_Start_IT+0x218>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d01d      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a25      	ldr	r2, [pc, #148]	@ (800871c <HAL_DMA_Start_IT+0x21c>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d018      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a24      	ldr	r2, [pc, #144]	@ (8008720 <HAL_DMA_Start_IT+0x220>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d013      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a22      	ldr	r2, [pc, #136]	@ (8008724 <HAL_DMA_Start_IT+0x224>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d00e      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a21      	ldr	r2, [pc, #132]	@ (8008728 <HAL_DMA_Start_IT+0x228>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d009      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a1f      	ldr	r2, [pc, #124]	@ (800872c <HAL_DMA_Start_IT+0x22c>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d004      	beq.n	80086bc <HAL_DMA_Start_IT+0x1bc>
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a1e      	ldr	r2, [pc, #120]	@ (8008730 <HAL_DMA_Start_IT+0x230>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d101      	bne.n	80086c0 <HAL_DMA_Start_IT+0x1c0>
 80086bc:	2301      	movs	r3, #1
 80086be:	e000      	b.n	80086c2 <HAL_DMA_Start_IT+0x1c2>
 80086c0:	2300      	movs	r3, #0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d036      	beq.n	8008734 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f023 021e 	bic.w	r2, r3, #30
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f042 0216 	orr.w	r2, r2, #22
 80086d8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d03e      	beq.n	8008760 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	681a      	ldr	r2, [r3, #0]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f042 0208 	orr.w	r2, r2, #8
 80086f0:	601a      	str	r2, [r3, #0]
 80086f2:	e035      	b.n	8008760 <HAL_DMA_Start_IT+0x260>
 80086f4:	40020010 	.word	0x40020010
 80086f8:	40020028 	.word	0x40020028
 80086fc:	40020040 	.word	0x40020040
 8008700:	40020058 	.word	0x40020058
 8008704:	40020070 	.word	0x40020070
 8008708:	40020088 	.word	0x40020088
 800870c:	400200a0 	.word	0x400200a0
 8008710:	400200b8 	.word	0x400200b8
 8008714:	40020410 	.word	0x40020410
 8008718:	40020428 	.word	0x40020428
 800871c:	40020440 	.word	0x40020440
 8008720:	40020458 	.word	0x40020458
 8008724:	40020470 	.word	0x40020470
 8008728:	40020488 	.word	0x40020488
 800872c:	400204a0 	.word	0x400204a0
 8008730:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f023 020e 	bic.w	r2, r3, #14
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f042 020a 	orr.w	r2, r2, #10
 8008746:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874c:	2b00      	cmp	r3, #0
 800874e:	d007      	beq.n	8008760 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f042 0204 	orr.w	r2, r2, #4
 800875e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a83      	ldr	r2, [pc, #524]	@ (8008974 <HAL_DMA_Start_IT+0x474>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d072      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a82      	ldr	r2, [pc, #520]	@ (8008978 <HAL_DMA_Start_IT+0x478>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d06d      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a80      	ldr	r2, [pc, #512]	@ (800897c <HAL_DMA_Start_IT+0x47c>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d068      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a7f      	ldr	r2, [pc, #508]	@ (8008980 <HAL_DMA_Start_IT+0x480>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d063      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a7d      	ldr	r2, [pc, #500]	@ (8008984 <HAL_DMA_Start_IT+0x484>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d05e      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a7c      	ldr	r2, [pc, #496]	@ (8008988 <HAL_DMA_Start_IT+0x488>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d059      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a7a      	ldr	r2, [pc, #488]	@ (800898c <HAL_DMA_Start_IT+0x48c>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d054      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a79      	ldr	r2, [pc, #484]	@ (8008990 <HAL_DMA_Start_IT+0x490>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d04f      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a77      	ldr	r2, [pc, #476]	@ (8008994 <HAL_DMA_Start_IT+0x494>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d04a      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a76      	ldr	r2, [pc, #472]	@ (8008998 <HAL_DMA_Start_IT+0x498>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d045      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a74      	ldr	r2, [pc, #464]	@ (800899c <HAL_DMA_Start_IT+0x49c>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d040      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a73      	ldr	r2, [pc, #460]	@ (80089a0 <HAL_DMA_Start_IT+0x4a0>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d03b      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a71      	ldr	r2, [pc, #452]	@ (80089a4 <HAL_DMA_Start_IT+0x4a4>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d036      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a70      	ldr	r2, [pc, #448]	@ (80089a8 <HAL_DMA_Start_IT+0x4a8>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d031      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a6e      	ldr	r2, [pc, #440]	@ (80089ac <HAL_DMA_Start_IT+0x4ac>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d02c      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a6d      	ldr	r2, [pc, #436]	@ (80089b0 <HAL_DMA_Start_IT+0x4b0>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d027      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a6b      	ldr	r2, [pc, #428]	@ (80089b4 <HAL_DMA_Start_IT+0x4b4>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d022      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a6a      	ldr	r2, [pc, #424]	@ (80089b8 <HAL_DMA_Start_IT+0x4b8>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d01d      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a68      	ldr	r2, [pc, #416]	@ (80089bc <HAL_DMA_Start_IT+0x4bc>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d018      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a67      	ldr	r2, [pc, #412]	@ (80089c0 <HAL_DMA_Start_IT+0x4c0>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d013      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a65      	ldr	r2, [pc, #404]	@ (80089c4 <HAL_DMA_Start_IT+0x4c4>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d00e      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a64      	ldr	r2, [pc, #400]	@ (80089c8 <HAL_DMA_Start_IT+0x4c8>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d009      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a62      	ldr	r2, [pc, #392]	@ (80089cc <HAL_DMA_Start_IT+0x4cc>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d004      	beq.n	8008850 <HAL_DMA_Start_IT+0x350>
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a61      	ldr	r2, [pc, #388]	@ (80089d0 <HAL_DMA_Start_IT+0x4d0>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d101      	bne.n	8008854 <HAL_DMA_Start_IT+0x354>
 8008850:	2301      	movs	r3, #1
 8008852:	e000      	b.n	8008856 <HAL_DMA_Start_IT+0x356>
 8008854:	2300      	movs	r3, #0
 8008856:	2b00      	cmp	r3, #0
 8008858:	d01a      	beq.n	8008890 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008864:	2b00      	cmp	r3, #0
 8008866:	d007      	beq.n	8008878 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800886c:	681a      	ldr	r2, [r3, #0]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008872:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008876:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800887c:	2b00      	cmp	r3, #0
 800887e:	d007      	beq.n	8008890 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008884:	681a      	ldr	r2, [r3, #0]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800888a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800888e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a37      	ldr	r2, [pc, #220]	@ (8008974 <HAL_DMA_Start_IT+0x474>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d04a      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a36      	ldr	r2, [pc, #216]	@ (8008978 <HAL_DMA_Start_IT+0x478>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d045      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a34      	ldr	r2, [pc, #208]	@ (800897c <HAL_DMA_Start_IT+0x47c>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d040      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a33      	ldr	r2, [pc, #204]	@ (8008980 <HAL_DMA_Start_IT+0x480>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d03b      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a31      	ldr	r2, [pc, #196]	@ (8008984 <HAL_DMA_Start_IT+0x484>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d036      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a30      	ldr	r2, [pc, #192]	@ (8008988 <HAL_DMA_Start_IT+0x488>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d031      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a2e      	ldr	r2, [pc, #184]	@ (800898c <HAL_DMA_Start_IT+0x48c>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d02c      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a2d      	ldr	r2, [pc, #180]	@ (8008990 <HAL_DMA_Start_IT+0x490>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d027      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a2b      	ldr	r2, [pc, #172]	@ (8008994 <HAL_DMA_Start_IT+0x494>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d022      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a2a      	ldr	r2, [pc, #168]	@ (8008998 <HAL_DMA_Start_IT+0x498>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d01d      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a28      	ldr	r2, [pc, #160]	@ (800899c <HAL_DMA_Start_IT+0x49c>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d018      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a27      	ldr	r2, [pc, #156]	@ (80089a0 <HAL_DMA_Start_IT+0x4a0>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d013      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a25      	ldr	r2, [pc, #148]	@ (80089a4 <HAL_DMA_Start_IT+0x4a4>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d00e      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a24      	ldr	r2, [pc, #144]	@ (80089a8 <HAL_DMA_Start_IT+0x4a8>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d009      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a22      	ldr	r2, [pc, #136]	@ (80089ac <HAL_DMA_Start_IT+0x4ac>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d004      	beq.n	8008930 <HAL_DMA_Start_IT+0x430>
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a21      	ldr	r2, [pc, #132]	@ (80089b0 <HAL_DMA_Start_IT+0x4b0>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d108      	bne.n	8008942 <HAL_DMA_Start_IT+0x442>
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f042 0201 	orr.w	r2, r2, #1
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	e012      	b.n	8008968 <HAL_DMA_Start_IT+0x468>
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f042 0201 	orr.w	r2, r2, #1
 8008950:	601a      	str	r2, [r3, #0]
 8008952:	e009      	b.n	8008968 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800895a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2200      	movs	r2, #0
 8008960:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008968:	7dfb      	ldrb	r3, [r7, #23]
}
 800896a:	4618      	mov	r0, r3
 800896c:	3718      	adds	r7, #24
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}
 8008972:	bf00      	nop
 8008974:	40020010 	.word	0x40020010
 8008978:	40020028 	.word	0x40020028
 800897c:	40020040 	.word	0x40020040
 8008980:	40020058 	.word	0x40020058
 8008984:	40020070 	.word	0x40020070
 8008988:	40020088 	.word	0x40020088
 800898c:	400200a0 	.word	0x400200a0
 8008990:	400200b8 	.word	0x400200b8
 8008994:	40020410 	.word	0x40020410
 8008998:	40020428 	.word	0x40020428
 800899c:	40020440 	.word	0x40020440
 80089a0:	40020458 	.word	0x40020458
 80089a4:	40020470 	.word	0x40020470
 80089a8:	40020488 	.word	0x40020488
 80089ac:	400204a0 	.word	0x400204a0
 80089b0:	400204b8 	.word	0x400204b8
 80089b4:	58025408 	.word	0x58025408
 80089b8:	5802541c 	.word	0x5802541c
 80089bc:	58025430 	.word	0x58025430
 80089c0:	58025444 	.word	0x58025444
 80089c4:	58025458 	.word	0x58025458
 80089c8:	5802546c 	.word	0x5802546c
 80089cc:	58025480 	.word	0x58025480
 80089d0:	58025494 	.word	0x58025494

080089d4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b086      	sub	sp, #24
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80089dc:	f7fd f84a 	bl	8005a74 <HAL_GetTick>
 80089e0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d101      	bne.n	80089ec <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	e2dc      	b.n	8008fa6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	2b02      	cmp	r3, #2
 80089f6:	d008      	beq.n	8008a0a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2280      	movs	r2, #128	@ 0x80
 80089fc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008a06:	2301      	movs	r3, #1
 8008a08:	e2cd      	b.n	8008fa6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4a76      	ldr	r2, [pc, #472]	@ (8008be8 <HAL_DMA_Abort+0x214>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d04a      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a74      	ldr	r2, [pc, #464]	@ (8008bec <HAL_DMA_Abort+0x218>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d045      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a73      	ldr	r2, [pc, #460]	@ (8008bf0 <HAL_DMA_Abort+0x21c>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d040      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a71      	ldr	r2, [pc, #452]	@ (8008bf4 <HAL_DMA_Abort+0x220>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d03b      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a70      	ldr	r2, [pc, #448]	@ (8008bf8 <HAL_DMA_Abort+0x224>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d036      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a6e      	ldr	r2, [pc, #440]	@ (8008bfc <HAL_DMA_Abort+0x228>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d031      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a6d      	ldr	r2, [pc, #436]	@ (8008c00 <HAL_DMA_Abort+0x22c>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d02c      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a6b      	ldr	r2, [pc, #428]	@ (8008c04 <HAL_DMA_Abort+0x230>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d027      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4a6a      	ldr	r2, [pc, #424]	@ (8008c08 <HAL_DMA_Abort+0x234>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d022      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a68      	ldr	r2, [pc, #416]	@ (8008c0c <HAL_DMA_Abort+0x238>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d01d      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a67      	ldr	r2, [pc, #412]	@ (8008c10 <HAL_DMA_Abort+0x23c>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d018      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a65      	ldr	r2, [pc, #404]	@ (8008c14 <HAL_DMA_Abort+0x240>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d013      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a64      	ldr	r2, [pc, #400]	@ (8008c18 <HAL_DMA_Abort+0x244>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d00e      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a62      	ldr	r2, [pc, #392]	@ (8008c1c <HAL_DMA_Abort+0x248>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d009      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a61      	ldr	r2, [pc, #388]	@ (8008c20 <HAL_DMA_Abort+0x24c>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d004      	beq.n	8008aaa <HAL_DMA_Abort+0xd6>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a5f      	ldr	r2, [pc, #380]	@ (8008c24 <HAL_DMA_Abort+0x250>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d101      	bne.n	8008aae <HAL_DMA_Abort+0xda>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	e000      	b.n	8008ab0 <HAL_DMA_Abort+0xdc>
 8008aae:	2300      	movs	r3, #0
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d013      	beq.n	8008adc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f022 021e 	bic.w	r2, r2, #30
 8008ac2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	695a      	ldr	r2, [r3, #20]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ad2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	617b      	str	r3, [r7, #20]
 8008ada:	e00a      	b.n	8008af2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	681a      	ldr	r2, [r3, #0]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f022 020e 	bic.w	r2, r2, #14
 8008aea:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a3c      	ldr	r2, [pc, #240]	@ (8008be8 <HAL_DMA_Abort+0x214>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d072      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a3a      	ldr	r2, [pc, #232]	@ (8008bec <HAL_DMA_Abort+0x218>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d06d      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a39      	ldr	r2, [pc, #228]	@ (8008bf0 <HAL_DMA_Abort+0x21c>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d068      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a37      	ldr	r2, [pc, #220]	@ (8008bf4 <HAL_DMA_Abort+0x220>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d063      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a36      	ldr	r2, [pc, #216]	@ (8008bf8 <HAL_DMA_Abort+0x224>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d05e      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a34      	ldr	r2, [pc, #208]	@ (8008bfc <HAL_DMA_Abort+0x228>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d059      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a33      	ldr	r2, [pc, #204]	@ (8008c00 <HAL_DMA_Abort+0x22c>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d054      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a31      	ldr	r2, [pc, #196]	@ (8008c04 <HAL_DMA_Abort+0x230>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d04f      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a30      	ldr	r2, [pc, #192]	@ (8008c08 <HAL_DMA_Abort+0x234>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d04a      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a2e      	ldr	r2, [pc, #184]	@ (8008c0c <HAL_DMA_Abort+0x238>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d045      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a2d      	ldr	r2, [pc, #180]	@ (8008c10 <HAL_DMA_Abort+0x23c>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d040      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a2b      	ldr	r2, [pc, #172]	@ (8008c14 <HAL_DMA_Abort+0x240>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d03b      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a2a      	ldr	r2, [pc, #168]	@ (8008c18 <HAL_DMA_Abort+0x244>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d036      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a28      	ldr	r2, [pc, #160]	@ (8008c1c <HAL_DMA_Abort+0x248>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d031      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a27      	ldr	r2, [pc, #156]	@ (8008c20 <HAL_DMA_Abort+0x24c>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d02c      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a25      	ldr	r2, [pc, #148]	@ (8008c24 <HAL_DMA_Abort+0x250>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d027      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4a24      	ldr	r2, [pc, #144]	@ (8008c28 <HAL_DMA_Abort+0x254>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d022      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a22      	ldr	r2, [pc, #136]	@ (8008c2c <HAL_DMA_Abort+0x258>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d01d      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4a21      	ldr	r2, [pc, #132]	@ (8008c30 <HAL_DMA_Abort+0x25c>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d018      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8008c34 <HAL_DMA_Abort+0x260>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d013      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	4a1e      	ldr	r2, [pc, #120]	@ (8008c38 <HAL_DMA_Abort+0x264>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d00e      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8008c3c <HAL_DMA_Abort+0x268>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d009      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4a1b      	ldr	r2, [pc, #108]	@ (8008c40 <HAL_DMA_Abort+0x26c>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d004      	beq.n	8008be2 <HAL_DMA_Abort+0x20e>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4a19      	ldr	r2, [pc, #100]	@ (8008c44 <HAL_DMA_Abort+0x270>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d132      	bne.n	8008c48 <HAL_DMA_Abort+0x274>
 8008be2:	2301      	movs	r3, #1
 8008be4:	e031      	b.n	8008c4a <HAL_DMA_Abort+0x276>
 8008be6:	bf00      	nop
 8008be8:	40020010 	.word	0x40020010
 8008bec:	40020028 	.word	0x40020028
 8008bf0:	40020040 	.word	0x40020040
 8008bf4:	40020058 	.word	0x40020058
 8008bf8:	40020070 	.word	0x40020070
 8008bfc:	40020088 	.word	0x40020088
 8008c00:	400200a0 	.word	0x400200a0
 8008c04:	400200b8 	.word	0x400200b8
 8008c08:	40020410 	.word	0x40020410
 8008c0c:	40020428 	.word	0x40020428
 8008c10:	40020440 	.word	0x40020440
 8008c14:	40020458 	.word	0x40020458
 8008c18:	40020470 	.word	0x40020470
 8008c1c:	40020488 	.word	0x40020488
 8008c20:	400204a0 	.word	0x400204a0
 8008c24:	400204b8 	.word	0x400204b8
 8008c28:	58025408 	.word	0x58025408
 8008c2c:	5802541c 	.word	0x5802541c
 8008c30:	58025430 	.word	0x58025430
 8008c34:	58025444 	.word	0x58025444
 8008c38:	58025458 	.word	0x58025458
 8008c3c:	5802546c 	.word	0x5802546c
 8008c40:	58025480 	.word	0x58025480
 8008c44:	58025494 	.word	0x58025494
 8008c48:	2300      	movs	r3, #0
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d007      	beq.n	8008c5e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c52:	681a      	ldr	r2, [r3, #0]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a6d      	ldr	r2, [pc, #436]	@ (8008e18 <HAL_DMA_Abort+0x444>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d04a      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a6b      	ldr	r2, [pc, #428]	@ (8008e1c <HAL_DMA_Abort+0x448>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d045      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a6a      	ldr	r2, [pc, #424]	@ (8008e20 <HAL_DMA_Abort+0x44c>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d040      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a68      	ldr	r2, [pc, #416]	@ (8008e24 <HAL_DMA_Abort+0x450>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d03b      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a67      	ldr	r2, [pc, #412]	@ (8008e28 <HAL_DMA_Abort+0x454>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d036      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a65      	ldr	r2, [pc, #404]	@ (8008e2c <HAL_DMA_Abort+0x458>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d031      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a64      	ldr	r2, [pc, #400]	@ (8008e30 <HAL_DMA_Abort+0x45c>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d02c      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a62      	ldr	r2, [pc, #392]	@ (8008e34 <HAL_DMA_Abort+0x460>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d027      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a61      	ldr	r2, [pc, #388]	@ (8008e38 <HAL_DMA_Abort+0x464>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d022      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a5f      	ldr	r2, [pc, #380]	@ (8008e3c <HAL_DMA_Abort+0x468>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d01d      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a5e      	ldr	r2, [pc, #376]	@ (8008e40 <HAL_DMA_Abort+0x46c>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d018      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a5c      	ldr	r2, [pc, #368]	@ (8008e44 <HAL_DMA_Abort+0x470>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d013      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a5b      	ldr	r2, [pc, #364]	@ (8008e48 <HAL_DMA_Abort+0x474>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d00e      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a59      	ldr	r2, [pc, #356]	@ (8008e4c <HAL_DMA_Abort+0x478>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d009      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a58      	ldr	r2, [pc, #352]	@ (8008e50 <HAL_DMA_Abort+0x47c>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d004      	beq.n	8008cfe <HAL_DMA_Abort+0x32a>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a56      	ldr	r2, [pc, #344]	@ (8008e54 <HAL_DMA_Abort+0x480>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d108      	bne.n	8008d10 <HAL_DMA_Abort+0x33c>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f022 0201 	bic.w	r2, r2, #1
 8008d0c:	601a      	str	r2, [r3, #0]
 8008d0e:	e007      	b.n	8008d20 <HAL_DMA_Abort+0x34c>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	681a      	ldr	r2, [r3, #0]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f022 0201 	bic.w	r2, r2, #1
 8008d1e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008d20:	e013      	b.n	8008d4a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008d22:	f7fc fea7 	bl	8005a74 <HAL_GetTick>
 8008d26:	4602      	mov	r2, r0
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	1ad3      	subs	r3, r2, r3
 8008d2c:	2b05      	cmp	r3, #5
 8008d2e:	d90c      	bls.n	8008d4a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2220      	movs	r2, #32
 8008d34:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2203      	movs	r2, #3
 8008d3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	e12d      	b.n	8008fa6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f003 0301 	and.w	r3, r3, #1
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d1e5      	bne.n	8008d22 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a2f      	ldr	r2, [pc, #188]	@ (8008e18 <HAL_DMA_Abort+0x444>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d04a      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a2d      	ldr	r2, [pc, #180]	@ (8008e1c <HAL_DMA_Abort+0x448>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d045      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	4a2c      	ldr	r2, [pc, #176]	@ (8008e20 <HAL_DMA_Abort+0x44c>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d040      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a2a      	ldr	r2, [pc, #168]	@ (8008e24 <HAL_DMA_Abort+0x450>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d03b      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4a29      	ldr	r2, [pc, #164]	@ (8008e28 <HAL_DMA_Abort+0x454>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d036      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a27      	ldr	r2, [pc, #156]	@ (8008e2c <HAL_DMA_Abort+0x458>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d031      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a26      	ldr	r2, [pc, #152]	@ (8008e30 <HAL_DMA_Abort+0x45c>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d02c      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a24      	ldr	r2, [pc, #144]	@ (8008e34 <HAL_DMA_Abort+0x460>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d027      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a23      	ldr	r2, [pc, #140]	@ (8008e38 <HAL_DMA_Abort+0x464>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d022      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a21      	ldr	r2, [pc, #132]	@ (8008e3c <HAL_DMA_Abort+0x468>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d01d      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a20      	ldr	r2, [pc, #128]	@ (8008e40 <HAL_DMA_Abort+0x46c>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d018      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a1e      	ldr	r2, [pc, #120]	@ (8008e44 <HAL_DMA_Abort+0x470>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d013      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a1d      	ldr	r2, [pc, #116]	@ (8008e48 <HAL_DMA_Abort+0x474>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d00e      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8008e4c <HAL_DMA_Abort+0x478>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d009      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4a1a      	ldr	r2, [pc, #104]	@ (8008e50 <HAL_DMA_Abort+0x47c>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d004      	beq.n	8008df6 <HAL_DMA_Abort+0x422>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a18      	ldr	r2, [pc, #96]	@ (8008e54 <HAL_DMA_Abort+0x480>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d101      	bne.n	8008dfa <HAL_DMA_Abort+0x426>
 8008df6:	2301      	movs	r3, #1
 8008df8:	e000      	b.n	8008dfc <HAL_DMA_Abort+0x428>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d02b      	beq.n	8008e58 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e04:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e0a:	f003 031f 	and.w	r3, r3, #31
 8008e0e:	223f      	movs	r2, #63	@ 0x3f
 8008e10:	409a      	lsls	r2, r3
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	609a      	str	r2, [r3, #8]
 8008e16:	e02a      	b.n	8008e6e <HAL_DMA_Abort+0x49a>
 8008e18:	40020010 	.word	0x40020010
 8008e1c:	40020028 	.word	0x40020028
 8008e20:	40020040 	.word	0x40020040
 8008e24:	40020058 	.word	0x40020058
 8008e28:	40020070 	.word	0x40020070
 8008e2c:	40020088 	.word	0x40020088
 8008e30:	400200a0 	.word	0x400200a0
 8008e34:	400200b8 	.word	0x400200b8
 8008e38:	40020410 	.word	0x40020410
 8008e3c:	40020428 	.word	0x40020428
 8008e40:	40020440 	.word	0x40020440
 8008e44:	40020458 	.word	0x40020458
 8008e48:	40020470 	.word	0x40020470
 8008e4c:	40020488 	.word	0x40020488
 8008e50:	400204a0 	.word	0x400204a0
 8008e54:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e5c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e62:	f003 031f 	and.w	r3, r3, #31
 8008e66:	2201      	movs	r2, #1
 8008e68:	409a      	lsls	r2, r3
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a4f      	ldr	r2, [pc, #316]	@ (8008fb0 <HAL_DMA_Abort+0x5dc>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d072      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a4d      	ldr	r2, [pc, #308]	@ (8008fb4 <HAL_DMA_Abort+0x5e0>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d06d      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a4c      	ldr	r2, [pc, #304]	@ (8008fb8 <HAL_DMA_Abort+0x5e4>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d068      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a4a      	ldr	r2, [pc, #296]	@ (8008fbc <HAL_DMA_Abort+0x5e8>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d063      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a49      	ldr	r2, [pc, #292]	@ (8008fc0 <HAL_DMA_Abort+0x5ec>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d05e      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a47      	ldr	r2, [pc, #284]	@ (8008fc4 <HAL_DMA_Abort+0x5f0>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d059      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a46      	ldr	r2, [pc, #280]	@ (8008fc8 <HAL_DMA_Abort+0x5f4>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d054      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a44      	ldr	r2, [pc, #272]	@ (8008fcc <HAL_DMA_Abort+0x5f8>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d04f      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a43      	ldr	r2, [pc, #268]	@ (8008fd0 <HAL_DMA_Abort+0x5fc>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d04a      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a41      	ldr	r2, [pc, #260]	@ (8008fd4 <HAL_DMA_Abort+0x600>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d045      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a40      	ldr	r2, [pc, #256]	@ (8008fd8 <HAL_DMA_Abort+0x604>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d040      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a3e      	ldr	r2, [pc, #248]	@ (8008fdc <HAL_DMA_Abort+0x608>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d03b      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a3d      	ldr	r2, [pc, #244]	@ (8008fe0 <HAL_DMA_Abort+0x60c>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d036      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a3b      	ldr	r2, [pc, #236]	@ (8008fe4 <HAL_DMA_Abort+0x610>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d031      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a3a      	ldr	r2, [pc, #232]	@ (8008fe8 <HAL_DMA_Abort+0x614>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d02c      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a38      	ldr	r2, [pc, #224]	@ (8008fec <HAL_DMA_Abort+0x618>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d027      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a37      	ldr	r2, [pc, #220]	@ (8008ff0 <HAL_DMA_Abort+0x61c>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d022      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a35      	ldr	r2, [pc, #212]	@ (8008ff4 <HAL_DMA_Abort+0x620>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d01d      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a34      	ldr	r2, [pc, #208]	@ (8008ff8 <HAL_DMA_Abort+0x624>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d018      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4a32      	ldr	r2, [pc, #200]	@ (8008ffc <HAL_DMA_Abort+0x628>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d013      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a31      	ldr	r2, [pc, #196]	@ (8009000 <HAL_DMA_Abort+0x62c>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d00e      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4a2f      	ldr	r2, [pc, #188]	@ (8009004 <HAL_DMA_Abort+0x630>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d009      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a2e      	ldr	r2, [pc, #184]	@ (8009008 <HAL_DMA_Abort+0x634>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d004      	beq.n	8008f5e <HAL_DMA_Abort+0x58a>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a2c      	ldr	r2, [pc, #176]	@ (800900c <HAL_DMA_Abort+0x638>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d101      	bne.n	8008f62 <HAL_DMA_Abort+0x58e>
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e000      	b.n	8008f64 <HAL_DMA_Abort+0x590>
 8008f62:	2300      	movs	r3, #0
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d015      	beq.n	8008f94 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f6c:	687a      	ldr	r2, [r7, #4]
 8008f6e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008f70:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d00c      	beq.n	8008f94 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008f88:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008f92:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2201      	movs	r2, #1
 8008f98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008fa4:	2300      	movs	r3, #0
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3718      	adds	r7, #24
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
 8008fae:	bf00      	nop
 8008fb0:	40020010 	.word	0x40020010
 8008fb4:	40020028 	.word	0x40020028
 8008fb8:	40020040 	.word	0x40020040
 8008fbc:	40020058 	.word	0x40020058
 8008fc0:	40020070 	.word	0x40020070
 8008fc4:	40020088 	.word	0x40020088
 8008fc8:	400200a0 	.word	0x400200a0
 8008fcc:	400200b8 	.word	0x400200b8
 8008fd0:	40020410 	.word	0x40020410
 8008fd4:	40020428 	.word	0x40020428
 8008fd8:	40020440 	.word	0x40020440
 8008fdc:	40020458 	.word	0x40020458
 8008fe0:	40020470 	.word	0x40020470
 8008fe4:	40020488 	.word	0x40020488
 8008fe8:	400204a0 	.word	0x400204a0
 8008fec:	400204b8 	.word	0x400204b8
 8008ff0:	58025408 	.word	0x58025408
 8008ff4:	5802541c 	.word	0x5802541c
 8008ff8:	58025430 	.word	0x58025430
 8008ffc:	58025444 	.word	0x58025444
 8009000:	58025458 	.word	0x58025458
 8009004:	5802546c 	.word	0x5802546c
 8009008:	58025480 	.word	0x58025480
 800900c:	58025494 	.word	0x58025494

08009010 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d101      	bne.n	8009022 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800901e:	2301      	movs	r3, #1
 8009020:	e237      	b.n	8009492 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009028:	b2db      	uxtb	r3, r3
 800902a:	2b02      	cmp	r3, #2
 800902c:	d004      	beq.n	8009038 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2280      	movs	r2, #128	@ 0x80
 8009032:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8009034:	2301      	movs	r3, #1
 8009036:	e22c      	b.n	8009492 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a5c      	ldr	r2, [pc, #368]	@ (80091b0 <HAL_DMA_Abort_IT+0x1a0>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d04a      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a5b      	ldr	r2, [pc, #364]	@ (80091b4 <HAL_DMA_Abort_IT+0x1a4>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d045      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a59      	ldr	r2, [pc, #356]	@ (80091b8 <HAL_DMA_Abort_IT+0x1a8>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d040      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a58      	ldr	r2, [pc, #352]	@ (80091bc <HAL_DMA_Abort_IT+0x1ac>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d03b      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a56      	ldr	r2, [pc, #344]	@ (80091c0 <HAL_DMA_Abort_IT+0x1b0>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d036      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a55      	ldr	r2, [pc, #340]	@ (80091c4 <HAL_DMA_Abort_IT+0x1b4>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d031      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a53      	ldr	r2, [pc, #332]	@ (80091c8 <HAL_DMA_Abort_IT+0x1b8>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d02c      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a52      	ldr	r2, [pc, #328]	@ (80091cc <HAL_DMA_Abort_IT+0x1bc>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d027      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4a50      	ldr	r2, [pc, #320]	@ (80091d0 <HAL_DMA_Abort_IT+0x1c0>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d022      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a4f      	ldr	r2, [pc, #316]	@ (80091d4 <HAL_DMA_Abort_IT+0x1c4>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d01d      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a4d      	ldr	r2, [pc, #308]	@ (80091d8 <HAL_DMA_Abort_IT+0x1c8>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d018      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a4c      	ldr	r2, [pc, #304]	@ (80091dc <HAL_DMA_Abort_IT+0x1cc>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d013      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a4a      	ldr	r2, [pc, #296]	@ (80091e0 <HAL_DMA_Abort_IT+0x1d0>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d00e      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a49      	ldr	r2, [pc, #292]	@ (80091e4 <HAL_DMA_Abort_IT+0x1d4>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d009      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a47      	ldr	r2, [pc, #284]	@ (80091e8 <HAL_DMA_Abort_IT+0x1d8>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d004      	beq.n	80090d8 <HAL_DMA_Abort_IT+0xc8>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a46      	ldr	r2, [pc, #280]	@ (80091ec <HAL_DMA_Abort_IT+0x1dc>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d101      	bne.n	80090dc <HAL_DMA_Abort_IT+0xcc>
 80090d8:	2301      	movs	r3, #1
 80090da:	e000      	b.n	80090de <HAL_DMA_Abort_IT+0xce>
 80090dc:	2300      	movs	r3, #0
 80090de:	2b00      	cmp	r3, #0
 80090e0:	f000 8086 	beq.w	80091f0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2204      	movs	r2, #4
 80090e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a2f      	ldr	r2, [pc, #188]	@ (80091b0 <HAL_DMA_Abort_IT+0x1a0>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d04a      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a2e      	ldr	r2, [pc, #184]	@ (80091b4 <HAL_DMA_Abort_IT+0x1a4>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d045      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a2c      	ldr	r2, [pc, #176]	@ (80091b8 <HAL_DMA_Abort_IT+0x1a8>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d040      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a2b      	ldr	r2, [pc, #172]	@ (80091bc <HAL_DMA_Abort_IT+0x1ac>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d03b      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a29      	ldr	r2, [pc, #164]	@ (80091c0 <HAL_DMA_Abort_IT+0x1b0>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d036      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a28      	ldr	r2, [pc, #160]	@ (80091c4 <HAL_DMA_Abort_IT+0x1b4>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d031      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a26      	ldr	r2, [pc, #152]	@ (80091c8 <HAL_DMA_Abort_IT+0x1b8>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d02c      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a25      	ldr	r2, [pc, #148]	@ (80091cc <HAL_DMA_Abort_IT+0x1bc>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d027      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a23      	ldr	r2, [pc, #140]	@ (80091d0 <HAL_DMA_Abort_IT+0x1c0>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d022      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a22      	ldr	r2, [pc, #136]	@ (80091d4 <HAL_DMA_Abort_IT+0x1c4>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d01d      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a20      	ldr	r2, [pc, #128]	@ (80091d8 <HAL_DMA_Abort_IT+0x1c8>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d018      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	4a1f      	ldr	r2, [pc, #124]	@ (80091dc <HAL_DMA_Abort_IT+0x1cc>)
 8009160:	4293      	cmp	r3, r2
 8009162:	d013      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a1d      	ldr	r2, [pc, #116]	@ (80091e0 <HAL_DMA_Abort_IT+0x1d0>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d00e      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4a1c      	ldr	r2, [pc, #112]	@ (80091e4 <HAL_DMA_Abort_IT+0x1d4>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d009      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	4a1a      	ldr	r2, [pc, #104]	@ (80091e8 <HAL_DMA_Abort_IT+0x1d8>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d004      	beq.n	800918c <HAL_DMA_Abort_IT+0x17c>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a19      	ldr	r2, [pc, #100]	@ (80091ec <HAL_DMA_Abort_IT+0x1dc>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d108      	bne.n	800919e <HAL_DMA_Abort_IT+0x18e>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	681a      	ldr	r2, [r3, #0]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f022 0201 	bic.w	r2, r2, #1
 800919a:	601a      	str	r2, [r3, #0]
 800919c:	e178      	b.n	8009490 <HAL_DMA_Abort_IT+0x480>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f022 0201 	bic.w	r2, r2, #1
 80091ac:	601a      	str	r2, [r3, #0]
 80091ae:	e16f      	b.n	8009490 <HAL_DMA_Abort_IT+0x480>
 80091b0:	40020010 	.word	0x40020010
 80091b4:	40020028 	.word	0x40020028
 80091b8:	40020040 	.word	0x40020040
 80091bc:	40020058 	.word	0x40020058
 80091c0:	40020070 	.word	0x40020070
 80091c4:	40020088 	.word	0x40020088
 80091c8:	400200a0 	.word	0x400200a0
 80091cc:	400200b8 	.word	0x400200b8
 80091d0:	40020410 	.word	0x40020410
 80091d4:	40020428 	.word	0x40020428
 80091d8:	40020440 	.word	0x40020440
 80091dc:	40020458 	.word	0x40020458
 80091e0:	40020470 	.word	0x40020470
 80091e4:	40020488 	.word	0x40020488
 80091e8:	400204a0 	.word	0x400204a0
 80091ec:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f022 020e 	bic.w	r2, r2, #14
 80091fe:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4a6c      	ldr	r2, [pc, #432]	@ (80093b8 <HAL_DMA_Abort_IT+0x3a8>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d04a      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	4a6b      	ldr	r2, [pc, #428]	@ (80093bc <HAL_DMA_Abort_IT+0x3ac>)
 8009210:	4293      	cmp	r3, r2
 8009212:	d045      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a69      	ldr	r2, [pc, #420]	@ (80093c0 <HAL_DMA_Abort_IT+0x3b0>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d040      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4a68      	ldr	r2, [pc, #416]	@ (80093c4 <HAL_DMA_Abort_IT+0x3b4>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d03b      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4a66      	ldr	r2, [pc, #408]	@ (80093c8 <HAL_DMA_Abort_IT+0x3b8>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d036      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a65      	ldr	r2, [pc, #404]	@ (80093cc <HAL_DMA_Abort_IT+0x3bc>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d031      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a63      	ldr	r2, [pc, #396]	@ (80093d0 <HAL_DMA_Abort_IT+0x3c0>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d02c      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a62      	ldr	r2, [pc, #392]	@ (80093d4 <HAL_DMA_Abort_IT+0x3c4>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d027      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a60      	ldr	r2, [pc, #384]	@ (80093d8 <HAL_DMA_Abort_IT+0x3c8>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d022      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4a5f      	ldr	r2, [pc, #380]	@ (80093dc <HAL_DMA_Abort_IT+0x3cc>)
 8009260:	4293      	cmp	r3, r2
 8009262:	d01d      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a5d      	ldr	r2, [pc, #372]	@ (80093e0 <HAL_DMA_Abort_IT+0x3d0>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d018      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4a5c      	ldr	r2, [pc, #368]	@ (80093e4 <HAL_DMA_Abort_IT+0x3d4>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d013      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4a5a      	ldr	r2, [pc, #360]	@ (80093e8 <HAL_DMA_Abort_IT+0x3d8>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d00e      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a59      	ldr	r2, [pc, #356]	@ (80093ec <HAL_DMA_Abort_IT+0x3dc>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d009      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a57      	ldr	r2, [pc, #348]	@ (80093f0 <HAL_DMA_Abort_IT+0x3e0>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d004      	beq.n	80092a0 <HAL_DMA_Abort_IT+0x290>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a56      	ldr	r2, [pc, #344]	@ (80093f4 <HAL_DMA_Abort_IT+0x3e4>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d108      	bne.n	80092b2 <HAL_DMA_Abort_IT+0x2a2>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f022 0201 	bic.w	r2, r2, #1
 80092ae:	601a      	str	r2, [r3, #0]
 80092b0:	e007      	b.n	80092c2 <HAL_DMA_Abort_IT+0x2b2>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	681a      	ldr	r2, [r3, #0]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f022 0201 	bic.w	r2, r2, #1
 80092c0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a3c      	ldr	r2, [pc, #240]	@ (80093b8 <HAL_DMA_Abort_IT+0x3a8>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d072      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a3a      	ldr	r2, [pc, #232]	@ (80093bc <HAL_DMA_Abort_IT+0x3ac>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d06d      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a39      	ldr	r2, [pc, #228]	@ (80093c0 <HAL_DMA_Abort_IT+0x3b0>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d068      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a37      	ldr	r2, [pc, #220]	@ (80093c4 <HAL_DMA_Abort_IT+0x3b4>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d063      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a36      	ldr	r2, [pc, #216]	@ (80093c8 <HAL_DMA_Abort_IT+0x3b8>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d05e      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a34      	ldr	r2, [pc, #208]	@ (80093cc <HAL_DMA_Abort_IT+0x3bc>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d059      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4a33      	ldr	r2, [pc, #204]	@ (80093d0 <HAL_DMA_Abort_IT+0x3c0>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d054      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a31      	ldr	r2, [pc, #196]	@ (80093d4 <HAL_DMA_Abort_IT+0x3c4>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d04f      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a30      	ldr	r2, [pc, #192]	@ (80093d8 <HAL_DMA_Abort_IT+0x3c8>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d04a      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a2e      	ldr	r2, [pc, #184]	@ (80093dc <HAL_DMA_Abort_IT+0x3cc>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d045      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a2d      	ldr	r2, [pc, #180]	@ (80093e0 <HAL_DMA_Abort_IT+0x3d0>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d040      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a2b      	ldr	r2, [pc, #172]	@ (80093e4 <HAL_DMA_Abort_IT+0x3d4>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d03b      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a2a      	ldr	r2, [pc, #168]	@ (80093e8 <HAL_DMA_Abort_IT+0x3d8>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d036      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a28      	ldr	r2, [pc, #160]	@ (80093ec <HAL_DMA_Abort_IT+0x3dc>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d031      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a27      	ldr	r2, [pc, #156]	@ (80093f0 <HAL_DMA_Abort_IT+0x3e0>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d02c      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a25      	ldr	r2, [pc, #148]	@ (80093f4 <HAL_DMA_Abort_IT+0x3e4>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d027      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a24      	ldr	r2, [pc, #144]	@ (80093f8 <HAL_DMA_Abort_IT+0x3e8>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d022      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a22      	ldr	r2, [pc, #136]	@ (80093fc <HAL_DMA_Abort_IT+0x3ec>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d01d      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a21      	ldr	r2, [pc, #132]	@ (8009400 <HAL_DMA_Abort_IT+0x3f0>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d018      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4a1f      	ldr	r2, [pc, #124]	@ (8009404 <HAL_DMA_Abort_IT+0x3f4>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d013      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a1e      	ldr	r2, [pc, #120]	@ (8009408 <HAL_DMA_Abort_IT+0x3f8>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d00e      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a1c      	ldr	r2, [pc, #112]	@ (800940c <HAL_DMA_Abort_IT+0x3fc>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d009      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a1b      	ldr	r2, [pc, #108]	@ (8009410 <HAL_DMA_Abort_IT+0x400>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d004      	beq.n	80093b2 <HAL_DMA_Abort_IT+0x3a2>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4a19      	ldr	r2, [pc, #100]	@ (8009414 <HAL_DMA_Abort_IT+0x404>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d132      	bne.n	8009418 <HAL_DMA_Abort_IT+0x408>
 80093b2:	2301      	movs	r3, #1
 80093b4:	e031      	b.n	800941a <HAL_DMA_Abort_IT+0x40a>
 80093b6:	bf00      	nop
 80093b8:	40020010 	.word	0x40020010
 80093bc:	40020028 	.word	0x40020028
 80093c0:	40020040 	.word	0x40020040
 80093c4:	40020058 	.word	0x40020058
 80093c8:	40020070 	.word	0x40020070
 80093cc:	40020088 	.word	0x40020088
 80093d0:	400200a0 	.word	0x400200a0
 80093d4:	400200b8 	.word	0x400200b8
 80093d8:	40020410 	.word	0x40020410
 80093dc:	40020428 	.word	0x40020428
 80093e0:	40020440 	.word	0x40020440
 80093e4:	40020458 	.word	0x40020458
 80093e8:	40020470 	.word	0x40020470
 80093ec:	40020488 	.word	0x40020488
 80093f0:	400204a0 	.word	0x400204a0
 80093f4:	400204b8 	.word	0x400204b8
 80093f8:	58025408 	.word	0x58025408
 80093fc:	5802541c 	.word	0x5802541c
 8009400:	58025430 	.word	0x58025430
 8009404:	58025444 	.word	0x58025444
 8009408:	58025458 	.word	0x58025458
 800940c:	5802546c 	.word	0x5802546c
 8009410:	58025480 	.word	0x58025480
 8009414:	58025494 	.word	0x58025494
 8009418:	2300      	movs	r3, #0
 800941a:	2b00      	cmp	r3, #0
 800941c:	d028      	beq.n	8009470 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009422:	681a      	ldr	r2, [r3, #0]
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009428:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800942c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009432:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009438:	f003 031f 	and.w	r3, r3, #31
 800943c:	2201      	movs	r2, #1
 800943e:	409a      	lsls	r2, r3
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009448:	687a      	ldr	r2, [r7, #4]
 800944a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800944c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00c      	beq.n	8009470 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800945a:	681a      	ldr	r2, [r3, #0]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009460:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009464:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800946a:	687a      	ldr	r2, [r7, #4]
 800946c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800946e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009484:	2b00      	cmp	r3, #0
 8009486:	d003      	beq.n	8009490 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3710      	adds	r7, #16
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop

0800949c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b08a      	sub	sp, #40	@ 0x28
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80094a4:	2300      	movs	r3, #0
 80094a6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80094a8:	4b67      	ldr	r3, [pc, #412]	@ (8009648 <HAL_DMA_IRQHandler+0x1ac>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a67      	ldr	r2, [pc, #412]	@ (800964c <HAL_DMA_IRQHandler+0x1b0>)
 80094ae:	fba2 2303 	umull	r2, r3, r2, r3
 80094b2:	0a9b      	lsrs	r3, r3, #10
 80094b4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094ba:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094c0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80094c2:	6a3b      	ldr	r3, [r7, #32]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80094c8:	69fb      	ldr	r3, [r7, #28]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4a5f      	ldr	r2, [pc, #380]	@ (8009650 <HAL_DMA_IRQHandler+0x1b4>)
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d04a      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	4a5d      	ldr	r2, [pc, #372]	@ (8009654 <HAL_DMA_IRQHandler+0x1b8>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d045      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	4a5c      	ldr	r2, [pc, #368]	@ (8009658 <HAL_DMA_IRQHandler+0x1bc>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d040      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a5a      	ldr	r2, [pc, #360]	@ (800965c <HAL_DMA_IRQHandler+0x1c0>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d03b      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a59      	ldr	r2, [pc, #356]	@ (8009660 <HAL_DMA_IRQHandler+0x1c4>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d036      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a57      	ldr	r2, [pc, #348]	@ (8009664 <HAL_DMA_IRQHandler+0x1c8>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d031      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a56      	ldr	r2, [pc, #344]	@ (8009668 <HAL_DMA_IRQHandler+0x1cc>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d02c      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a54      	ldr	r2, [pc, #336]	@ (800966c <HAL_DMA_IRQHandler+0x1d0>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d027      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a53      	ldr	r2, [pc, #332]	@ (8009670 <HAL_DMA_IRQHandler+0x1d4>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d022      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a51      	ldr	r2, [pc, #324]	@ (8009674 <HAL_DMA_IRQHandler+0x1d8>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d01d      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a50      	ldr	r2, [pc, #320]	@ (8009678 <HAL_DMA_IRQHandler+0x1dc>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d018      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a4e      	ldr	r2, [pc, #312]	@ (800967c <HAL_DMA_IRQHandler+0x1e0>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d013      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a4d      	ldr	r2, [pc, #308]	@ (8009680 <HAL_DMA_IRQHandler+0x1e4>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d00e      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a4b      	ldr	r2, [pc, #300]	@ (8009684 <HAL_DMA_IRQHandler+0x1e8>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d009      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a4a      	ldr	r2, [pc, #296]	@ (8009688 <HAL_DMA_IRQHandler+0x1ec>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d004      	beq.n	800956e <HAL_DMA_IRQHandler+0xd2>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a48      	ldr	r2, [pc, #288]	@ (800968c <HAL_DMA_IRQHandler+0x1f0>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d101      	bne.n	8009572 <HAL_DMA_IRQHandler+0xd6>
 800956e:	2301      	movs	r3, #1
 8009570:	e000      	b.n	8009574 <HAL_DMA_IRQHandler+0xd8>
 8009572:	2300      	movs	r3, #0
 8009574:	2b00      	cmp	r3, #0
 8009576:	f000 842b 	beq.w	8009dd0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800957e:	f003 031f 	and.w	r3, r3, #31
 8009582:	2208      	movs	r2, #8
 8009584:	409a      	lsls	r2, r3
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	4013      	ands	r3, r2
 800958a:	2b00      	cmp	r3, #0
 800958c:	f000 80a2 	beq.w	80096d4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a2e      	ldr	r2, [pc, #184]	@ (8009650 <HAL_DMA_IRQHandler+0x1b4>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d04a      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a2d      	ldr	r2, [pc, #180]	@ (8009654 <HAL_DMA_IRQHandler+0x1b8>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d045      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a2b      	ldr	r2, [pc, #172]	@ (8009658 <HAL_DMA_IRQHandler+0x1bc>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d040      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a2a      	ldr	r2, [pc, #168]	@ (800965c <HAL_DMA_IRQHandler+0x1c0>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d03b      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a28      	ldr	r2, [pc, #160]	@ (8009660 <HAL_DMA_IRQHandler+0x1c4>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d036      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a27      	ldr	r2, [pc, #156]	@ (8009664 <HAL_DMA_IRQHandler+0x1c8>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d031      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a25      	ldr	r2, [pc, #148]	@ (8009668 <HAL_DMA_IRQHandler+0x1cc>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d02c      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a24      	ldr	r2, [pc, #144]	@ (800966c <HAL_DMA_IRQHandler+0x1d0>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d027      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a22      	ldr	r2, [pc, #136]	@ (8009670 <HAL_DMA_IRQHandler+0x1d4>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d022      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a21      	ldr	r2, [pc, #132]	@ (8009674 <HAL_DMA_IRQHandler+0x1d8>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d01d      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a1f      	ldr	r2, [pc, #124]	@ (8009678 <HAL_DMA_IRQHandler+0x1dc>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d018      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a1e      	ldr	r2, [pc, #120]	@ (800967c <HAL_DMA_IRQHandler+0x1e0>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d013      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4a1c      	ldr	r2, [pc, #112]	@ (8009680 <HAL_DMA_IRQHandler+0x1e4>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d00e      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	4a1b      	ldr	r2, [pc, #108]	@ (8009684 <HAL_DMA_IRQHandler+0x1e8>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d009      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a19      	ldr	r2, [pc, #100]	@ (8009688 <HAL_DMA_IRQHandler+0x1ec>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d004      	beq.n	8009630 <HAL_DMA_IRQHandler+0x194>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a18      	ldr	r2, [pc, #96]	@ (800968c <HAL_DMA_IRQHandler+0x1f0>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d12f      	bne.n	8009690 <HAL_DMA_IRQHandler+0x1f4>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f003 0304 	and.w	r3, r3, #4
 800963a:	2b00      	cmp	r3, #0
 800963c:	bf14      	ite	ne
 800963e:	2301      	movne	r3, #1
 8009640:	2300      	moveq	r3, #0
 8009642:	b2db      	uxtb	r3, r3
 8009644:	e02e      	b.n	80096a4 <HAL_DMA_IRQHandler+0x208>
 8009646:	bf00      	nop
 8009648:	24000000 	.word	0x24000000
 800964c:	1b4e81b5 	.word	0x1b4e81b5
 8009650:	40020010 	.word	0x40020010
 8009654:	40020028 	.word	0x40020028
 8009658:	40020040 	.word	0x40020040
 800965c:	40020058 	.word	0x40020058
 8009660:	40020070 	.word	0x40020070
 8009664:	40020088 	.word	0x40020088
 8009668:	400200a0 	.word	0x400200a0
 800966c:	400200b8 	.word	0x400200b8
 8009670:	40020410 	.word	0x40020410
 8009674:	40020428 	.word	0x40020428
 8009678:	40020440 	.word	0x40020440
 800967c:	40020458 	.word	0x40020458
 8009680:	40020470 	.word	0x40020470
 8009684:	40020488 	.word	0x40020488
 8009688:	400204a0 	.word	0x400204a0
 800968c:	400204b8 	.word	0x400204b8
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 0308 	and.w	r3, r3, #8
 800969a:	2b00      	cmp	r3, #0
 800969c:	bf14      	ite	ne
 800969e:	2301      	movne	r3, #1
 80096a0:	2300      	moveq	r3, #0
 80096a2:	b2db      	uxtb	r3, r3
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d015      	beq.n	80096d4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f022 0204 	bic.w	r2, r2, #4
 80096b6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096bc:	f003 031f 	and.w	r3, r3, #31
 80096c0:	2208      	movs	r2, #8
 80096c2:	409a      	lsls	r2, r3
 80096c4:	6a3b      	ldr	r3, [r7, #32]
 80096c6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096cc:	f043 0201 	orr.w	r2, r3, #1
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096d8:	f003 031f 	and.w	r3, r3, #31
 80096dc:	69ba      	ldr	r2, [r7, #24]
 80096de:	fa22 f303 	lsr.w	r3, r2, r3
 80096e2:	f003 0301 	and.w	r3, r3, #1
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d06e      	beq.n	80097c8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a69      	ldr	r2, [pc, #420]	@ (8009894 <HAL_DMA_IRQHandler+0x3f8>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d04a      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a67      	ldr	r2, [pc, #412]	@ (8009898 <HAL_DMA_IRQHandler+0x3fc>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d045      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a66      	ldr	r2, [pc, #408]	@ (800989c <HAL_DMA_IRQHandler+0x400>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d040      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a64      	ldr	r2, [pc, #400]	@ (80098a0 <HAL_DMA_IRQHandler+0x404>)
 800970e:	4293      	cmp	r3, r2
 8009710:	d03b      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a63      	ldr	r2, [pc, #396]	@ (80098a4 <HAL_DMA_IRQHandler+0x408>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d036      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a61      	ldr	r2, [pc, #388]	@ (80098a8 <HAL_DMA_IRQHandler+0x40c>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d031      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	4a60      	ldr	r2, [pc, #384]	@ (80098ac <HAL_DMA_IRQHandler+0x410>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d02c      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a5e      	ldr	r2, [pc, #376]	@ (80098b0 <HAL_DMA_IRQHandler+0x414>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d027      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a5d      	ldr	r2, [pc, #372]	@ (80098b4 <HAL_DMA_IRQHandler+0x418>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d022      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a5b      	ldr	r2, [pc, #364]	@ (80098b8 <HAL_DMA_IRQHandler+0x41c>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d01d      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a5a      	ldr	r2, [pc, #360]	@ (80098bc <HAL_DMA_IRQHandler+0x420>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d018      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a58      	ldr	r2, [pc, #352]	@ (80098c0 <HAL_DMA_IRQHandler+0x424>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d013      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a57      	ldr	r2, [pc, #348]	@ (80098c4 <HAL_DMA_IRQHandler+0x428>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d00e      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a55      	ldr	r2, [pc, #340]	@ (80098c8 <HAL_DMA_IRQHandler+0x42c>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d009      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4a54      	ldr	r2, [pc, #336]	@ (80098cc <HAL_DMA_IRQHandler+0x430>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d004      	beq.n	800978a <HAL_DMA_IRQHandler+0x2ee>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4a52      	ldr	r2, [pc, #328]	@ (80098d0 <HAL_DMA_IRQHandler+0x434>)
 8009786:	4293      	cmp	r3, r2
 8009788:	d10a      	bne.n	80097a0 <HAL_DMA_IRQHandler+0x304>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	695b      	ldr	r3, [r3, #20]
 8009790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009794:	2b00      	cmp	r3, #0
 8009796:	bf14      	ite	ne
 8009798:	2301      	movne	r3, #1
 800979a:	2300      	moveq	r3, #0
 800979c:	b2db      	uxtb	r3, r3
 800979e:	e003      	b.n	80097a8 <HAL_DMA_IRQHandler+0x30c>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	2300      	movs	r3, #0
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d00d      	beq.n	80097c8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097b0:	f003 031f 	and.w	r3, r3, #31
 80097b4:	2201      	movs	r2, #1
 80097b6:	409a      	lsls	r2, r3
 80097b8:	6a3b      	ldr	r3, [r7, #32]
 80097ba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097c0:	f043 0202 	orr.w	r2, r3, #2
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097cc:	f003 031f 	and.w	r3, r3, #31
 80097d0:	2204      	movs	r2, #4
 80097d2:	409a      	lsls	r2, r3
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	4013      	ands	r3, r2
 80097d8:	2b00      	cmp	r3, #0
 80097da:	f000 808f 	beq.w	80098fc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a2c      	ldr	r2, [pc, #176]	@ (8009894 <HAL_DMA_IRQHandler+0x3f8>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d04a      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a2a      	ldr	r2, [pc, #168]	@ (8009898 <HAL_DMA_IRQHandler+0x3fc>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d045      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a29      	ldr	r2, [pc, #164]	@ (800989c <HAL_DMA_IRQHandler+0x400>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d040      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	4a27      	ldr	r2, [pc, #156]	@ (80098a0 <HAL_DMA_IRQHandler+0x404>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d03b      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4a26      	ldr	r2, [pc, #152]	@ (80098a4 <HAL_DMA_IRQHandler+0x408>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d036      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a24      	ldr	r2, [pc, #144]	@ (80098a8 <HAL_DMA_IRQHandler+0x40c>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d031      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a23      	ldr	r2, [pc, #140]	@ (80098ac <HAL_DMA_IRQHandler+0x410>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d02c      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a21      	ldr	r2, [pc, #132]	@ (80098b0 <HAL_DMA_IRQHandler+0x414>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d027      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	4a20      	ldr	r2, [pc, #128]	@ (80098b4 <HAL_DMA_IRQHandler+0x418>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d022      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	4a1e      	ldr	r2, [pc, #120]	@ (80098b8 <HAL_DMA_IRQHandler+0x41c>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d01d      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4a1d      	ldr	r2, [pc, #116]	@ (80098bc <HAL_DMA_IRQHandler+0x420>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d018      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a1b      	ldr	r2, [pc, #108]	@ (80098c0 <HAL_DMA_IRQHandler+0x424>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d013      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	4a1a      	ldr	r2, [pc, #104]	@ (80098c4 <HAL_DMA_IRQHandler+0x428>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d00e      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4a18      	ldr	r2, [pc, #96]	@ (80098c8 <HAL_DMA_IRQHandler+0x42c>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d009      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a17      	ldr	r2, [pc, #92]	@ (80098cc <HAL_DMA_IRQHandler+0x430>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d004      	beq.n	800987e <HAL_DMA_IRQHandler+0x3e2>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4a15      	ldr	r2, [pc, #84]	@ (80098d0 <HAL_DMA_IRQHandler+0x434>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d12a      	bne.n	80098d4 <HAL_DMA_IRQHandler+0x438>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f003 0302 	and.w	r3, r3, #2
 8009888:	2b00      	cmp	r3, #0
 800988a:	bf14      	ite	ne
 800988c:	2301      	movne	r3, #1
 800988e:	2300      	moveq	r3, #0
 8009890:	b2db      	uxtb	r3, r3
 8009892:	e023      	b.n	80098dc <HAL_DMA_IRQHandler+0x440>
 8009894:	40020010 	.word	0x40020010
 8009898:	40020028 	.word	0x40020028
 800989c:	40020040 	.word	0x40020040
 80098a0:	40020058 	.word	0x40020058
 80098a4:	40020070 	.word	0x40020070
 80098a8:	40020088 	.word	0x40020088
 80098ac:	400200a0 	.word	0x400200a0
 80098b0:	400200b8 	.word	0x400200b8
 80098b4:	40020410 	.word	0x40020410
 80098b8:	40020428 	.word	0x40020428
 80098bc:	40020440 	.word	0x40020440
 80098c0:	40020458 	.word	0x40020458
 80098c4:	40020470 	.word	0x40020470
 80098c8:	40020488 	.word	0x40020488
 80098cc:	400204a0 	.word	0x400204a0
 80098d0:	400204b8 	.word	0x400204b8
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2300      	movs	r3, #0
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d00d      	beq.n	80098fc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098e4:	f003 031f 	and.w	r3, r3, #31
 80098e8:	2204      	movs	r2, #4
 80098ea:	409a      	lsls	r2, r3
 80098ec:	6a3b      	ldr	r3, [r7, #32]
 80098ee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098f4:	f043 0204 	orr.w	r2, r3, #4
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009900:	f003 031f 	and.w	r3, r3, #31
 8009904:	2210      	movs	r2, #16
 8009906:	409a      	lsls	r2, r3
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	4013      	ands	r3, r2
 800990c:	2b00      	cmp	r3, #0
 800990e:	f000 80a6 	beq.w	8009a5e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a85      	ldr	r2, [pc, #532]	@ (8009b2c <HAL_DMA_IRQHandler+0x690>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d04a      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a83      	ldr	r2, [pc, #524]	@ (8009b30 <HAL_DMA_IRQHandler+0x694>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d045      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	4a82      	ldr	r2, [pc, #520]	@ (8009b34 <HAL_DMA_IRQHandler+0x698>)
 800992c:	4293      	cmp	r3, r2
 800992e:	d040      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	4a80      	ldr	r2, [pc, #512]	@ (8009b38 <HAL_DMA_IRQHandler+0x69c>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d03b      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4a7f      	ldr	r2, [pc, #508]	@ (8009b3c <HAL_DMA_IRQHandler+0x6a0>)
 8009940:	4293      	cmp	r3, r2
 8009942:	d036      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4a7d      	ldr	r2, [pc, #500]	@ (8009b40 <HAL_DMA_IRQHandler+0x6a4>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d031      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4a7c      	ldr	r2, [pc, #496]	@ (8009b44 <HAL_DMA_IRQHandler+0x6a8>)
 8009954:	4293      	cmp	r3, r2
 8009956:	d02c      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	4a7a      	ldr	r2, [pc, #488]	@ (8009b48 <HAL_DMA_IRQHandler+0x6ac>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d027      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4a79      	ldr	r2, [pc, #484]	@ (8009b4c <HAL_DMA_IRQHandler+0x6b0>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d022      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4a77      	ldr	r2, [pc, #476]	@ (8009b50 <HAL_DMA_IRQHandler+0x6b4>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d01d      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	4a76      	ldr	r2, [pc, #472]	@ (8009b54 <HAL_DMA_IRQHandler+0x6b8>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d018      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4a74      	ldr	r2, [pc, #464]	@ (8009b58 <HAL_DMA_IRQHandler+0x6bc>)
 8009986:	4293      	cmp	r3, r2
 8009988:	d013      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4a73      	ldr	r2, [pc, #460]	@ (8009b5c <HAL_DMA_IRQHandler+0x6c0>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d00e      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a71      	ldr	r2, [pc, #452]	@ (8009b60 <HAL_DMA_IRQHandler+0x6c4>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d009      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4a70      	ldr	r2, [pc, #448]	@ (8009b64 <HAL_DMA_IRQHandler+0x6c8>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d004      	beq.n	80099b2 <HAL_DMA_IRQHandler+0x516>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a6e      	ldr	r2, [pc, #440]	@ (8009b68 <HAL_DMA_IRQHandler+0x6cc>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d10a      	bne.n	80099c8 <HAL_DMA_IRQHandler+0x52c>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f003 0308 	and.w	r3, r3, #8
 80099bc:	2b00      	cmp	r3, #0
 80099be:	bf14      	ite	ne
 80099c0:	2301      	movne	r3, #1
 80099c2:	2300      	moveq	r3, #0
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	e009      	b.n	80099dc <HAL_DMA_IRQHandler+0x540>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f003 0304 	and.w	r3, r3, #4
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	bf14      	ite	ne
 80099d6:	2301      	movne	r3, #1
 80099d8:	2300      	moveq	r3, #0
 80099da:	b2db      	uxtb	r3, r3
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d03e      	beq.n	8009a5e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099e4:	f003 031f 	and.w	r3, r3, #31
 80099e8:	2210      	movs	r2, #16
 80099ea:	409a      	lsls	r2, r3
 80099ec:	6a3b      	ldr	r3, [r7, #32]
 80099ee:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d018      	beq.n	8009a30 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d108      	bne.n	8009a1e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d024      	beq.n	8009a5e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	4798      	blx	r3
 8009a1c:	e01f      	b.n	8009a5e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d01b      	beq.n	8009a5e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	4798      	blx	r3
 8009a2e:	e016      	b.n	8009a5e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d107      	bne.n	8009a4e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	681a      	ldr	r2, [r3, #0]
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f022 0208 	bic.w	r2, r2, #8
 8009a4c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d003      	beq.n	8009a5e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a62:	f003 031f 	and.w	r3, r3, #31
 8009a66:	2220      	movs	r2, #32
 8009a68:	409a      	lsls	r2, r3
 8009a6a:	69bb      	ldr	r3, [r7, #24]
 8009a6c:	4013      	ands	r3, r2
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	f000 8110 	beq.w	8009c94 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a2c      	ldr	r2, [pc, #176]	@ (8009b2c <HAL_DMA_IRQHandler+0x690>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d04a      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	4a2b      	ldr	r2, [pc, #172]	@ (8009b30 <HAL_DMA_IRQHandler+0x694>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d045      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4a29      	ldr	r2, [pc, #164]	@ (8009b34 <HAL_DMA_IRQHandler+0x698>)
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d040      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4a28      	ldr	r2, [pc, #160]	@ (8009b38 <HAL_DMA_IRQHandler+0x69c>)
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d03b      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a26      	ldr	r2, [pc, #152]	@ (8009b3c <HAL_DMA_IRQHandler+0x6a0>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d036      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a25      	ldr	r2, [pc, #148]	@ (8009b40 <HAL_DMA_IRQHandler+0x6a4>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d031      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4a23      	ldr	r2, [pc, #140]	@ (8009b44 <HAL_DMA_IRQHandler+0x6a8>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d02c      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4a22      	ldr	r2, [pc, #136]	@ (8009b48 <HAL_DMA_IRQHandler+0x6ac>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d027      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4a20      	ldr	r2, [pc, #128]	@ (8009b4c <HAL_DMA_IRQHandler+0x6b0>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d022      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4a1f      	ldr	r2, [pc, #124]	@ (8009b50 <HAL_DMA_IRQHandler+0x6b4>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d01d      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a1d      	ldr	r2, [pc, #116]	@ (8009b54 <HAL_DMA_IRQHandler+0x6b8>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d018      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a1c      	ldr	r2, [pc, #112]	@ (8009b58 <HAL_DMA_IRQHandler+0x6bc>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d013      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a1a      	ldr	r2, [pc, #104]	@ (8009b5c <HAL_DMA_IRQHandler+0x6c0>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d00e      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a19      	ldr	r2, [pc, #100]	@ (8009b60 <HAL_DMA_IRQHandler+0x6c4>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d009      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4a17      	ldr	r2, [pc, #92]	@ (8009b64 <HAL_DMA_IRQHandler+0x6c8>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d004      	beq.n	8009b14 <HAL_DMA_IRQHandler+0x678>
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a16      	ldr	r2, [pc, #88]	@ (8009b68 <HAL_DMA_IRQHandler+0x6cc>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d12b      	bne.n	8009b6c <HAL_DMA_IRQHandler+0x6d0>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f003 0310 	and.w	r3, r3, #16
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	bf14      	ite	ne
 8009b22:	2301      	movne	r3, #1
 8009b24:	2300      	moveq	r3, #0
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	e02a      	b.n	8009b80 <HAL_DMA_IRQHandler+0x6e4>
 8009b2a:	bf00      	nop
 8009b2c:	40020010 	.word	0x40020010
 8009b30:	40020028 	.word	0x40020028
 8009b34:	40020040 	.word	0x40020040
 8009b38:	40020058 	.word	0x40020058
 8009b3c:	40020070 	.word	0x40020070
 8009b40:	40020088 	.word	0x40020088
 8009b44:	400200a0 	.word	0x400200a0
 8009b48:	400200b8 	.word	0x400200b8
 8009b4c:	40020410 	.word	0x40020410
 8009b50:	40020428 	.word	0x40020428
 8009b54:	40020440 	.word	0x40020440
 8009b58:	40020458 	.word	0x40020458
 8009b5c:	40020470 	.word	0x40020470
 8009b60:	40020488 	.word	0x40020488
 8009b64:	400204a0 	.word	0x400204a0
 8009b68:	400204b8 	.word	0x400204b8
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f003 0302 	and.w	r3, r3, #2
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	bf14      	ite	ne
 8009b7a:	2301      	movne	r3, #1
 8009b7c:	2300      	moveq	r3, #0
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	f000 8087 	beq.w	8009c94 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b8a:	f003 031f 	and.w	r3, r3, #31
 8009b8e:	2220      	movs	r2, #32
 8009b90:	409a      	lsls	r2, r3
 8009b92:	6a3b      	ldr	r3, [r7, #32]
 8009b94:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	2b04      	cmp	r3, #4
 8009ba0:	d139      	bne.n	8009c16 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f022 0216 	bic.w	r2, r2, #22
 8009bb0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	695a      	ldr	r2, [r3, #20]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009bc0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d103      	bne.n	8009bd2 <HAL_DMA_IRQHandler+0x736>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d007      	beq.n	8009be2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f022 0208 	bic.w	r2, r2, #8
 8009be0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009be6:	f003 031f 	and.w	r3, r3, #31
 8009bea:	223f      	movs	r2, #63	@ 0x3f
 8009bec:	409a      	lsls	r2, r3
 8009bee:	6a3b      	ldr	r3, [r7, #32]
 8009bf0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	f000 834a 	beq.w	800a2a0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	4798      	blx	r3
          }
          return;
 8009c14:	e344      	b.n	800a2a0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d018      	beq.n	8009c56 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d108      	bne.n	8009c44 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d02c      	beq.n	8009c94 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	4798      	blx	r3
 8009c42:	e027      	b.n	8009c94 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d023      	beq.n	8009c94 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	4798      	blx	r3
 8009c54:	e01e      	b.n	8009c94 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d10f      	bne.n	8009c84 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f022 0210 	bic.w	r2, r2, #16
 8009c72:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2201      	movs	r2, #1
 8009c78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d003      	beq.n	8009c94 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	f000 8306 	beq.w	800a2aa <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ca2:	f003 0301 	and.w	r3, r3, #1
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	f000 8088 	beq.w	8009dbc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2204      	movs	r2, #4
 8009cb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a7a      	ldr	r2, [pc, #488]	@ (8009ea4 <HAL_DMA_IRQHandler+0xa08>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d04a      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4a79      	ldr	r2, [pc, #484]	@ (8009ea8 <HAL_DMA_IRQHandler+0xa0c>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d045      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a77      	ldr	r2, [pc, #476]	@ (8009eac <HAL_DMA_IRQHandler+0xa10>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d040      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a76      	ldr	r2, [pc, #472]	@ (8009eb0 <HAL_DMA_IRQHandler+0xa14>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d03b      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a74      	ldr	r2, [pc, #464]	@ (8009eb4 <HAL_DMA_IRQHandler+0xa18>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d036      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a73      	ldr	r2, [pc, #460]	@ (8009eb8 <HAL_DMA_IRQHandler+0xa1c>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d031      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a71      	ldr	r2, [pc, #452]	@ (8009ebc <HAL_DMA_IRQHandler+0xa20>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d02c      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a70      	ldr	r2, [pc, #448]	@ (8009ec0 <HAL_DMA_IRQHandler+0xa24>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d027      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a6e      	ldr	r2, [pc, #440]	@ (8009ec4 <HAL_DMA_IRQHandler+0xa28>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d022      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a6d      	ldr	r2, [pc, #436]	@ (8009ec8 <HAL_DMA_IRQHandler+0xa2c>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d01d      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a6b      	ldr	r2, [pc, #428]	@ (8009ecc <HAL_DMA_IRQHandler+0xa30>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d018      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a6a      	ldr	r2, [pc, #424]	@ (8009ed0 <HAL_DMA_IRQHandler+0xa34>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d013      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a68      	ldr	r2, [pc, #416]	@ (8009ed4 <HAL_DMA_IRQHandler+0xa38>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d00e      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a67      	ldr	r2, [pc, #412]	@ (8009ed8 <HAL_DMA_IRQHandler+0xa3c>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d009      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a65      	ldr	r2, [pc, #404]	@ (8009edc <HAL_DMA_IRQHandler+0xa40>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d004      	beq.n	8009d54 <HAL_DMA_IRQHandler+0x8b8>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a64      	ldr	r2, [pc, #400]	@ (8009ee0 <HAL_DMA_IRQHandler+0xa44>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d108      	bne.n	8009d66 <HAL_DMA_IRQHandler+0x8ca>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f022 0201 	bic.w	r2, r2, #1
 8009d62:	601a      	str	r2, [r3, #0]
 8009d64:	e007      	b.n	8009d76 <HAL_DMA_IRQHandler+0x8da>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681a      	ldr	r2, [r3, #0]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f022 0201 	bic.w	r2, r2, #1
 8009d74:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	3301      	adds	r3, #1
 8009d7a:	60fb      	str	r3, [r7, #12]
 8009d7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d307      	bcc.n	8009d92 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f003 0301 	and.w	r3, r3, #1
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d1f2      	bne.n	8009d76 <HAL_DMA_IRQHandler+0x8da>
 8009d90:	e000      	b.n	8009d94 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009d92:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f003 0301 	and.w	r3, r3, #1
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d004      	beq.n	8009dac <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2203      	movs	r2, #3
 8009da6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8009daa:	e003      	b.n	8009db4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2201      	movs	r2, #1
 8009db0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2200      	movs	r2, #0
 8009db8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	f000 8272 	beq.w	800a2aa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	4798      	blx	r3
 8009dce:	e26c      	b.n	800a2aa <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	4a43      	ldr	r2, [pc, #268]	@ (8009ee4 <HAL_DMA_IRQHandler+0xa48>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d022      	beq.n	8009e20 <HAL_DMA_IRQHandler+0x984>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4a42      	ldr	r2, [pc, #264]	@ (8009ee8 <HAL_DMA_IRQHandler+0xa4c>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d01d      	beq.n	8009e20 <HAL_DMA_IRQHandler+0x984>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a40      	ldr	r2, [pc, #256]	@ (8009eec <HAL_DMA_IRQHandler+0xa50>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d018      	beq.n	8009e20 <HAL_DMA_IRQHandler+0x984>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a3f      	ldr	r2, [pc, #252]	@ (8009ef0 <HAL_DMA_IRQHandler+0xa54>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d013      	beq.n	8009e20 <HAL_DMA_IRQHandler+0x984>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a3d      	ldr	r2, [pc, #244]	@ (8009ef4 <HAL_DMA_IRQHandler+0xa58>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d00e      	beq.n	8009e20 <HAL_DMA_IRQHandler+0x984>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a3c      	ldr	r2, [pc, #240]	@ (8009ef8 <HAL_DMA_IRQHandler+0xa5c>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d009      	beq.n	8009e20 <HAL_DMA_IRQHandler+0x984>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a3a      	ldr	r2, [pc, #232]	@ (8009efc <HAL_DMA_IRQHandler+0xa60>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d004      	beq.n	8009e20 <HAL_DMA_IRQHandler+0x984>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a39      	ldr	r2, [pc, #228]	@ (8009f00 <HAL_DMA_IRQHandler+0xa64>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d101      	bne.n	8009e24 <HAL_DMA_IRQHandler+0x988>
 8009e20:	2301      	movs	r3, #1
 8009e22:	e000      	b.n	8009e26 <HAL_DMA_IRQHandler+0x98a>
 8009e24:	2300      	movs	r3, #0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	f000 823f 	beq.w	800a2aa <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e38:	f003 031f 	and.w	r3, r3, #31
 8009e3c:	2204      	movs	r2, #4
 8009e3e:	409a      	lsls	r2, r3
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	4013      	ands	r3, r2
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	f000 80cd 	beq.w	8009fe4 <HAL_DMA_IRQHandler+0xb48>
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	f003 0304 	and.w	r3, r3, #4
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	f000 80c7 	beq.w	8009fe4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e5a:	f003 031f 	and.w	r3, r3, #31
 8009e5e:	2204      	movs	r2, #4
 8009e60:	409a      	lsls	r2, r3
 8009e62:	69fb      	ldr	r3, [r7, #28]
 8009e64:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d049      	beq.n	8009f04 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d109      	bne.n	8009e8e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f000 8210 	beq.w	800a2a4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009e8c:	e20a      	b.n	800a2a4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	f000 8206 	beq.w	800a2a4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ea0:	e200      	b.n	800a2a4 <HAL_DMA_IRQHandler+0xe08>
 8009ea2:	bf00      	nop
 8009ea4:	40020010 	.word	0x40020010
 8009ea8:	40020028 	.word	0x40020028
 8009eac:	40020040 	.word	0x40020040
 8009eb0:	40020058 	.word	0x40020058
 8009eb4:	40020070 	.word	0x40020070
 8009eb8:	40020088 	.word	0x40020088
 8009ebc:	400200a0 	.word	0x400200a0
 8009ec0:	400200b8 	.word	0x400200b8
 8009ec4:	40020410 	.word	0x40020410
 8009ec8:	40020428 	.word	0x40020428
 8009ecc:	40020440 	.word	0x40020440
 8009ed0:	40020458 	.word	0x40020458
 8009ed4:	40020470 	.word	0x40020470
 8009ed8:	40020488 	.word	0x40020488
 8009edc:	400204a0 	.word	0x400204a0
 8009ee0:	400204b8 	.word	0x400204b8
 8009ee4:	58025408 	.word	0x58025408
 8009ee8:	5802541c 	.word	0x5802541c
 8009eec:	58025430 	.word	0x58025430
 8009ef0:	58025444 	.word	0x58025444
 8009ef4:	58025458 	.word	0x58025458
 8009ef8:	5802546c 	.word	0x5802546c
 8009efc:	58025480 	.word	0x58025480
 8009f00:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	f003 0320 	and.w	r3, r3, #32
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d160      	bne.n	8009fd0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	4a7f      	ldr	r2, [pc, #508]	@ (800a110 <HAL_DMA_IRQHandler+0xc74>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d04a      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4a7d      	ldr	r2, [pc, #500]	@ (800a114 <HAL_DMA_IRQHandler+0xc78>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d045      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a7c      	ldr	r2, [pc, #496]	@ (800a118 <HAL_DMA_IRQHandler+0xc7c>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d040      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a7a      	ldr	r2, [pc, #488]	@ (800a11c <HAL_DMA_IRQHandler+0xc80>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d03b      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a79      	ldr	r2, [pc, #484]	@ (800a120 <HAL_DMA_IRQHandler+0xc84>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d036      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a77      	ldr	r2, [pc, #476]	@ (800a124 <HAL_DMA_IRQHandler+0xc88>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d031      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a76      	ldr	r2, [pc, #472]	@ (800a128 <HAL_DMA_IRQHandler+0xc8c>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d02c      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a74      	ldr	r2, [pc, #464]	@ (800a12c <HAL_DMA_IRQHandler+0xc90>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d027      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a73      	ldr	r2, [pc, #460]	@ (800a130 <HAL_DMA_IRQHandler+0xc94>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d022      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a71      	ldr	r2, [pc, #452]	@ (800a134 <HAL_DMA_IRQHandler+0xc98>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d01d      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a70      	ldr	r2, [pc, #448]	@ (800a138 <HAL_DMA_IRQHandler+0xc9c>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d018      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a6e      	ldr	r2, [pc, #440]	@ (800a13c <HAL_DMA_IRQHandler+0xca0>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d013      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a6d      	ldr	r2, [pc, #436]	@ (800a140 <HAL_DMA_IRQHandler+0xca4>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d00e      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a6b      	ldr	r2, [pc, #428]	@ (800a144 <HAL_DMA_IRQHandler+0xca8>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d009      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a6a      	ldr	r2, [pc, #424]	@ (800a148 <HAL_DMA_IRQHandler+0xcac>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d004      	beq.n	8009fae <HAL_DMA_IRQHandler+0xb12>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4a68      	ldr	r2, [pc, #416]	@ (800a14c <HAL_DMA_IRQHandler+0xcb0>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d108      	bne.n	8009fc0 <HAL_DMA_IRQHandler+0xb24>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	681a      	ldr	r2, [r3, #0]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f022 0208 	bic.w	r2, r2, #8
 8009fbc:	601a      	str	r2, [r3, #0]
 8009fbe:	e007      	b.n	8009fd0 <HAL_DMA_IRQHandler+0xb34>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f022 0204 	bic.w	r2, r2, #4
 8009fce:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	f000 8165 	beq.w	800a2a4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009fe2:	e15f      	b.n	800a2a4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fe8:	f003 031f 	and.w	r3, r3, #31
 8009fec:	2202      	movs	r2, #2
 8009fee:	409a      	lsls	r2, r3
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	4013      	ands	r3, r2
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 80c5 	beq.w	800a184 <HAL_DMA_IRQHandler+0xce8>
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	f003 0302 	and.w	r3, r3, #2
 800a000:	2b00      	cmp	r3, #0
 800a002:	f000 80bf 	beq.w	800a184 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a00a:	f003 031f 	and.w	r3, r3, #31
 800a00e:	2202      	movs	r2, #2
 800a010:	409a      	lsls	r2, r3
 800a012:	69fb      	ldr	r3, [r7, #28]
 800a014:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d018      	beq.n	800a052 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a026:	2b00      	cmp	r3, #0
 800a028:	d109      	bne.n	800a03e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a02e:	2b00      	cmp	r3, #0
 800a030:	f000 813a 	beq.w	800a2a8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a03c:	e134      	b.n	800a2a8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a042:	2b00      	cmp	r3, #0
 800a044:	f000 8130 	beq.w	800a2a8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a050:	e12a      	b.n	800a2a8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	f003 0320 	and.w	r3, r3, #32
 800a058:	2b00      	cmp	r3, #0
 800a05a:	f040 8089 	bne.w	800a170 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	4a2b      	ldr	r2, [pc, #172]	@ (800a110 <HAL_DMA_IRQHandler+0xc74>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d04a      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4a29      	ldr	r2, [pc, #164]	@ (800a114 <HAL_DMA_IRQHandler+0xc78>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d045      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4a28      	ldr	r2, [pc, #160]	@ (800a118 <HAL_DMA_IRQHandler+0xc7c>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d040      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a26      	ldr	r2, [pc, #152]	@ (800a11c <HAL_DMA_IRQHandler+0xc80>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d03b      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	4a25      	ldr	r2, [pc, #148]	@ (800a120 <HAL_DMA_IRQHandler+0xc84>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d036      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4a23      	ldr	r2, [pc, #140]	@ (800a124 <HAL_DMA_IRQHandler+0xc88>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d031      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4a22      	ldr	r2, [pc, #136]	@ (800a128 <HAL_DMA_IRQHandler+0xc8c>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d02c      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4a20      	ldr	r2, [pc, #128]	@ (800a12c <HAL_DMA_IRQHandler+0xc90>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d027      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a1f      	ldr	r2, [pc, #124]	@ (800a130 <HAL_DMA_IRQHandler+0xc94>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d022      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4a1d      	ldr	r2, [pc, #116]	@ (800a134 <HAL_DMA_IRQHandler+0xc98>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d01d      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a1c      	ldr	r2, [pc, #112]	@ (800a138 <HAL_DMA_IRQHandler+0xc9c>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d018      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4a1a      	ldr	r2, [pc, #104]	@ (800a13c <HAL_DMA_IRQHandler+0xca0>)
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	d013      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a19      	ldr	r2, [pc, #100]	@ (800a140 <HAL_DMA_IRQHandler+0xca4>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d00e      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4a17      	ldr	r2, [pc, #92]	@ (800a144 <HAL_DMA_IRQHandler+0xca8>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d009      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4a16      	ldr	r2, [pc, #88]	@ (800a148 <HAL_DMA_IRQHandler+0xcac>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d004      	beq.n	800a0fe <HAL_DMA_IRQHandler+0xc62>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a14      	ldr	r2, [pc, #80]	@ (800a14c <HAL_DMA_IRQHandler+0xcb0>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d128      	bne.n	800a150 <HAL_DMA_IRQHandler+0xcb4>
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f022 0214 	bic.w	r2, r2, #20
 800a10c:	601a      	str	r2, [r3, #0]
 800a10e:	e027      	b.n	800a160 <HAL_DMA_IRQHandler+0xcc4>
 800a110:	40020010 	.word	0x40020010
 800a114:	40020028 	.word	0x40020028
 800a118:	40020040 	.word	0x40020040
 800a11c:	40020058 	.word	0x40020058
 800a120:	40020070 	.word	0x40020070
 800a124:	40020088 	.word	0x40020088
 800a128:	400200a0 	.word	0x400200a0
 800a12c:	400200b8 	.word	0x400200b8
 800a130:	40020410 	.word	0x40020410
 800a134:	40020428 	.word	0x40020428
 800a138:	40020440 	.word	0x40020440
 800a13c:	40020458 	.word	0x40020458
 800a140:	40020470 	.word	0x40020470
 800a144:	40020488 	.word	0x40020488
 800a148:	400204a0 	.word	0x400204a0
 800a14c:	400204b8 	.word	0x400204b8
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	681a      	ldr	r2, [r3, #0]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f022 020a 	bic.w	r2, r2, #10
 800a15e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2201      	movs	r2, #1
 800a164:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2200      	movs	r2, #0
 800a16c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a174:	2b00      	cmp	r3, #0
 800a176:	f000 8097 	beq.w	800a2a8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a182:	e091      	b.n	800a2a8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a188:	f003 031f 	and.w	r3, r3, #31
 800a18c:	2208      	movs	r2, #8
 800a18e:	409a      	lsls	r2, r3
 800a190:	697b      	ldr	r3, [r7, #20]
 800a192:	4013      	ands	r3, r2
 800a194:	2b00      	cmp	r3, #0
 800a196:	f000 8088 	beq.w	800a2aa <HAL_DMA_IRQHandler+0xe0e>
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	f003 0308 	and.w	r3, r3, #8
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	f000 8082 	beq.w	800a2aa <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	4a41      	ldr	r2, [pc, #260]	@ (800a2b0 <HAL_DMA_IRQHandler+0xe14>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d04a      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	4a3f      	ldr	r2, [pc, #252]	@ (800a2b4 <HAL_DMA_IRQHandler+0xe18>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d045      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4a3e      	ldr	r2, [pc, #248]	@ (800a2b8 <HAL_DMA_IRQHandler+0xe1c>)
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d040      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4a3c      	ldr	r2, [pc, #240]	@ (800a2bc <HAL_DMA_IRQHandler+0xe20>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d03b      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a3b      	ldr	r2, [pc, #236]	@ (800a2c0 <HAL_DMA_IRQHandler+0xe24>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d036      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	4a39      	ldr	r2, [pc, #228]	@ (800a2c4 <HAL_DMA_IRQHandler+0xe28>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d031      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a38      	ldr	r2, [pc, #224]	@ (800a2c8 <HAL_DMA_IRQHandler+0xe2c>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d02c      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a36      	ldr	r2, [pc, #216]	@ (800a2cc <HAL_DMA_IRQHandler+0xe30>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d027      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a35      	ldr	r2, [pc, #212]	@ (800a2d0 <HAL_DMA_IRQHandler+0xe34>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d022      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a33      	ldr	r2, [pc, #204]	@ (800a2d4 <HAL_DMA_IRQHandler+0xe38>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d01d      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a32      	ldr	r2, [pc, #200]	@ (800a2d8 <HAL_DMA_IRQHandler+0xe3c>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d018      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4a30      	ldr	r2, [pc, #192]	@ (800a2dc <HAL_DMA_IRQHandler+0xe40>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d013      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4a2f      	ldr	r2, [pc, #188]	@ (800a2e0 <HAL_DMA_IRQHandler+0xe44>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d00e      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	4a2d      	ldr	r2, [pc, #180]	@ (800a2e4 <HAL_DMA_IRQHandler+0xe48>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d009      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	4a2c      	ldr	r2, [pc, #176]	@ (800a2e8 <HAL_DMA_IRQHandler+0xe4c>)
 800a238:	4293      	cmp	r3, r2
 800a23a:	d004      	beq.n	800a246 <HAL_DMA_IRQHandler+0xdaa>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	4a2a      	ldr	r2, [pc, #168]	@ (800a2ec <HAL_DMA_IRQHandler+0xe50>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d108      	bne.n	800a258 <HAL_DMA_IRQHandler+0xdbc>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	681a      	ldr	r2, [r3, #0]
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f022 021c 	bic.w	r2, r2, #28
 800a254:	601a      	str	r2, [r3, #0]
 800a256:	e007      	b.n	800a268 <HAL_DMA_IRQHandler+0xdcc>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f022 020e 	bic.w	r2, r2, #14
 800a266:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a26c:	f003 031f 	and.w	r3, r3, #31
 800a270:	2201      	movs	r2, #1
 800a272:	409a      	lsls	r2, r3
 800a274:	69fb      	ldr	r3, [r7, #28]
 800a276:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2201      	movs	r2, #1
 800a27c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2201      	movs	r2, #1
 800a282:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2200      	movs	r2, #0
 800a28a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a292:	2b00      	cmp	r3, #0
 800a294:	d009      	beq.n	800a2aa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	4798      	blx	r3
 800a29e:	e004      	b.n	800a2aa <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a2a0:	bf00      	nop
 800a2a2:	e002      	b.n	800a2aa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2a4:	bf00      	nop
 800a2a6:	e000      	b.n	800a2aa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2a8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a2aa:	3728      	adds	r7, #40	@ 0x28
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd80      	pop	{r7, pc}
 800a2b0:	40020010 	.word	0x40020010
 800a2b4:	40020028 	.word	0x40020028
 800a2b8:	40020040 	.word	0x40020040
 800a2bc:	40020058 	.word	0x40020058
 800a2c0:	40020070 	.word	0x40020070
 800a2c4:	40020088 	.word	0x40020088
 800a2c8:	400200a0 	.word	0x400200a0
 800a2cc:	400200b8 	.word	0x400200b8
 800a2d0:	40020410 	.word	0x40020410
 800a2d4:	40020428 	.word	0x40020428
 800a2d8:	40020440 	.word	0x40020440
 800a2dc:	40020458 	.word	0x40020458
 800a2e0:	40020470 	.word	0x40020470
 800a2e4:	40020488 	.word	0x40020488
 800a2e8:	400204a0 	.word	0x400204a0
 800a2ec:	400204b8 	.word	0x400204b8

0800a2f0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b087      	sub	sp, #28
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	60f8      	str	r0, [r7, #12]
 800a2f8:	60b9      	str	r1, [r7, #8]
 800a2fa:	607a      	str	r2, [r7, #4]
 800a2fc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a302:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a308:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a7f      	ldr	r2, [pc, #508]	@ (800a50c <DMA_SetConfig+0x21c>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d072      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a7d      	ldr	r2, [pc, #500]	@ (800a510 <DMA_SetConfig+0x220>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d06d      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	4a7c      	ldr	r2, [pc, #496]	@ (800a514 <DMA_SetConfig+0x224>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d068      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4a7a      	ldr	r2, [pc, #488]	@ (800a518 <DMA_SetConfig+0x228>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d063      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4a79      	ldr	r2, [pc, #484]	@ (800a51c <DMA_SetConfig+0x22c>)
 800a338:	4293      	cmp	r3, r2
 800a33a:	d05e      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a77      	ldr	r2, [pc, #476]	@ (800a520 <DMA_SetConfig+0x230>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d059      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a76      	ldr	r2, [pc, #472]	@ (800a524 <DMA_SetConfig+0x234>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d054      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	4a74      	ldr	r2, [pc, #464]	@ (800a528 <DMA_SetConfig+0x238>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d04f      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	4a73      	ldr	r2, [pc, #460]	@ (800a52c <DMA_SetConfig+0x23c>)
 800a360:	4293      	cmp	r3, r2
 800a362:	d04a      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	4a71      	ldr	r2, [pc, #452]	@ (800a530 <DMA_SetConfig+0x240>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d045      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	4a70      	ldr	r2, [pc, #448]	@ (800a534 <DMA_SetConfig+0x244>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d040      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4a6e      	ldr	r2, [pc, #440]	@ (800a538 <DMA_SetConfig+0x248>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d03b      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	4a6d      	ldr	r2, [pc, #436]	@ (800a53c <DMA_SetConfig+0x24c>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d036      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4a6b      	ldr	r2, [pc, #428]	@ (800a540 <DMA_SetConfig+0x250>)
 800a392:	4293      	cmp	r3, r2
 800a394:	d031      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	4a6a      	ldr	r2, [pc, #424]	@ (800a544 <DMA_SetConfig+0x254>)
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d02c      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	4a68      	ldr	r2, [pc, #416]	@ (800a548 <DMA_SetConfig+0x258>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d027      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4a67      	ldr	r2, [pc, #412]	@ (800a54c <DMA_SetConfig+0x25c>)
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d022      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	4a65      	ldr	r2, [pc, #404]	@ (800a550 <DMA_SetConfig+0x260>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d01d      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4a64      	ldr	r2, [pc, #400]	@ (800a554 <DMA_SetConfig+0x264>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d018      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a62      	ldr	r2, [pc, #392]	@ (800a558 <DMA_SetConfig+0x268>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d013      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4a61      	ldr	r2, [pc, #388]	@ (800a55c <DMA_SetConfig+0x26c>)
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	d00e      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a5f      	ldr	r2, [pc, #380]	@ (800a560 <DMA_SetConfig+0x270>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d009      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a5e      	ldr	r2, [pc, #376]	@ (800a564 <DMA_SetConfig+0x274>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d004      	beq.n	800a3fa <DMA_SetConfig+0x10a>
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	4a5c      	ldr	r2, [pc, #368]	@ (800a568 <DMA_SetConfig+0x278>)
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	d101      	bne.n	800a3fe <DMA_SetConfig+0x10e>
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e000      	b.n	800a400 <DMA_SetConfig+0x110>
 800a3fe:	2300      	movs	r3, #0
 800a400:	2b00      	cmp	r3, #0
 800a402:	d00d      	beq.n	800a420 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a408:	68fa      	ldr	r2, [r7, #12]
 800a40a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800a40c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a412:	2b00      	cmp	r3, #0
 800a414:	d004      	beq.n	800a420 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a41a:	68fa      	ldr	r2, [r7, #12]
 800a41c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a41e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	4a39      	ldr	r2, [pc, #228]	@ (800a50c <DMA_SetConfig+0x21c>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d04a      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4a38      	ldr	r2, [pc, #224]	@ (800a510 <DMA_SetConfig+0x220>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d045      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	4a36      	ldr	r2, [pc, #216]	@ (800a514 <DMA_SetConfig+0x224>)
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d040      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4a35      	ldr	r2, [pc, #212]	@ (800a518 <DMA_SetConfig+0x228>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d03b      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a33      	ldr	r2, [pc, #204]	@ (800a51c <DMA_SetConfig+0x22c>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d036      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a32      	ldr	r2, [pc, #200]	@ (800a520 <DMA_SetConfig+0x230>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d031      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a30      	ldr	r2, [pc, #192]	@ (800a524 <DMA_SetConfig+0x234>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d02c      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a2f      	ldr	r2, [pc, #188]	@ (800a528 <DMA_SetConfig+0x238>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d027      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a2d      	ldr	r2, [pc, #180]	@ (800a52c <DMA_SetConfig+0x23c>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d022      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a2c      	ldr	r2, [pc, #176]	@ (800a530 <DMA_SetConfig+0x240>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d01d      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a2a      	ldr	r2, [pc, #168]	@ (800a534 <DMA_SetConfig+0x244>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d018      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a29      	ldr	r2, [pc, #164]	@ (800a538 <DMA_SetConfig+0x248>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d013      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4a27      	ldr	r2, [pc, #156]	@ (800a53c <DMA_SetConfig+0x24c>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d00e      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4a26      	ldr	r2, [pc, #152]	@ (800a540 <DMA_SetConfig+0x250>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d009      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	4a24      	ldr	r2, [pc, #144]	@ (800a544 <DMA_SetConfig+0x254>)
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d004      	beq.n	800a4c0 <DMA_SetConfig+0x1d0>
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	4a23      	ldr	r2, [pc, #140]	@ (800a548 <DMA_SetConfig+0x258>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d101      	bne.n	800a4c4 <DMA_SetConfig+0x1d4>
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	e000      	b.n	800a4c6 <DMA_SetConfig+0x1d6>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d059      	beq.n	800a57e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4ce:	f003 031f 	and.w	r3, r3, #31
 800a4d2:	223f      	movs	r2, #63	@ 0x3f
 800a4d4:	409a      	lsls	r2, r3
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	681a      	ldr	r2, [r3, #0]
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a4e8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	683a      	ldr	r2, [r7, #0]
 800a4f0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	689b      	ldr	r3, [r3, #8]
 800a4f6:	2b40      	cmp	r3, #64	@ 0x40
 800a4f8:	d138      	bne.n	800a56c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	68ba      	ldr	r2, [r7, #8]
 800a508:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a50a:	e086      	b.n	800a61a <DMA_SetConfig+0x32a>
 800a50c:	40020010 	.word	0x40020010
 800a510:	40020028 	.word	0x40020028
 800a514:	40020040 	.word	0x40020040
 800a518:	40020058 	.word	0x40020058
 800a51c:	40020070 	.word	0x40020070
 800a520:	40020088 	.word	0x40020088
 800a524:	400200a0 	.word	0x400200a0
 800a528:	400200b8 	.word	0x400200b8
 800a52c:	40020410 	.word	0x40020410
 800a530:	40020428 	.word	0x40020428
 800a534:	40020440 	.word	0x40020440
 800a538:	40020458 	.word	0x40020458
 800a53c:	40020470 	.word	0x40020470
 800a540:	40020488 	.word	0x40020488
 800a544:	400204a0 	.word	0x400204a0
 800a548:	400204b8 	.word	0x400204b8
 800a54c:	58025408 	.word	0x58025408
 800a550:	5802541c 	.word	0x5802541c
 800a554:	58025430 	.word	0x58025430
 800a558:	58025444 	.word	0x58025444
 800a55c:	58025458 	.word	0x58025458
 800a560:	5802546c 	.word	0x5802546c
 800a564:	58025480 	.word	0x58025480
 800a568:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	68ba      	ldr	r2, [r7, #8]
 800a572:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	687a      	ldr	r2, [r7, #4]
 800a57a:	60da      	str	r2, [r3, #12]
}
 800a57c:	e04d      	b.n	800a61a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	4a29      	ldr	r2, [pc, #164]	@ (800a628 <DMA_SetConfig+0x338>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d022      	beq.n	800a5ce <DMA_SetConfig+0x2de>
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	4a27      	ldr	r2, [pc, #156]	@ (800a62c <DMA_SetConfig+0x33c>)
 800a58e:	4293      	cmp	r3, r2
 800a590:	d01d      	beq.n	800a5ce <DMA_SetConfig+0x2de>
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4a26      	ldr	r2, [pc, #152]	@ (800a630 <DMA_SetConfig+0x340>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d018      	beq.n	800a5ce <DMA_SetConfig+0x2de>
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	4a24      	ldr	r2, [pc, #144]	@ (800a634 <DMA_SetConfig+0x344>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d013      	beq.n	800a5ce <DMA_SetConfig+0x2de>
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	4a23      	ldr	r2, [pc, #140]	@ (800a638 <DMA_SetConfig+0x348>)
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d00e      	beq.n	800a5ce <DMA_SetConfig+0x2de>
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	4a21      	ldr	r2, [pc, #132]	@ (800a63c <DMA_SetConfig+0x34c>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d009      	beq.n	800a5ce <DMA_SetConfig+0x2de>
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4a20      	ldr	r2, [pc, #128]	@ (800a640 <DMA_SetConfig+0x350>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d004      	beq.n	800a5ce <DMA_SetConfig+0x2de>
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	4a1e      	ldr	r2, [pc, #120]	@ (800a644 <DMA_SetConfig+0x354>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d101      	bne.n	800a5d2 <DMA_SetConfig+0x2e2>
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	e000      	b.n	800a5d4 <DMA_SetConfig+0x2e4>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d020      	beq.n	800a61a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5dc:	f003 031f 	and.w	r3, r3, #31
 800a5e0:	2201      	movs	r2, #1
 800a5e2:	409a      	lsls	r2, r3
 800a5e4:	693b      	ldr	r3, [r7, #16]
 800a5e6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	683a      	ldr	r2, [r7, #0]
 800a5ee:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	689b      	ldr	r3, [r3, #8]
 800a5f4:	2b40      	cmp	r3, #64	@ 0x40
 800a5f6:	d108      	bne.n	800a60a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	68ba      	ldr	r2, [r7, #8]
 800a606:	60da      	str	r2, [r3, #12]
}
 800a608:	e007      	b.n	800a61a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	68ba      	ldr	r2, [r7, #8]
 800a610:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	60da      	str	r2, [r3, #12]
}
 800a61a:	bf00      	nop
 800a61c:	371c      	adds	r7, #28
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop
 800a628:	58025408 	.word	0x58025408
 800a62c:	5802541c 	.word	0x5802541c
 800a630:	58025430 	.word	0x58025430
 800a634:	58025444 	.word	0x58025444
 800a638:	58025458 	.word	0x58025458
 800a63c:	5802546c 	.word	0x5802546c
 800a640:	58025480 	.word	0x58025480
 800a644:	58025494 	.word	0x58025494

0800a648 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a648:	b480      	push	{r7}
 800a64a:	b085      	sub	sp, #20
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a42      	ldr	r2, [pc, #264]	@ (800a760 <DMA_CalcBaseAndBitshift+0x118>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d04a      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4a41      	ldr	r2, [pc, #260]	@ (800a764 <DMA_CalcBaseAndBitshift+0x11c>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d045      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4a3f      	ldr	r2, [pc, #252]	@ (800a768 <DMA_CalcBaseAndBitshift+0x120>)
 800a66a:	4293      	cmp	r3, r2
 800a66c:	d040      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	4a3e      	ldr	r2, [pc, #248]	@ (800a76c <DMA_CalcBaseAndBitshift+0x124>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d03b      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	4a3c      	ldr	r2, [pc, #240]	@ (800a770 <DMA_CalcBaseAndBitshift+0x128>)
 800a67e:	4293      	cmp	r3, r2
 800a680:	d036      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	4a3b      	ldr	r2, [pc, #236]	@ (800a774 <DMA_CalcBaseAndBitshift+0x12c>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d031      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	4a39      	ldr	r2, [pc, #228]	@ (800a778 <DMA_CalcBaseAndBitshift+0x130>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d02c      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a38      	ldr	r2, [pc, #224]	@ (800a77c <DMA_CalcBaseAndBitshift+0x134>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d027      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a36      	ldr	r2, [pc, #216]	@ (800a780 <DMA_CalcBaseAndBitshift+0x138>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d022      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4a35      	ldr	r2, [pc, #212]	@ (800a784 <DMA_CalcBaseAndBitshift+0x13c>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d01d      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4a33      	ldr	r2, [pc, #204]	@ (800a788 <DMA_CalcBaseAndBitshift+0x140>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d018      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a32      	ldr	r2, [pc, #200]	@ (800a78c <DMA_CalcBaseAndBitshift+0x144>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d013      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4a30      	ldr	r2, [pc, #192]	@ (800a790 <DMA_CalcBaseAndBitshift+0x148>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d00e      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4a2f      	ldr	r2, [pc, #188]	@ (800a794 <DMA_CalcBaseAndBitshift+0x14c>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d009      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4a2d      	ldr	r2, [pc, #180]	@ (800a798 <DMA_CalcBaseAndBitshift+0x150>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d004      	beq.n	800a6f0 <DMA_CalcBaseAndBitshift+0xa8>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a2c      	ldr	r2, [pc, #176]	@ (800a79c <DMA_CalcBaseAndBitshift+0x154>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d101      	bne.n	800a6f4 <DMA_CalcBaseAndBitshift+0xac>
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	e000      	b.n	800a6f6 <DMA_CalcBaseAndBitshift+0xae>
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d024      	beq.n	800a744 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	b2db      	uxtb	r3, r3
 800a700:	3b10      	subs	r3, #16
 800a702:	4a27      	ldr	r2, [pc, #156]	@ (800a7a0 <DMA_CalcBaseAndBitshift+0x158>)
 800a704:	fba2 2303 	umull	r2, r3, r2, r3
 800a708:	091b      	lsrs	r3, r3, #4
 800a70a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f003 0307 	and.w	r3, r3, #7
 800a712:	4a24      	ldr	r2, [pc, #144]	@ (800a7a4 <DMA_CalcBaseAndBitshift+0x15c>)
 800a714:	5cd3      	ldrb	r3, [r2, r3]
 800a716:	461a      	mov	r2, r3
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	2b03      	cmp	r3, #3
 800a720:	d908      	bls.n	800a734 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	461a      	mov	r2, r3
 800a728:	4b1f      	ldr	r3, [pc, #124]	@ (800a7a8 <DMA_CalcBaseAndBitshift+0x160>)
 800a72a:	4013      	ands	r3, r2
 800a72c:	1d1a      	adds	r2, r3, #4
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	659a      	str	r2, [r3, #88]	@ 0x58
 800a732:	e00d      	b.n	800a750 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	461a      	mov	r2, r3
 800a73a:	4b1b      	ldr	r3, [pc, #108]	@ (800a7a8 <DMA_CalcBaseAndBitshift+0x160>)
 800a73c:	4013      	ands	r3, r2
 800a73e:	687a      	ldr	r2, [r7, #4]
 800a740:	6593      	str	r3, [r2, #88]	@ 0x58
 800a742:	e005      	b.n	800a750 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800a754:	4618      	mov	r0, r3
 800a756:	3714      	adds	r7, #20
 800a758:	46bd      	mov	sp, r7
 800a75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75e:	4770      	bx	lr
 800a760:	40020010 	.word	0x40020010
 800a764:	40020028 	.word	0x40020028
 800a768:	40020040 	.word	0x40020040
 800a76c:	40020058 	.word	0x40020058
 800a770:	40020070 	.word	0x40020070
 800a774:	40020088 	.word	0x40020088
 800a778:	400200a0 	.word	0x400200a0
 800a77c:	400200b8 	.word	0x400200b8
 800a780:	40020410 	.word	0x40020410
 800a784:	40020428 	.word	0x40020428
 800a788:	40020440 	.word	0x40020440
 800a78c:	40020458 	.word	0x40020458
 800a790:	40020470 	.word	0x40020470
 800a794:	40020488 	.word	0x40020488
 800a798:	400204a0 	.word	0x400204a0
 800a79c:	400204b8 	.word	0x400204b8
 800a7a0:	aaaaaaab 	.word	0xaaaaaaab
 800a7a4:	0801f3c8 	.word	0x0801f3c8
 800a7a8:	fffffc00 	.word	0xfffffc00

0800a7ac <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b085      	sub	sp, #20
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	699b      	ldr	r3, [r3, #24]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d120      	bne.n	800a802 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c4:	2b03      	cmp	r3, #3
 800a7c6:	d858      	bhi.n	800a87a <DMA_CheckFifoParam+0xce>
 800a7c8:	a201      	add	r2, pc, #4	@ (adr r2, 800a7d0 <DMA_CheckFifoParam+0x24>)
 800a7ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7ce:	bf00      	nop
 800a7d0:	0800a7e1 	.word	0x0800a7e1
 800a7d4:	0800a7f3 	.word	0x0800a7f3
 800a7d8:	0800a7e1 	.word	0x0800a7e1
 800a7dc:	0800a87b 	.word	0x0800a87b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d048      	beq.n	800a87e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a7f0:	e045      	b.n	800a87e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a7fa:	d142      	bne.n	800a882 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a800:	e03f      	b.n	800a882 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	699b      	ldr	r3, [r3, #24]
 800a806:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a80a:	d123      	bne.n	800a854 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a810:	2b03      	cmp	r3, #3
 800a812:	d838      	bhi.n	800a886 <DMA_CheckFifoParam+0xda>
 800a814:	a201      	add	r2, pc, #4	@ (adr r2, 800a81c <DMA_CheckFifoParam+0x70>)
 800a816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a81a:	bf00      	nop
 800a81c:	0800a82d 	.word	0x0800a82d
 800a820:	0800a833 	.word	0x0800a833
 800a824:	0800a82d 	.word	0x0800a82d
 800a828:	0800a845 	.word	0x0800a845
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a82c:	2301      	movs	r3, #1
 800a82e:	73fb      	strb	r3, [r7, #15]
        break;
 800a830:	e030      	b.n	800a894 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a836:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d025      	beq.n	800a88a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a83e:	2301      	movs	r3, #1
 800a840:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a842:	e022      	b.n	800a88a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a848:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a84c:	d11f      	bne.n	800a88e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a84e:	2301      	movs	r3, #1
 800a850:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a852:	e01c      	b.n	800a88e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a858:	2b02      	cmp	r3, #2
 800a85a:	d902      	bls.n	800a862 <DMA_CheckFifoParam+0xb6>
 800a85c:	2b03      	cmp	r3, #3
 800a85e:	d003      	beq.n	800a868 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a860:	e018      	b.n	800a894 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a862:	2301      	movs	r3, #1
 800a864:	73fb      	strb	r3, [r7, #15]
        break;
 800a866:	e015      	b.n	800a894 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a86c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a870:	2b00      	cmp	r3, #0
 800a872:	d00e      	beq.n	800a892 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a874:	2301      	movs	r3, #1
 800a876:	73fb      	strb	r3, [r7, #15]
    break;
 800a878:	e00b      	b.n	800a892 <DMA_CheckFifoParam+0xe6>
        break;
 800a87a:	bf00      	nop
 800a87c:	e00a      	b.n	800a894 <DMA_CheckFifoParam+0xe8>
        break;
 800a87e:	bf00      	nop
 800a880:	e008      	b.n	800a894 <DMA_CheckFifoParam+0xe8>
        break;
 800a882:	bf00      	nop
 800a884:	e006      	b.n	800a894 <DMA_CheckFifoParam+0xe8>
        break;
 800a886:	bf00      	nop
 800a888:	e004      	b.n	800a894 <DMA_CheckFifoParam+0xe8>
        break;
 800a88a:	bf00      	nop
 800a88c:	e002      	b.n	800a894 <DMA_CheckFifoParam+0xe8>
        break;
 800a88e:	bf00      	nop
 800a890:	e000      	b.n	800a894 <DMA_CheckFifoParam+0xe8>
    break;
 800a892:	bf00      	nop
    }
  }

  return status;
 800a894:	7bfb      	ldrb	r3, [r7, #15]
}
 800a896:	4618      	mov	r0, r3
 800a898:	3714      	adds	r7, #20
 800a89a:	46bd      	mov	sp, r7
 800a89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a0:	4770      	bx	lr
 800a8a2:	bf00      	nop

0800a8a4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b085      	sub	sp, #20
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	4a38      	ldr	r2, [pc, #224]	@ (800a998 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d022      	beq.n	800a902 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	4a36      	ldr	r2, [pc, #216]	@ (800a99c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d01d      	beq.n	800a902 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4a35      	ldr	r2, [pc, #212]	@ (800a9a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d018      	beq.n	800a902 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	4a33      	ldr	r2, [pc, #204]	@ (800a9a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d013      	beq.n	800a902 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4a32      	ldr	r2, [pc, #200]	@ (800a9a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d00e      	beq.n	800a902 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a30      	ldr	r2, [pc, #192]	@ (800a9ac <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d009      	beq.n	800a902 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	4a2f      	ldr	r2, [pc, #188]	@ (800a9b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d004      	beq.n	800a902 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a2d      	ldr	r2, [pc, #180]	@ (800a9b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d101      	bne.n	800a906 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a902:	2301      	movs	r3, #1
 800a904:	e000      	b.n	800a908 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a906:	2300      	movs	r3, #0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d01a      	beq.n	800a942 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	b2db      	uxtb	r3, r3
 800a912:	3b08      	subs	r3, #8
 800a914:	4a28      	ldr	r2, [pc, #160]	@ (800a9b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a916:	fba2 2303 	umull	r2, r3, r2, r3
 800a91a:	091b      	lsrs	r3, r3, #4
 800a91c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a91e:	68fa      	ldr	r2, [r7, #12]
 800a920:	4b26      	ldr	r3, [pc, #152]	@ (800a9bc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a922:	4413      	add	r3, r2
 800a924:	009b      	lsls	r3, r3, #2
 800a926:	461a      	mov	r2, r3
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	4a24      	ldr	r2, [pc, #144]	@ (800a9c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a930:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	f003 031f 	and.w	r3, r3, #31
 800a938:	2201      	movs	r2, #1
 800a93a:	409a      	lsls	r2, r3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a940:	e024      	b.n	800a98c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	b2db      	uxtb	r3, r3
 800a948:	3b10      	subs	r3, #16
 800a94a:	4a1e      	ldr	r2, [pc, #120]	@ (800a9c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a94c:	fba2 2303 	umull	r2, r3, r2, r3
 800a950:	091b      	lsrs	r3, r3, #4
 800a952:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	4a1c      	ldr	r2, [pc, #112]	@ (800a9c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a958:	4293      	cmp	r3, r2
 800a95a:	d806      	bhi.n	800a96a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	4a1b      	ldr	r2, [pc, #108]	@ (800a9cc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d902      	bls.n	800a96a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	3308      	adds	r3, #8
 800a968:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a96a:	68fa      	ldr	r2, [r7, #12]
 800a96c:	4b18      	ldr	r3, [pc, #96]	@ (800a9d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a96e:	4413      	add	r3, r2
 800a970:	009b      	lsls	r3, r3, #2
 800a972:	461a      	mov	r2, r3
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	4a16      	ldr	r2, [pc, #88]	@ (800a9d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a97c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	f003 031f 	and.w	r3, r3, #31
 800a984:	2201      	movs	r2, #1
 800a986:	409a      	lsls	r2, r3
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a98c:	bf00      	nop
 800a98e:	3714      	adds	r7, #20
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr
 800a998:	58025408 	.word	0x58025408
 800a99c:	5802541c 	.word	0x5802541c
 800a9a0:	58025430 	.word	0x58025430
 800a9a4:	58025444 	.word	0x58025444
 800a9a8:	58025458 	.word	0x58025458
 800a9ac:	5802546c 	.word	0x5802546c
 800a9b0:	58025480 	.word	0x58025480
 800a9b4:	58025494 	.word	0x58025494
 800a9b8:	cccccccd 	.word	0xcccccccd
 800a9bc:	16009600 	.word	0x16009600
 800a9c0:	58025880 	.word	0x58025880
 800a9c4:	aaaaaaab 	.word	0xaaaaaaab
 800a9c8:	400204b8 	.word	0x400204b8
 800a9cc:	4002040f 	.word	0x4002040f
 800a9d0:	10008200 	.word	0x10008200
 800a9d4:	40020880 	.word	0x40020880

0800a9d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b085      	sub	sp, #20
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	b2db      	uxtb	r3, r3
 800a9e6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d04a      	beq.n	800aa84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	2b08      	cmp	r3, #8
 800a9f2:	d847      	bhi.n	800aa84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	4a25      	ldr	r2, [pc, #148]	@ (800aa90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d022      	beq.n	800aa44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	4a24      	ldr	r2, [pc, #144]	@ (800aa94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d01d      	beq.n	800aa44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	4a22      	ldr	r2, [pc, #136]	@ (800aa98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	d018      	beq.n	800aa44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	4a21      	ldr	r2, [pc, #132]	@ (800aa9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800aa18:	4293      	cmp	r3, r2
 800aa1a:	d013      	beq.n	800aa44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	4a1f      	ldr	r2, [pc, #124]	@ (800aaa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d00e      	beq.n	800aa44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	4a1e      	ldr	r2, [pc, #120]	@ (800aaa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d009      	beq.n	800aa44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	4a1c      	ldr	r2, [pc, #112]	@ (800aaa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d004      	beq.n	800aa44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	4a1b      	ldr	r2, [pc, #108]	@ (800aaac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800aa40:	4293      	cmp	r3, r2
 800aa42:	d101      	bne.n	800aa48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800aa44:	2301      	movs	r3, #1
 800aa46:	e000      	b.n	800aa4a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800aa48:	2300      	movs	r3, #0
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d00a      	beq.n	800aa64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800aa4e:	68fa      	ldr	r2, [r7, #12]
 800aa50:	4b17      	ldr	r3, [pc, #92]	@ (800aab0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800aa52:	4413      	add	r3, r2
 800aa54:	009b      	lsls	r3, r3, #2
 800aa56:	461a      	mov	r2, r3
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	4a15      	ldr	r2, [pc, #84]	@ (800aab4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800aa60:	671a      	str	r2, [r3, #112]	@ 0x70
 800aa62:	e009      	b.n	800aa78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800aa64:	68fa      	ldr	r2, [r7, #12]
 800aa66:	4b14      	ldr	r3, [pc, #80]	@ (800aab8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800aa68:	4413      	add	r3, r2
 800aa6a:	009b      	lsls	r3, r3, #2
 800aa6c:	461a      	mov	r2, r3
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	4a11      	ldr	r2, [pc, #68]	@ (800aabc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800aa76:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	3b01      	subs	r3, #1
 800aa7c:	2201      	movs	r2, #1
 800aa7e:	409a      	lsls	r2, r3
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800aa84:	bf00      	nop
 800aa86:	3714      	adds	r7, #20
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr
 800aa90:	58025408 	.word	0x58025408
 800aa94:	5802541c 	.word	0x5802541c
 800aa98:	58025430 	.word	0x58025430
 800aa9c:	58025444 	.word	0x58025444
 800aaa0:	58025458 	.word	0x58025458
 800aaa4:	5802546c 	.word	0x5802546c
 800aaa8:	58025480 	.word	0x58025480
 800aaac:	58025494 	.word	0x58025494
 800aab0:	1600963f 	.word	0x1600963f
 800aab4:	58025940 	.word	0x58025940
 800aab8:	1000823f 	.word	0x1000823f
 800aabc:	40020940 	.word	0x40020940

0800aac0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b098      	sub	sp, #96	@ 0x60
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800aac8:	4a84      	ldr	r2, [pc, #528]	@ (800acdc <HAL_FDCAN_Init+0x21c>)
 800aaca:	f107 030c 	add.w	r3, r7, #12
 800aace:	4611      	mov	r1, r2
 800aad0:	224c      	movs	r2, #76	@ 0x4c
 800aad2:	4618      	mov	r0, r3
 800aad4:	f010 f9d5 	bl	801ae82 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d101      	bne.n	800aae2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800aade:	2301      	movs	r3, #1
 800aae0:	e1c6      	b.n	800ae70 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4a7e      	ldr	r2, [pc, #504]	@ (800ace0 <HAL_FDCAN_Init+0x220>)
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d106      	bne.n	800aafa <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800aaf4:	461a      	mov	r2, r3
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d106      	bne.n	800ab14 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f7f7 fb80 	bl	8002214 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	699a      	ldr	r2, [r3, #24]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f022 0210 	bic.w	r2, r2, #16
 800ab22:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ab24:	f7fa ffa6 	bl	8005a74 <HAL_GetTick>
 800ab28:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ab2a:	e014      	b.n	800ab56 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ab2c:	f7fa ffa2 	bl	8005a74 <HAL_GetTick>
 800ab30:	4602      	mov	r2, r0
 800ab32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab34:	1ad3      	subs	r3, r2, r3
 800ab36:	2b0a      	cmp	r3, #10
 800ab38:	d90d      	bls.n	800ab56 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab40:	f043 0201 	orr.w	r2, r3, #1
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2203      	movs	r2, #3
 800ab4e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800ab52:	2301      	movs	r3, #1
 800ab54:	e18c      	b.n	800ae70 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	699b      	ldr	r3, [r3, #24]
 800ab5c:	f003 0308 	and.w	r3, r3, #8
 800ab60:	2b08      	cmp	r3, #8
 800ab62:	d0e3      	beq.n	800ab2c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	699a      	ldr	r2, [r3, #24]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f042 0201 	orr.w	r2, r2, #1
 800ab72:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ab74:	f7fa ff7e 	bl	8005a74 <HAL_GetTick>
 800ab78:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ab7a:	e014      	b.n	800aba6 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ab7c:	f7fa ff7a 	bl	8005a74 <HAL_GetTick>
 800ab80:	4602      	mov	r2, r0
 800ab82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab84:	1ad3      	subs	r3, r2, r3
 800ab86:	2b0a      	cmp	r3, #10
 800ab88:	d90d      	bls.n	800aba6 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab90:	f043 0201 	orr.w	r2, r3, #1
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2203      	movs	r2, #3
 800ab9e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800aba2:	2301      	movs	r3, #1
 800aba4:	e164      	b.n	800ae70 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	699b      	ldr	r3, [r3, #24]
 800abac:	f003 0301 	and.w	r3, r3, #1
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d0e3      	beq.n	800ab7c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	699a      	ldr	r2, [r3, #24]
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f042 0202 	orr.w	r2, r2, #2
 800abc2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	7c1b      	ldrb	r3, [r3, #16]
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d108      	bne.n	800abde <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	699a      	ldr	r2, [r3, #24]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800abda:	619a      	str	r2, [r3, #24]
 800abdc:	e007      	b.n	800abee <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	699a      	ldr	r2, [r3, #24]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800abec:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	7c5b      	ldrb	r3, [r3, #17]
 800abf2:	2b01      	cmp	r3, #1
 800abf4:	d108      	bne.n	800ac08 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	699a      	ldr	r2, [r3, #24]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac04:	619a      	str	r2, [r3, #24]
 800ac06:	e007      	b.n	800ac18 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	699a      	ldr	r2, [r3, #24]
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ac16:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	7c9b      	ldrb	r3, [r3, #18]
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d108      	bne.n	800ac32 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	699a      	ldr	r2, [r3, #24]
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ac2e:	619a      	str	r2, [r3, #24]
 800ac30:	e007      	b.n	800ac42 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	699a      	ldr	r2, [r3, #24]
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ac40:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	699b      	ldr	r3, [r3, #24]
 800ac48:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	689a      	ldr	r2, [r3, #8]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	430a      	orrs	r2, r1
 800ac56:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	699a      	ldr	r2, [r3, #24]
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800ac66:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	691a      	ldr	r2, [r3, #16]
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f022 0210 	bic.w	r2, r2, #16
 800ac76:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	68db      	ldr	r3, [r3, #12]
 800ac7c:	2b01      	cmp	r3, #1
 800ac7e:	d108      	bne.n	800ac92 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	699a      	ldr	r2, [r3, #24]
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f042 0204 	orr.w	r2, r2, #4
 800ac8e:	619a      	str	r2, [r3, #24]
 800ac90:	e030      	b.n	800acf4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	68db      	ldr	r3, [r3, #12]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d02c      	beq.n	800acf4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	68db      	ldr	r3, [r3, #12]
 800ac9e:	2b02      	cmp	r3, #2
 800aca0:	d020      	beq.n	800ace4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	699a      	ldr	r2, [r3, #24]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800acb0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	691a      	ldr	r2, [r3, #16]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f042 0210 	orr.w	r2, r2, #16
 800acc0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	68db      	ldr	r3, [r3, #12]
 800acc6:	2b03      	cmp	r3, #3
 800acc8:	d114      	bne.n	800acf4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	699a      	ldr	r2, [r3, #24]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f042 0220 	orr.w	r2, r2, #32
 800acd8:	619a      	str	r2, [r3, #24]
 800acda:	e00b      	b.n	800acf4 <HAL_FDCAN_Init+0x234>
 800acdc:	0801f0f0 	.word	0x0801f0f0
 800ace0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	699a      	ldr	r2, [r3, #24]
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f042 0220 	orr.w	r2, r2, #32
 800acf2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	699b      	ldr	r3, [r3, #24]
 800acf8:	3b01      	subs	r3, #1
 800acfa:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	69db      	ldr	r3, [r3, #28]
 800ad00:	3b01      	subs	r3, #1
 800ad02:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad04:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6a1b      	ldr	r3, [r3, #32]
 800ad0a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800ad0c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	695b      	ldr	r3, [r3, #20]
 800ad14:	3b01      	subs	r3, #1
 800ad16:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800ad1c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad1e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	689b      	ldr	r3, [r3, #8]
 800ad24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad28:	d115      	bne.n	800ad56 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad2e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad34:	3b01      	subs	r3, #1
 800ad36:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad38:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad3e:	3b01      	subs	r3, #1
 800ad40:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ad42:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad4a:	3b01      	subs	r3, #1
 800ad4c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ad52:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad54:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d00a      	beq.n	800ad74 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	430a      	orrs	r2, r1
 800ad70:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad7c:	4413      	add	r3, r2
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d011      	beq.n	800ada6 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800ad8a:	f023 0107 	bic.w	r1, r3, #7
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	3360      	adds	r3, #96	@ 0x60
 800ad96:	443b      	add	r3, r7
 800ad98:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	430a      	orrs	r2, r1
 800ada2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d011      	beq.n	800add2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800adb6:	f023 0107 	bic.w	r1, r3, #7
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	3360      	adds	r3, #96	@ 0x60
 800adc2:	443b      	add	r3, r7
 800adc4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	430a      	orrs	r2, r1
 800adce:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800add6:	2b00      	cmp	r3, #0
 800add8:	d012      	beq.n	800ae00 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ade2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	3360      	adds	r3, #96	@ 0x60
 800adee:	443b      	add	r3, r7
 800adf0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800adf4:	011a      	lsls	r2, r3, #4
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	430a      	orrs	r2, r1
 800adfc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d012      	beq.n	800ae2e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ae10:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae18:	009b      	lsls	r3, r3, #2
 800ae1a:	3360      	adds	r3, #96	@ 0x60
 800ae1c:	443b      	add	r3, r7
 800ae1e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800ae22:	021a      	lsls	r2, r3, #8
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	430a      	orrs	r2, r1
 800ae2a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	4a11      	ldr	r2, [pc, #68]	@ (800ae78 <HAL_FDCAN_Init+0x3b8>)
 800ae34:	4293      	cmp	r3, r2
 800ae36:	d107      	bne.n	800ae48 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	689a      	ldr	r2, [r3, #8]
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	685b      	ldr	r3, [r3, #4]
 800ae42:	f022 0203 	bic.w	r2, r2, #3
 800ae46:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2200      	movs	r2, #0
 800ae54:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f000 fdc9 	bl	800b9f8 <FDCAN_CalcultateRamBlockAddresses>
 800ae66:	4603      	mov	r3, r0
 800ae68:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800ae6c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3760      	adds	r7, #96	@ 0x60
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}
 800ae78:	4000a000 	.word	0x4000a000

0800ae7c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b087      	sub	sp, #28
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
 800ae84:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800ae8c:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800ae8e:	7bfb      	ldrb	r3, [r7, #15]
 800ae90:	2b01      	cmp	r3, #1
 800ae92:	d002      	beq.n	800ae9a <HAL_FDCAN_ConfigFilter+0x1e>
 800ae94:	7bfb      	ldrb	r3, [r7, #15]
 800ae96:	2b02      	cmp	r3, #2
 800ae98:	d157      	bne.n	800af4a <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d12b      	bne.n	800aefa <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	68db      	ldr	r3, [r3, #12]
 800aea6:	2b07      	cmp	r3, #7
 800aea8:	d10d      	bne.n	800aec6 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	691b      	ldr	r3, [r3, #16]
 800aeae:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	69db      	ldr	r3, [r3, #28]
 800aeb4:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800aeb6:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800aebc:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800aebe:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800aec2:	617b      	str	r3, [r7, #20]
 800aec4:	e00e      	b.n	800aee4 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	689b      	ldr	r3, [r3, #8]
 800aeca:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800aed2:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	691b      	ldr	r3, [r3, #16]
 800aed8:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800aeda:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800aee0:	4313      	orrs	r3, r2
 800aee2:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	009b      	lsls	r3, r3, #2
 800aeee:	4413      	add	r3, r2
 800aef0:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800aef2:	68bb      	ldr	r3, [r7, #8]
 800aef4:	697a      	ldr	r2, [r7, #20]
 800aef6:	601a      	str	r2, [r3, #0]
 800aef8:	e025      	b.n	800af46 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	68db      	ldr	r3, [r3, #12]
 800aefe:	075a      	lsls	r2, r3, #29
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	691b      	ldr	r3, [r3, #16]
 800af04:	4313      	orrs	r3, r2
 800af06:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	2b07      	cmp	r3, #7
 800af0e:	d103      	bne.n	800af18 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	699b      	ldr	r3, [r3, #24]
 800af14:	613b      	str	r3, [r7, #16]
 800af16:	e006      	b.n	800af26 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	689b      	ldr	r3, [r3, #8]
 800af1c:	079a      	lsls	r2, r3, #30
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	695b      	ldr	r3, [r3, #20]
 800af22:	4313      	orrs	r3, r2
 800af24:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	685b      	ldr	r3, [r3, #4]
 800af2e:	00db      	lsls	r3, r3, #3
 800af30:	4413      	add	r3, r2
 800af32:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	697a      	ldr	r2, [r7, #20]
 800af38:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	3304      	adds	r3, #4
 800af3e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	693a      	ldr	r2, [r7, #16]
 800af44:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800af46:	2300      	movs	r3, #0
 800af48:	e008      	b.n	800af5c <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800af50:	f043 0202 	orr.w	r2, r3, #2
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800af5a:	2301      	movs	r3, #1
  }
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	371c      	adds	r7, #28
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800af68:	b480      	push	{r7}
 800af6a:	b085      	sub	sp, #20
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
 800af74:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800af7c:	b2db      	uxtb	r3, r3
 800af7e:	2b01      	cmp	r3, #1
 800af80:	d110      	bne.n	800afa4 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800af8a:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800af90:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800af98:	69ba      	ldr	r2, [r7, #24]
 800af9a:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800af9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 800afa0:	2300      	movs	r3, #0
 800afa2:	e008      	b.n	800afb6 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800afaa:	f043 0204 	orr.w	r2, r3, #4
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800afb4:	2301      	movs	r3, #1
  }
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3714      	adds	r7, #20
 800afba:	46bd      	mov	sp, r7
 800afbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc0:	4770      	bx	lr

0800afc2 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800afc2:	b480      	push	{r7}
 800afc4:	b083      	sub	sp, #12
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800afd0:	b2db      	uxtb	r3, r3
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	d111      	bne.n	800affa <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2202      	movs	r2, #2
 800afda:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	699a      	ldr	r2, [r3, #24]
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	f022 0201 	bic.w	r2, r2, #1
 800afec:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2200      	movs	r2, #0
 800aff2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800aff6:	2300      	movs	r3, #0
 800aff8:	e008      	b.n	800b00c <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b000:	f043 0204 	orr.w	r2, r3, #4
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b00a:	2301      	movs	r3, #1
  }
}
 800b00c:	4618      	mov	r0, r3
 800b00e:	370c      	adds	r7, #12
 800b010:	46bd      	mov	sp, r7
 800b012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b016:	4770      	bx	lr

0800b018 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800b018:	b480      	push	{r7}
 800b01a:	b08b      	sub	sp, #44	@ 0x2c
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	60f8      	str	r0, [r7, #12]
 800b020:	60b9      	str	r1, [r7, #8]
 800b022:	607a      	str	r2, [r7, #4]
 800b024:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800b026:	2300      	movs	r3, #0
 800b028:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b030:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800b032:	7efb      	ldrb	r3, [r7, #27]
 800b034:	2b02      	cmp	r3, #2
 800b036:	f040 8149 	bne.w	800b2cc <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	2b40      	cmp	r3, #64	@ 0x40
 800b03e:	d14c      	bne.n	800b0da <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b048:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d109      	bne.n	800b064 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b056:	f043 0220 	orr.w	r2, r3, #32
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b060:	2301      	movs	r3, #1
 800b062:	e13c      	b.n	800b2de <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b06c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b070:	2b00      	cmp	r3, #0
 800b072:	d109      	bne.n	800b088 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b07a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b084:	2301      	movs	r3, #1
 800b086:	e12a      	b.n	800b2de <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b090:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b094:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b098:	d10a      	bne.n	800b0b0 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b0a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b0a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b0aa:	d101      	bne.n	800b0b0 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b0b8:	0a1b      	lsrs	r3, r3, #8
 800b0ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b0be:	69fa      	ldr	r2, [r7, #28]
 800b0c0:	4413      	add	r3, r2
 800b0c2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0cc:	69f9      	ldr	r1, [r7, #28]
 800b0ce:	fb01 f303 	mul.w	r3, r1, r3
 800b0d2:	009b      	lsls	r3, r3, #2
 800b0d4:	4413      	add	r3, r2
 800b0d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0d8:	e068      	b.n	800b1ac <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b0da:	68bb      	ldr	r3, [r7, #8]
 800b0dc:	2b41      	cmp	r3, #65	@ 0x41
 800b0de:	d14c      	bne.n	800b17a <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b0e8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d109      	bne.n	800b104 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b0f6:	f043 0220 	orr.w	r2, r3, #32
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b100:	2301      	movs	r3, #1
 800b102:	e0ec      	b.n	800b2de <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b10c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b110:	2b00      	cmp	r3, #0
 800b112:	d109      	bne.n	800b128 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b11a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b124:	2301      	movs	r3, #1
 800b126:	e0da      	b.n	800b2de <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b130:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b134:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b138:	d10a      	bne.n	800b150 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b142:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b146:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b14a:	d101      	bne.n	800b150 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b14c:	2301      	movs	r3, #1
 800b14e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b158:	0a1b      	lsrs	r3, r3, #8
 800b15a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b15e:	69fa      	ldr	r2, [r7, #28]
 800b160:	4413      	add	r3, r2
 800b162:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b16c:	69f9      	ldr	r1, [r7, #28]
 800b16e:	fb01 f303 	mul.w	r3, r1, r3
 800b172:	009b      	lsls	r3, r3, #2
 800b174:	4413      	add	r3, r2
 800b176:	627b      	str	r3, [r7, #36]	@ 0x24
 800b178:	e018      	b.n	800b1ac <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b17e:	68ba      	ldr	r2, [r7, #8]
 800b180:	429a      	cmp	r2, r3
 800b182:	d309      	bcc.n	800b198 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b18a:	f043 0220 	orr.w	r2, r3, #32
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b194:	2301      	movs	r3, #1
 800b196:	e0a2      	b.n	800b2de <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1a0:	68b9      	ldr	r1, [r7, #8]
 800b1a2:	fb01 f303 	mul.w	r3, r1, r3
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	4413      	add	r3, r2
 800b1aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800b1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	685b      	ldr	r3, [r3, #4]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d107      	bne.n	800b1d0 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800b1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	0c9b      	lsrs	r3, r3, #18
 800b1c6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	601a      	str	r2, [r3, #0]
 800b1ce:	e005      	b.n	800b1dc <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800b1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800b1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800b1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800b1f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1f6:	3304      	adds	r3, #4
 800b1f8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800b1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	b29a      	uxth	r2, r3
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800b204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	0c1b      	lsrs	r3, r3, #16
 800b20a:	f003 020f 	and.w	r2, r3, #15
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800b212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800b21e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800b22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	0e1b      	lsrs	r3, r3, #24
 800b230:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800b238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	0fda      	lsrs	r2, r3, #31
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b244:	3304      	adds	r3, #4
 800b246:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b24a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b24c:	2300      	movs	r3, #0
 800b24e:	623b      	str	r3, [r7, #32]
 800b250:	e00a      	b.n	800b268 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b252:	697a      	ldr	r2, [r7, #20]
 800b254:	6a3b      	ldr	r3, [r7, #32]
 800b256:	441a      	add	r2, r3
 800b258:	6839      	ldr	r1, [r7, #0]
 800b25a:	6a3b      	ldr	r3, [r7, #32]
 800b25c:	440b      	add	r3, r1
 800b25e:	7812      	ldrb	r2, [r2, #0]
 800b260:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b262:	6a3b      	ldr	r3, [r7, #32]
 800b264:	3301      	adds	r3, #1
 800b266:	623b      	str	r3, [r7, #32]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	4a1f      	ldr	r2, [pc, #124]	@ (800b2ec <HAL_FDCAN_GetRxMessage+0x2d4>)
 800b26e:	5cd3      	ldrb	r3, [r2, r3]
 800b270:	461a      	mov	r2, r3
 800b272:	6a3b      	ldr	r3, [r7, #32]
 800b274:	4293      	cmp	r3, r2
 800b276:	d3ec      	bcc.n	800b252 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	2b40      	cmp	r3, #64	@ 0x40
 800b27c:	d105      	bne.n	800b28a <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	69fa      	ldr	r2, [r7, #28]
 800b284:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800b288:	e01e      	b.n	800b2c8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	2b41      	cmp	r3, #65	@ 0x41
 800b28e:	d105      	bne.n	800b29c <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	69fa      	ldr	r2, [r7, #28]
 800b296:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800b29a:	e015      	b.n	800b2c8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	2b1f      	cmp	r3, #31
 800b2a0:	d808      	bhi.n	800b2b4 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	2101      	movs	r1, #1
 800b2a8:	68ba      	ldr	r2, [r7, #8]
 800b2aa:	fa01 f202 	lsl.w	r2, r1, r2
 800b2ae:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800b2b2:	e009      	b.n	800b2c8 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	f003 021f 	and.w	r2, r3, #31
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	2101      	movs	r1, #1
 800b2c0:	fa01 f202 	lsl.w	r2, r1, r2
 800b2c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	e008      	b.n	800b2de <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b2d2:	f043 0208 	orr.w	r2, r3, #8
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b2dc:	2301      	movs	r3, #1
  }
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	372c      	adds	r7, #44	@ 0x2c
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e8:	4770      	bx	lr
 800b2ea:	bf00      	nop
 800b2ec:	0801f3d0 	.word	0x0801f3d0

0800b2f0 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800b2f0:	b480      	push	{r7}
 800b2f2:	b087      	sub	sp, #28
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	60f8      	str	r0, [r7, #12]
 800b2f8:	60b9      	str	r1, [r7, #8]
 800b2fa:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b302:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800b304:	7dfb      	ldrb	r3, [r7, #23]
 800b306:	2b01      	cmp	r3, #1
 800b308:	d002      	beq.n	800b310 <HAL_FDCAN_ActivateNotification+0x20>
 800b30a:	7dfb      	ldrb	r3, [r7, #23]
 800b30c:	2b02      	cmp	r3, #2
 800b30e:	d155      	bne.n	800b3bc <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	4013      	ands	r3, r2
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d108      	bne.n	800b330 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f042 0201 	orr.w	r2, r2, #1
 800b32c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b32e:	e014      	b.n	800b35a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	4013      	ands	r3, r2
 800b33a:	68ba      	ldr	r2, [r7, #8]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d108      	bne.n	800b352 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	f042 0202 	orr.w	r2, r2, #2
 800b34e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b350:	e003      	b.n	800b35a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	2203      	movs	r2, #3
 800b358:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b360:	2b00      	cmp	r3, #0
 800b362:	d009      	beq.n	800b378 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	687a      	ldr	r2, [r7, #4]
 800b372:	430a      	orrs	r2, r1
 800b374:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d009      	beq.n	800b396 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	430a      	orrs	r2, r1
 800b392:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b39c:	68ba      	ldr	r2, [r7, #8]
 800b39e:	4b0f      	ldr	r3, [pc, #60]	@ (800b3dc <HAL_FDCAN_ActivateNotification+0xec>)
 800b3a0:	4013      	ands	r3, r2
 800b3a2:	68fa      	ldr	r2, [r7, #12]
 800b3a4:	6812      	ldr	r2, [r2, #0]
 800b3a6:	430b      	orrs	r3, r1
 800b3a8:	6553      	str	r3, [r2, #84]	@ 0x54
 800b3aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b3e0 <HAL_FDCAN_ActivateNotification+0xf0>)
 800b3ac:	695a      	ldr	r2, [r3, #20]
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	0f9b      	lsrs	r3, r3, #30
 800b3b2:	490b      	ldr	r1, [pc, #44]	@ (800b3e0 <HAL_FDCAN_ActivateNotification+0xf0>)
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	e008      	b.n	800b3ce <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b3c2:	f043 0202 	orr.w	r2, r3, #2
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b3cc:	2301      	movs	r3, #1
  }
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	371c      	adds	r7, #28
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d8:	4770      	bx	lr
 800b3da:	bf00      	nop
 800b3dc:	3fcfffff 	.word	0x3fcfffff
 800b3e0:	4000a800 	.word	0x4000a800

0800b3e4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b096      	sub	sp, #88	@ 0x58
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800b3ec:	4b9a      	ldr	r3, [pc, #616]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b3ee:	691b      	ldr	r3, [r3, #16]
 800b3f0:	079b      	lsls	r3, r3, #30
 800b3f2:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800b3f4:	4b98      	ldr	r3, [pc, #608]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b3f6:	695b      	ldr	r3, [r3, #20]
 800b3f8:	079b      	lsls	r3, r3, #30
 800b3fa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b3fc:	4013      	ands	r3, r2
 800b3fe:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b406:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b40a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b412:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b414:	4013      	ands	r3, r2
 800b416:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b41e:	f003 030f 	and.w	r3, r3, #15
 800b422:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b42a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b42c:	4013      	ands	r3, r2
 800b42e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b436:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b43a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b442:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b444:	4013      	ands	r3, r2
 800b446:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b44e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800b452:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b45a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b45c:	4013      	ands	r3, r2
 800b45e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b466:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800b46a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b472:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b474:	4013      	ands	r3, r2
 800b476:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b486:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800b488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b48a:	0a1b      	lsrs	r3, r3, #8
 800b48c:	f003 0301 	and.w	r3, r3, #1
 800b490:	2b00      	cmp	r3, #0
 800b492:	d010      	beq.n	800b4b6 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800b494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b496:	0a1b      	lsrs	r3, r3, #8
 800b498:	f003 0301 	and.w	r3, r3, #1
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d00a      	beq.n	800b4b6 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b4a8:	651a      	str	r2, [r3, #80]	@ 0x50
 800b4aa:	4b6b      	ldr	r3, [pc, #428]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f000 fa54 	bl	800b95e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800b4b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4b8:	0a9b      	lsrs	r3, r3, #10
 800b4ba:	f003 0301 	and.w	r3, r3, #1
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d01d      	beq.n	800b4fe <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800b4c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4c4:	0a9b      	lsrs	r3, r3, #10
 800b4c6:	f003 0301 	and.w	r3, r3, #1
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d017      	beq.n	800b4fe <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b4d6:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b4e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b4e2:	4013      	ands	r3, r2
 800b4e4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b4ee:	651a      	str	r2, [r3, #80]	@ 0x50
 800b4f0:	4b59      	ldr	r3, [pc, #356]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800b4f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b4f8:	6878      	ldr	r0, [r7, #4]
 800b4fa:	f000 fa07 	bl	800b90c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800b4fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b500:	2b00      	cmp	r3, #0
 800b502:	d00d      	beq.n	800b520 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681a      	ldr	r2, [r3, #0]
 800b508:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b50a:	4b54      	ldr	r3, [pc, #336]	@ (800b65c <HAL_FDCAN_IRQHandler+0x278>)
 800b50c:	400b      	ands	r3, r1
 800b50e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b510:	4a51      	ldr	r2, [pc, #324]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b512:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b514:	0f9b      	lsrs	r3, r3, #30
 800b516:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800b518:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b51a:	6878      	ldr	r0, [r7, #4]
 800b51c:	f000 f9c0 	bl	800b8a0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800b520:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b522:	2b00      	cmp	r3, #0
 800b524:	d00d      	beq.n	800b542 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681a      	ldr	r2, [r3, #0]
 800b52a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b52c:	4b4b      	ldr	r3, [pc, #300]	@ (800b65c <HAL_FDCAN_IRQHandler+0x278>)
 800b52e:	400b      	ands	r3, r1
 800b530:	6513      	str	r3, [r2, #80]	@ 0x50
 800b532:	4a49      	ldr	r2, [pc, #292]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b534:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b536:	0f9b      	lsrs	r3, r3, #30
 800b538:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800b53a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f000 f9ba 	bl	800b8b6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800b542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b544:	2b00      	cmp	r3, #0
 800b546:	d00d      	beq.n	800b564 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681a      	ldr	r2, [r3, #0]
 800b54c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b54e:	4b43      	ldr	r3, [pc, #268]	@ (800b65c <HAL_FDCAN_IRQHandler+0x278>)
 800b550:	400b      	ands	r3, r1
 800b552:	6513      	str	r3, [r2, #80]	@ 0x50
 800b554:	4a40      	ldr	r2, [pc, #256]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b556:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b558:	0f9b      	lsrs	r3, r3, #30
 800b55a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800b55c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b55e:	6878      	ldr	r0, [r7, #4]
 800b560:	f7f7 fb2c 	bl	8002bbc <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800b564:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b566:	2b00      	cmp	r3, #0
 800b568:	d00d      	beq.n	800b586 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681a      	ldr	r2, [r3, #0]
 800b56e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b570:	4b3a      	ldr	r3, [pc, #232]	@ (800b65c <HAL_FDCAN_IRQHandler+0x278>)
 800b572:	400b      	ands	r3, r1
 800b574:	6513      	str	r3, [r2, #80]	@ 0x50
 800b576:	4a38      	ldr	r2, [pc, #224]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b578:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b57a:	0f9b      	lsrs	r3, r3, #30
 800b57c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800b57e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b580:	6878      	ldr	r0, [r7, #4]
 800b582:	f000 f9a3 	bl	800b8cc <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800b586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b588:	0adb      	lsrs	r3, r3, #11
 800b58a:	f003 0301 	and.w	r3, r3, #1
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d010      	beq.n	800b5b4 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800b592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b594:	0adb      	lsrs	r3, r3, #11
 800b596:	f003 0301 	and.w	r3, r3, #1
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d00a      	beq.n	800b5b4 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b5a6:	651a      	str	r2, [r3, #80]	@ 0x50
 800b5a8:	4b2b      	ldr	r3, [pc, #172]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f000 f997 	bl	800b8e2 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800b5b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5b6:	0a5b      	lsrs	r3, r3, #9
 800b5b8:	f003 0301 	and.w	r3, r3, #1
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d01d      	beq.n	800b5fc <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800b5c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5c2:	0a5b      	lsrs	r3, r3, #9
 800b5c4:	f003 0301 	and.w	r3, r3, #1
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d017      	beq.n	800b5fc <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b5d4:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b5de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5e0:	4013      	ands	r3, r2
 800b5e2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b5ec:	651a      	str	r2, [r3, #80]	@ 0x50
 800b5ee:	4b1a      	ldr	r3, [pc, #104]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800b5f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	f000 f97d 	bl	800b8f6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b5fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5fe:	0cdb      	lsrs	r3, r3, #19
 800b600:	f003 0301 	and.w	r3, r3, #1
 800b604:	2b00      	cmp	r3, #0
 800b606:	d010      	beq.n	800b62a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b60a:	0cdb      	lsrs	r3, r3, #19
 800b60c:	f003 0301 	and.w	r3, r3, #1
 800b610:	2b00      	cmp	r3, #0
 800b612:	d00a      	beq.n	800b62a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800b61c:	651a      	str	r2, [r3, #80]	@ 0x50
 800b61e:	4b0e      	ldr	r3, [pc, #56]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b620:	2200      	movs	r2, #0
 800b622:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800b624:	6878      	ldr	r0, [r7, #4]
 800b626:	f000 f97c 	bl	800b922 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800b62a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b62c:	0c1b      	lsrs	r3, r3, #16
 800b62e:	f003 0301 	and.w	r3, r3, #1
 800b632:	2b00      	cmp	r3, #0
 800b634:	d016      	beq.n	800b664 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800b636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b638:	0c1b      	lsrs	r3, r3, #16
 800b63a:	f003 0301 	and.w	r3, r3, #1
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d010      	beq.n	800b664 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b64a:	651a      	str	r2, [r3, #80]	@ 0x50
 800b64c:	4b02      	ldr	r3, [pc, #8]	@ (800b658 <HAL_FDCAN_IRQHandler+0x274>)
 800b64e:	2200      	movs	r2, #0
 800b650:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	e004      	b.n	800b660 <HAL_FDCAN_IRQHandler+0x27c>
 800b656:	bf00      	nop
 800b658:	4000a800 	.word	0x4000a800
 800b65c:	3fcfffff 	.word	0x3fcfffff
 800b660:	f000 f969 	bl	800b936 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800b664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b666:	0c9b      	lsrs	r3, r3, #18
 800b668:	f003 0301 	and.w	r3, r3, #1
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d010      	beq.n	800b692 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800b670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b672:	0c9b      	lsrs	r3, r3, #18
 800b674:	f003 0301 	and.w	r3, r3, #1
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d00a      	beq.n	800b692 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b684:	651a      	str	r2, [r3, #80]	@ 0x50
 800b686:	4b83      	ldr	r3, [pc, #524]	@ (800b894 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b688:	2200      	movs	r2, #0
 800b68a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800b68c:	6878      	ldr	r0, [r7, #4]
 800b68e:	f000 f95c 	bl	800b94a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800b692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b694:	0c5b      	lsrs	r3, r3, #17
 800b696:	f003 0301 	and.w	r3, r3, #1
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d015      	beq.n	800b6ca <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800b69e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6a0:	0c5b      	lsrs	r3, r3, #17
 800b6a2:	f003 0301 	and.w	r3, r3, #1
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d00f      	beq.n	800b6ca <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b6b2:	651a      	str	r2, [r3, #80]	@ 0x50
 800b6b4:	4b77      	ldr	r3, [pc, #476]	@ (800b894 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b6c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800b6ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d00d      	beq.n	800b6ec <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681a      	ldr	r2, [r3, #0]
 800b6d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b6d6:	4b70      	ldr	r3, [pc, #448]	@ (800b898 <HAL_FDCAN_IRQHandler+0x4b4>)
 800b6d8:	400b      	ands	r3, r1
 800b6da:	6513      	str	r3, [r2, #80]	@ 0x50
 800b6dc:	4a6d      	ldr	r2, [pc, #436]	@ (800b894 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b6de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6e0:	0f9b      	lsrs	r3, r3, #30
 800b6e2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800b6e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f000 f94d 	bl	800b986 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800b6ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d011      	beq.n	800b716 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681a      	ldr	r2, [r3, #0]
 800b6f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b6f8:	4b67      	ldr	r3, [pc, #412]	@ (800b898 <HAL_FDCAN_IRQHandler+0x4b4>)
 800b6fa:	400b      	ands	r3, r1
 800b6fc:	6513      	str	r3, [r2, #80]	@ 0x50
 800b6fe:	4a65      	ldr	r2, [pc, #404]	@ (800b894 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b702:	0f9b      	lsrs	r3, r3, #30
 800b704:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b70c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b70e:	431a      	orrs	r2, r3
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	4a60      	ldr	r2, [pc, #384]	@ (800b89c <HAL_FDCAN_IRQHandler+0x4b8>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	f040 80ac 	bne.w	800b87a <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	685b      	ldr	r3, [r3, #4]
 800b726:	689b      	ldr	r3, [r3, #8]
 800b728:	f003 0303 	and.w	r3, r3, #3
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	f000 80a4 	beq.w	800b87a <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	685b      	ldr	r3, [r3, #4]
 800b736:	6a1b      	ldr	r3, [r3, #32]
 800b738:	f003 030f 	and.w	r3, r3, #15
 800b73c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	685b      	ldr	r3, [r3, #4]
 800b742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b744:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b746:	4013      	ands	r3, r2
 800b748:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	6a1b      	ldr	r3, [r3, #32]
 800b750:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b754:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b75c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b75e:	4013      	ands	r3, r2
 800b760:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	685b      	ldr	r3, [r3, #4]
 800b766:	6a1b      	ldr	r3, [r3, #32]
 800b768:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800b76c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	685b      	ldr	r3, [r3, #4]
 800b772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b776:	4013      	ands	r3, r2
 800b778:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	6a1b      	ldr	r3, [r3, #32]
 800b780:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800b784:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b78c:	6a3a      	ldr	r2, [r7, #32]
 800b78e:	4013      	ands	r3, r2
 800b790:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	685b      	ldr	r3, [r3, #4]
 800b796:	6a1b      	ldr	r3, [r3, #32]
 800b798:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 800b79c:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7a4:	69fa      	ldr	r2, [r7, #28]
 800b7a6:	4013      	ands	r3, r2
 800b7a8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	685b      	ldr	r3, [r3, #4]
 800b7ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7b0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	6a1b      	ldr	r3, [r3, #32]
 800b7b8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800b7ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d007      	beq.n	800b7d0 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	685b      	ldr	r3, [r3, #4]
 800b7c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7c6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 800b7c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f000 f8e6 	bl	800b99c <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800b7d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d007      	beq.n	800b7e6 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b7dc:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800b7de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7e0:	6878      	ldr	r0, [r7, #4]
 800b7e2:	f000 f8e6 	bl	800b9b2 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800b7e6:	69bb      	ldr	r3, [r7, #24]
 800b7e8:	099b      	lsrs	r3, r3, #6
 800b7ea:	f003 0301 	and.w	r3, r3, #1
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d01a      	beq.n	800b828 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	099b      	lsrs	r3, r3, #6
 800b7f6:	f003 0301 	and.w	r3, r3, #1
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d014      	beq.n	800b828 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	685b      	ldr	r3, [r3, #4]
 800b802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b804:	0c1b      	lsrs	r3, r3, #16
 800b806:	b29b      	uxth	r3, r3
 800b808:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	685b      	ldr	r3, [r3, #4]
 800b80e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b810:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b814:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	685b      	ldr	r3, [r3, #4]
 800b81a:	2240      	movs	r2, #64	@ 0x40
 800b81c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800b81e:	68fa      	ldr	r2, [r7, #12]
 800b820:	6939      	ldr	r1, [r7, #16]
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f000 f8d0 	bl	800b9c8 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800b828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d007      	beq.n	800b83e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b834:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800b836:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b838:	6878      	ldr	r0, [r7, #4]
 800b83a:	f000 f8d1 	bl	800b9e0 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800b83e:	6a3b      	ldr	r3, [r7, #32]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d00b      	beq.n	800b85c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	685b      	ldr	r3, [r3, #4]
 800b848:	6a3a      	ldr	r2, [r7, #32]
 800b84a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b852:	6a3b      	ldr	r3, [r7, #32]
 800b854:	431a      	orrs	r2, r3
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800b85c:	69fb      	ldr	r3, [r7, #28]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d00b      	beq.n	800b87a <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	685b      	ldr	r3, [r3, #4]
 800b866:	69fa      	ldr	r2, [r7, #28]
 800b868:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b870:	69fb      	ldr	r3, [r7, #28]
 800b872:	431a      	orrs	r2, r3
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b880:	2b00      	cmp	r3, #0
 800b882:	d002      	beq.n	800b88a <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800b884:	6878      	ldr	r0, [r7, #4]
 800b886:	f000 f874 	bl	800b972 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800b88a:	bf00      	nop
 800b88c:	3758      	adds	r7, #88	@ 0x58
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
 800b892:	bf00      	nop
 800b894:	4000a800 	.word	0x4000a800
 800b898:	3fcfffff 	.word	0x3fcfffff
 800b89c:	4000a000 	.word	0x4000a000

0800b8a0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b083      	sub	sp, #12
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
 800b8a8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800b8aa:	bf00      	nop
 800b8ac:	370c      	adds	r7, #12
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b4:	4770      	bx	lr

0800b8b6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800b8b6:	b480      	push	{r7}
 800b8b8:	b083      	sub	sp, #12
 800b8ba:	af00      	add	r7, sp, #0
 800b8bc:	6078      	str	r0, [r7, #4]
 800b8be:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800b8c0:	bf00      	nop
 800b8c2:	370c      	adds	r7, #12
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr

0800b8cc <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b083      	sub	sp, #12
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
 800b8d4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800b8d6:	bf00      	nop
 800b8d8:	370c      	adds	r7, #12
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e0:	4770      	bx	lr

0800b8e2 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b8e2:	b480      	push	{r7}
 800b8e4:	b083      	sub	sp, #12
 800b8e6:	af00      	add	r7, sp, #0
 800b8e8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800b8ea:	bf00      	nop
 800b8ec:	370c      	adds	r7, #12
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f4:	4770      	bx	lr

0800b8f6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b8f6:	b480      	push	{r7}
 800b8f8:	b083      	sub	sp, #12
 800b8fa:	af00      	add	r7, sp, #0
 800b8fc:	6078      	str	r0, [r7, #4]
 800b8fe:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800b900:	bf00      	nop
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr

0800b90c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b083      	sub	sp, #12
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
 800b914:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800b916:	bf00      	nop
 800b918:	370c      	adds	r7, #12
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr

0800b922 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b922:	b480      	push	{r7}
 800b924:	b083      	sub	sp, #12
 800b926:	af00      	add	r7, sp, #0
 800b928:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800b92a:	bf00      	nop
 800b92c:	370c      	adds	r7, #12
 800b92e:	46bd      	mov	sp, r7
 800b930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b934:	4770      	bx	lr

0800b936 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b936:	b480      	push	{r7}
 800b938:	b083      	sub	sp, #12
 800b93a:	af00      	add	r7, sp, #0
 800b93c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800b93e:	bf00      	nop
 800b940:	370c      	adds	r7, #12
 800b942:	46bd      	mov	sp, r7
 800b944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b948:	4770      	bx	lr

0800b94a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b94a:	b480      	push	{r7}
 800b94c:	b083      	sub	sp, #12
 800b94e:	af00      	add	r7, sp, #0
 800b950:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800b952:	bf00      	nop
 800b954:	370c      	adds	r7, #12
 800b956:	46bd      	mov	sp, r7
 800b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95c:	4770      	bx	lr

0800b95e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b95e:	b480      	push	{r7}
 800b960:	b083      	sub	sp, #12
 800b962:	af00      	add	r7, sp, #0
 800b964:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800b966:	bf00      	nop
 800b968:	370c      	adds	r7, #12
 800b96a:	46bd      	mov	sp, r7
 800b96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b970:	4770      	bx	lr

0800b972 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b972:	b480      	push	{r7}
 800b974:	b083      	sub	sp, #12
 800b976:	af00      	add	r7, sp, #0
 800b978:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800b97a:	bf00      	nop
 800b97c:	370c      	adds	r7, #12
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr

0800b986 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800b986:	b480      	push	{r7}
 800b988:	b083      	sub	sp, #12
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
 800b98e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800b990:	bf00      	nop
 800b992:	370c      	adds	r7, #12
 800b994:	46bd      	mov	sp, r7
 800b996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99a:	4770      	bx	lr

0800b99c <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800b99c:	b480      	push	{r7}
 800b99e:	b083      	sub	sp, #12
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
 800b9a4:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800b9a6:	bf00      	nop
 800b9a8:	370c      	adds	r7, #12
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b0:	4770      	bx	lr

0800b9b2 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800b9b2:	b480      	push	{r7}
 800b9b4:	b083      	sub	sp, #12
 800b9b6:	af00      	add	r7, sp, #0
 800b9b8:	6078      	str	r0, [r7, #4]
 800b9ba:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 800b9bc:	bf00      	nop
 800b9be:	370c      	adds	r7, #12
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr

0800b9c8 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b085      	sub	sp, #20
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	60f8      	str	r0, [r7, #12]
 800b9d0:	60b9      	str	r1, [r7, #8]
 800b9d2:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 800b9d4:	bf00      	nop
 800b9d6:	3714      	adds	r7, #20
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr

0800b9e0 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b083      	sub	sp, #12
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
 800b9e8:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800b9ea:	bf00      	nop
 800b9ec:	370c      	adds	r7, #12
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f4:	4770      	bx	lr
	...

0800b9f8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b085      	sub	sp, #20
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba04:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800ba0e:	4ba7      	ldr	r3, [pc, #668]	@ (800bcac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800ba10:	4013      	ands	r3, r2
 800ba12:	68ba      	ldr	r2, [r7, #8]
 800ba14:	0091      	lsls	r1, r2, #2
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	6812      	ldr	r2, [r2, #0]
 800ba1a:	430b      	orrs	r3, r1
 800ba1c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba28:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba30:	041a      	lsls	r2, r3, #16
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	430a      	orrs	r2, r1
 800ba38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba40:	68ba      	ldr	r2, [r7, #8]
 800ba42:	4413      	add	r3, r2
 800ba44:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800ba4e:	4b97      	ldr	r3, [pc, #604]	@ (800bcac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800ba50:	4013      	ands	r3, r2
 800ba52:	68ba      	ldr	r2, [r7, #8]
 800ba54:	0091      	lsls	r1, r2, #2
 800ba56:	687a      	ldr	r2, [r7, #4]
 800ba58:	6812      	ldr	r2, [r2, #0]
 800ba5a:	430b      	orrs	r3, r1
 800ba5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba68:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba70:	041a      	lsls	r2, r3, #16
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	430a      	orrs	r2, r1
 800ba78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba80:	005b      	lsls	r3, r3, #1
 800ba82:	68ba      	ldr	r2, [r7, #8]
 800ba84:	4413      	add	r3, r2
 800ba86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800ba90:	4b86      	ldr	r3, [pc, #536]	@ (800bcac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800ba92:	4013      	ands	r3, r2
 800ba94:	68ba      	ldr	r2, [r7, #8]
 800ba96:	0091      	lsls	r1, r2, #2
 800ba98:	687a      	ldr	r2, [r7, #4]
 800ba9a:	6812      	ldr	r2, [r2, #0]
 800ba9c:	430b      	orrs	r3, r1
 800ba9e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800baaa:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bab2:	041a      	lsls	r2, r3, #16
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	430a      	orrs	r2, r1
 800baba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bac2:	687a      	ldr	r2, [r7, #4]
 800bac4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800bac6:	fb02 f303 	mul.w	r3, r2, r3
 800baca:	68ba      	ldr	r2, [r7, #8]
 800bacc:	4413      	add	r3, r2
 800bace:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800bad8:	4b74      	ldr	r3, [pc, #464]	@ (800bcac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bada:	4013      	ands	r3, r2
 800badc:	68ba      	ldr	r2, [r7, #8]
 800bade:	0091      	lsls	r1, r2, #2
 800bae0:	687a      	ldr	r2, [r7, #4]
 800bae2:	6812      	ldr	r2, [r2, #0]
 800bae4:	430b      	orrs	r3, r1
 800bae6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800baf2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bafa:	041a      	lsls	r2, r3, #16
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	430a      	orrs	r2, r1
 800bb02:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb0a:	687a      	ldr	r2, [r7, #4]
 800bb0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800bb0e:	fb02 f303 	mul.w	r3, r2, r3
 800bb12:	68ba      	ldr	r2, [r7, #8]
 800bb14:	4413      	add	r3, r2
 800bb16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800bb20:	4b62      	ldr	r3, [pc, #392]	@ (800bcac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb22:	4013      	ands	r3, r2
 800bb24:	68ba      	ldr	r2, [r7, #8]
 800bb26:	0091      	lsls	r1, r2, #2
 800bb28:	687a      	ldr	r2, [r7, #4]
 800bb2a:	6812      	ldr	r2, [r2, #0]
 800bb2c:	430b      	orrs	r3, r1
 800bb2e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb36:	687a      	ldr	r2, [r7, #4]
 800bb38:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800bb3a:	fb02 f303 	mul.w	r3, r2, r3
 800bb3e:	68ba      	ldr	r2, [r7, #8]
 800bb40:	4413      	add	r3, r2
 800bb42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800bb4c:	4b57      	ldr	r3, [pc, #348]	@ (800bcac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb4e:	4013      	ands	r3, r2
 800bb50:	68ba      	ldr	r2, [r7, #8]
 800bb52:	0091      	lsls	r1, r2, #2
 800bb54:	687a      	ldr	r2, [r7, #4]
 800bb56:	6812      	ldr	r2, [r2, #0]
 800bb58:	430b      	orrs	r3, r1
 800bb5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bb66:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb6e:	041a      	lsls	r2, r3, #16
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	430a      	orrs	r2, r1
 800bb76:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb7e:	005b      	lsls	r3, r3, #1
 800bb80:	68ba      	ldr	r2, [r7, #8]
 800bb82:	4413      	add	r3, r2
 800bb84:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800bb8e:	4b47      	ldr	r3, [pc, #284]	@ (800bcac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb90:	4013      	ands	r3, r2
 800bb92:	68ba      	ldr	r2, [r7, #8]
 800bb94:	0091      	lsls	r1, r2, #2
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	6812      	ldr	r2, [r2, #0]
 800bb9a:	430b      	orrs	r3, r1
 800bb9c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bba8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbb0:	041a      	lsls	r2, r3, #16
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	430a      	orrs	r2, r1
 800bbb8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bbc4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbcc:	061a      	lsls	r2, r3, #24
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	430a      	orrs	r2, r1
 800bbd4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bbdc:	4b34      	ldr	r3, [pc, #208]	@ (800bcb0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800bbde:	4413      	add	r3, r2
 800bbe0:	009a      	lsls	r2, r3, #2
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbee:	009b      	lsls	r3, r3, #2
 800bbf0:	441a      	add	r2, r3
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbfe:	00db      	lsls	r3, r3, #3
 800bc00:	441a      	add	r2, r3
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc0e:	6879      	ldr	r1, [r7, #4]
 800bc10:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800bc12:	fb01 f303 	mul.w	r3, r1, r3
 800bc16:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800bc18:	441a      	add	r2, r3
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc26:	6879      	ldr	r1, [r7, #4]
 800bc28:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800bc2a:	fb01 f303 	mul.w	r3, r1, r3
 800bc2e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800bc30:	441a      	add	r2, r3
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc3e:	6879      	ldr	r1, [r7, #4]
 800bc40:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800bc42:	fb01 f303 	mul.w	r3, r1, r3
 800bc46:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800bc48:	441a      	add	r2, r3
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc5a:	00db      	lsls	r3, r3, #3
 800bc5c:	441a      	add	r2, r3
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc6e:	6879      	ldr	r1, [r7, #4]
 800bc70:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800bc72:	fb01 f303 	mul.w	r3, r1, r3
 800bc76:	009b      	lsls	r3, r3, #2
 800bc78:	441a      	add	r2, r3
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc8a:	6879      	ldr	r1, [r7, #4]
 800bc8c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800bc8e:	fb01 f303 	mul.w	r3, r1, r3
 800bc92:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800bc94:	441a      	add	r2, r3
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bca2:	4a04      	ldr	r2, [pc, #16]	@ (800bcb4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800bca4:	4293      	cmp	r3, r2
 800bca6:	d915      	bls.n	800bcd4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800bca8:	e006      	b.n	800bcb8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800bcaa:	bf00      	nop
 800bcac:	ffff0003 	.word	0xffff0003
 800bcb0:	10002b00 	.word	0x10002b00
 800bcb4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bcbe:	f043 0220 	orr.w	r2, r3, #32
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2203      	movs	r2, #3
 800bccc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800bcd0:	2301      	movs	r3, #1
 800bcd2:	e010      	b.n	800bcf6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bcd8:	60fb      	str	r3, [r7, #12]
 800bcda:	e005      	b.n	800bce8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	2200      	movs	r2, #0
 800bce0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	3304      	adds	r3, #4
 800bce6:	60fb      	str	r3, [r7, #12]
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcee:	68fa      	ldr	r2, [r7, #12]
 800bcf0:	429a      	cmp	r2, r3
 800bcf2:	d3f3      	bcc.n	800bcdc <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800bcf4:	2300      	movs	r3, #0
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	3714      	adds	r7, #20
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd00:	4770      	bx	lr
 800bd02:	bf00      	nop

0800bd04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b089      	sub	sp, #36	@ 0x24
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800bd0e:	2300      	movs	r3, #0
 800bd10:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800bd12:	4b86      	ldr	r3, [pc, #536]	@ (800bf2c <HAL_GPIO_Init+0x228>)
 800bd14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800bd16:	e18c      	b.n	800c032 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	681a      	ldr	r2, [r3, #0]
 800bd1c:	2101      	movs	r1, #1
 800bd1e:	69fb      	ldr	r3, [r7, #28]
 800bd20:	fa01 f303 	lsl.w	r3, r1, r3
 800bd24:	4013      	ands	r3, r2
 800bd26:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	f000 817e 	beq.w	800c02c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	685b      	ldr	r3, [r3, #4]
 800bd34:	f003 0303 	and.w	r3, r3, #3
 800bd38:	2b01      	cmp	r3, #1
 800bd3a:	d005      	beq.n	800bd48 <HAL_GPIO_Init+0x44>
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	685b      	ldr	r3, [r3, #4]
 800bd40:	f003 0303 	and.w	r3, r3, #3
 800bd44:	2b02      	cmp	r3, #2
 800bd46:	d130      	bne.n	800bdaa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	689b      	ldr	r3, [r3, #8]
 800bd4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800bd4e:	69fb      	ldr	r3, [r7, #28]
 800bd50:	005b      	lsls	r3, r3, #1
 800bd52:	2203      	movs	r2, #3
 800bd54:	fa02 f303 	lsl.w	r3, r2, r3
 800bd58:	43db      	mvns	r3, r3
 800bd5a:	69ba      	ldr	r2, [r7, #24]
 800bd5c:	4013      	ands	r3, r2
 800bd5e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	68da      	ldr	r2, [r3, #12]
 800bd64:	69fb      	ldr	r3, [r7, #28]
 800bd66:	005b      	lsls	r3, r3, #1
 800bd68:	fa02 f303 	lsl.w	r3, r2, r3
 800bd6c:	69ba      	ldr	r2, [r7, #24]
 800bd6e:	4313      	orrs	r3, r2
 800bd70:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	69ba      	ldr	r2, [r7, #24]
 800bd76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800bd7e:	2201      	movs	r2, #1
 800bd80:	69fb      	ldr	r3, [r7, #28]
 800bd82:	fa02 f303 	lsl.w	r3, r2, r3
 800bd86:	43db      	mvns	r3, r3
 800bd88:	69ba      	ldr	r2, [r7, #24]
 800bd8a:	4013      	ands	r3, r2
 800bd8c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	685b      	ldr	r3, [r3, #4]
 800bd92:	091b      	lsrs	r3, r3, #4
 800bd94:	f003 0201 	and.w	r2, r3, #1
 800bd98:	69fb      	ldr	r3, [r7, #28]
 800bd9a:	fa02 f303 	lsl.w	r3, r2, r3
 800bd9e:	69ba      	ldr	r2, [r7, #24]
 800bda0:	4313      	orrs	r3, r2
 800bda2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	69ba      	ldr	r2, [r7, #24]
 800bda8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	685b      	ldr	r3, [r3, #4]
 800bdae:	f003 0303 	and.w	r3, r3, #3
 800bdb2:	2b03      	cmp	r3, #3
 800bdb4:	d017      	beq.n	800bde6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	68db      	ldr	r3, [r3, #12]
 800bdba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800bdbc:	69fb      	ldr	r3, [r7, #28]
 800bdbe:	005b      	lsls	r3, r3, #1
 800bdc0:	2203      	movs	r2, #3
 800bdc2:	fa02 f303 	lsl.w	r3, r2, r3
 800bdc6:	43db      	mvns	r3, r3
 800bdc8:	69ba      	ldr	r2, [r7, #24]
 800bdca:	4013      	ands	r3, r2
 800bdcc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	689a      	ldr	r2, [r3, #8]
 800bdd2:	69fb      	ldr	r3, [r7, #28]
 800bdd4:	005b      	lsls	r3, r3, #1
 800bdd6:	fa02 f303 	lsl.w	r3, r2, r3
 800bdda:	69ba      	ldr	r2, [r7, #24]
 800bddc:	4313      	orrs	r3, r2
 800bdde:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	69ba      	ldr	r2, [r7, #24]
 800bde4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	685b      	ldr	r3, [r3, #4]
 800bdea:	f003 0303 	and.w	r3, r3, #3
 800bdee:	2b02      	cmp	r3, #2
 800bdf0:	d123      	bne.n	800be3a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bdf2:	69fb      	ldr	r3, [r7, #28]
 800bdf4:	08da      	lsrs	r2, r3, #3
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	3208      	adds	r2, #8
 800bdfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800be00:	69fb      	ldr	r3, [r7, #28]
 800be02:	f003 0307 	and.w	r3, r3, #7
 800be06:	009b      	lsls	r3, r3, #2
 800be08:	220f      	movs	r2, #15
 800be0a:	fa02 f303 	lsl.w	r3, r2, r3
 800be0e:	43db      	mvns	r3, r3
 800be10:	69ba      	ldr	r2, [r7, #24]
 800be12:	4013      	ands	r3, r2
 800be14:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	691a      	ldr	r2, [r3, #16]
 800be1a:	69fb      	ldr	r3, [r7, #28]
 800be1c:	f003 0307 	and.w	r3, r3, #7
 800be20:	009b      	lsls	r3, r3, #2
 800be22:	fa02 f303 	lsl.w	r3, r2, r3
 800be26:	69ba      	ldr	r2, [r7, #24]
 800be28:	4313      	orrs	r3, r2
 800be2a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800be2c:	69fb      	ldr	r3, [r7, #28]
 800be2e:	08da      	lsrs	r2, r3, #3
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	3208      	adds	r2, #8
 800be34:	69b9      	ldr	r1, [r7, #24]
 800be36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800be40:	69fb      	ldr	r3, [r7, #28]
 800be42:	005b      	lsls	r3, r3, #1
 800be44:	2203      	movs	r2, #3
 800be46:	fa02 f303 	lsl.w	r3, r2, r3
 800be4a:	43db      	mvns	r3, r3
 800be4c:	69ba      	ldr	r2, [r7, #24]
 800be4e:	4013      	ands	r3, r2
 800be50:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	685b      	ldr	r3, [r3, #4]
 800be56:	f003 0203 	and.w	r2, r3, #3
 800be5a:	69fb      	ldr	r3, [r7, #28]
 800be5c:	005b      	lsls	r3, r3, #1
 800be5e:	fa02 f303 	lsl.w	r3, r2, r3
 800be62:	69ba      	ldr	r2, [r7, #24]
 800be64:	4313      	orrs	r3, r2
 800be66:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	69ba      	ldr	r2, [r7, #24]
 800be6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800be76:	2b00      	cmp	r3, #0
 800be78:	f000 80d8 	beq.w	800c02c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800be7c:	4b2c      	ldr	r3, [pc, #176]	@ (800bf30 <HAL_GPIO_Init+0x22c>)
 800be7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800be82:	4a2b      	ldr	r2, [pc, #172]	@ (800bf30 <HAL_GPIO_Init+0x22c>)
 800be84:	f043 0302 	orr.w	r3, r3, #2
 800be88:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800be8c:	4b28      	ldr	r3, [pc, #160]	@ (800bf30 <HAL_GPIO_Init+0x22c>)
 800be8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800be92:	f003 0302 	and.w	r3, r3, #2
 800be96:	60fb      	str	r3, [r7, #12]
 800be98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800be9a:	4a26      	ldr	r2, [pc, #152]	@ (800bf34 <HAL_GPIO_Init+0x230>)
 800be9c:	69fb      	ldr	r3, [r7, #28]
 800be9e:	089b      	lsrs	r3, r3, #2
 800bea0:	3302      	adds	r3, #2
 800bea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800bea8:	69fb      	ldr	r3, [r7, #28]
 800beaa:	f003 0303 	and.w	r3, r3, #3
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	220f      	movs	r2, #15
 800beb2:	fa02 f303 	lsl.w	r3, r2, r3
 800beb6:	43db      	mvns	r3, r3
 800beb8:	69ba      	ldr	r2, [r7, #24]
 800beba:	4013      	ands	r3, r2
 800bebc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	4a1d      	ldr	r2, [pc, #116]	@ (800bf38 <HAL_GPIO_Init+0x234>)
 800bec2:	4293      	cmp	r3, r2
 800bec4:	d04a      	beq.n	800bf5c <HAL_GPIO_Init+0x258>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	4a1c      	ldr	r2, [pc, #112]	@ (800bf3c <HAL_GPIO_Init+0x238>)
 800beca:	4293      	cmp	r3, r2
 800becc:	d02b      	beq.n	800bf26 <HAL_GPIO_Init+0x222>
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	4a1b      	ldr	r2, [pc, #108]	@ (800bf40 <HAL_GPIO_Init+0x23c>)
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d025      	beq.n	800bf22 <HAL_GPIO_Init+0x21e>
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	4a1a      	ldr	r2, [pc, #104]	@ (800bf44 <HAL_GPIO_Init+0x240>)
 800beda:	4293      	cmp	r3, r2
 800bedc:	d01f      	beq.n	800bf1e <HAL_GPIO_Init+0x21a>
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	4a19      	ldr	r2, [pc, #100]	@ (800bf48 <HAL_GPIO_Init+0x244>)
 800bee2:	4293      	cmp	r3, r2
 800bee4:	d019      	beq.n	800bf1a <HAL_GPIO_Init+0x216>
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	4a18      	ldr	r2, [pc, #96]	@ (800bf4c <HAL_GPIO_Init+0x248>)
 800beea:	4293      	cmp	r3, r2
 800beec:	d013      	beq.n	800bf16 <HAL_GPIO_Init+0x212>
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	4a17      	ldr	r2, [pc, #92]	@ (800bf50 <HAL_GPIO_Init+0x24c>)
 800bef2:	4293      	cmp	r3, r2
 800bef4:	d00d      	beq.n	800bf12 <HAL_GPIO_Init+0x20e>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	4a16      	ldr	r2, [pc, #88]	@ (800bf54 <HAL_GPIO_Init+0x250>)
 800befa:	4293      	cmp	r3, r2
 800befc:	d007      	beq.n	800bf0e <HAL_GPIO_Init+0x20a>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	4a15      	ldr	r2, [pc, #84]	@ (800bf58 <HAL_GPIO_Init+0x254>)
 800bf02:	4293      	cmp	r3, r2
 800bf04:	d101      	bne.n	800bf0a <HAL_GPIO_Init+0x206>
 800bf06:	2309      	movs	r3, #9
 800bf08:	e029      	b.n	800bf5e <HAL_GPIO_Init+0x25a>
 800bf0a:	230a      	movs	r3, #10
 800bf0c:	e027      	b.n	800bf5e <HAL_GPIO_Init+0x25a>
 800bf0e:	2307      	movs	r3, #7
 800bf10:	e025      	b.n	800bf5e <HAL_GPIO_Init+0x25a>
 800bf12:	2306      	movs	r3, #6
 800bf14:	e023      	b.n	800bf5e <HAL_GPIO_Init+0x25a>
 800bf16:	2305      	movs	r3, #5
 800bf18:	e021      	b.n	800bf5e <HAL_GPIO_Init+0x25a>
 800bf1a:	2304      	movs	r3, #4
 800bf1c:	e01f      	b.n	800bf5e <HAL_GPIO_Init+0x25a>
 800bf1e:	2303      	movs	r3, #3
 800bf20:	e01d      	b.n	800bf5e <HAL_GPIO_Init+0x25a>
 800bf22:	2302      	movs	r3, #2
 800bf24:	e01b      	b.n	800bf5e <HAL_GPIO_Init+0x25a>
 800bf26:	2301      	movs	r3, #1
 800bf28:	e019      	b.n	800bf5e <HAL_GPIO_Init+0x25a>
 800bf2a:	bf00      	nop
 800bf2c:	58000080 	.word	0x58000080
 800bf30:	58024400 	.word	0x58024400
 800bf34:	58000400 	.word	0x58000400
 800bf38:	58020000 	.word	0x58020000
 800bf3c:	58020400 	.word	0x58020400
 800bf40:	58020800 	.word	0x58020800
 800bf44:	58020c00 	.word	0x58020c00
 800bf48:	58021000 	.word	0x58021000
 800bf4c:	58021400 	.word	0x58021400
 800bf50:	58021800 	.word	0x58021800
 800bf54:	58021c00 	.word	0x58021c00
 800bf58:	58022400 	.word	0x58022400
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	69fa      	ldr	r2, [r7, #28]
 800bf60:	f002 0203 	and.w	r2, r2, #3
 800bf64:	0092      	lsls	r2, r2, #2
 800bf66:	4093      	lsls	r3, r2
 800bf68:	69ba      	ldr	r2, [r7, #24]
 800bf6a:	4313      	orrs	r3, r2
 800bf6c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bf6e:	4938      	ldr	r1, [pc, #224]	@ (800c050 <HAL_GPIO_Init+0x34c>)
 800bf70:	69fb      	ldr	r3, [r7, #28]
 800bf72:	089b      	lsrs	r3, r3, #2
 800bf74:	3302      	adds	r3, #2
 800bf76:	69ba      	ldr	r2, [r7, #24]
 800bf78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800bf7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	43db      	mvns	r3, r3
 800bf88:	69ba      	ldr	r2, [r7, #24]
 800bf8a:	4013      	ands	r3, r2
 800bf8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	685b      	ldr	r3, [r3, #4]
 800bf92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d003      	beq.n	800bfa2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800bf9a:	69ba      	ldr	r2, [r7, #24]
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800bfa2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bfa6:	69bb      	ldr	r3, [r7, #24]
 800bfa8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800bfaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bfae:	685b      	ldr	r3, [r3, #4]
 800bfb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bfb2:	693b      	ldr	r3, [r7, #16]
 800bfb4:	43db      	mvns	r3, r3
 800bfb6:	69ba      	ldr	r2, [r7, #24]
 800bfb8:	4013      	ands	r3, r2
 800bfba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	685b      	ldr	r3, [r3, #4]
 800bfc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d003      	beq.n	800bfd0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800bfc8:	69ba      	ldr	r2, [r7, #24]
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	4313      	orrs	r3, r2
 800bfce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800bfd0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bfd4:	69bb      	ldr	r3, [r7, #24]
 800bfd6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800bfd8:	697b      	ldr	r3, [r7, #20]
 800bfda:	685b      	ldr	r3, [r3, #4]
 800bfdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bfde:	693b      	ldr	r3, [r7, #16]
 800bfe0:	43db      	mvns	r3, r3
 800bfe2:	69ba      	ldr	r2, [r7, #24]
 800bfe4:	4013      	ands	r3, r2
 800bfe6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	685b      	ldr	r3, [r3, #4]
 800bfec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d003      	beq.n	800bffc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800bff4:	69ba      	ldr	r2, [r7, #24]
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	4313      	orrs	r3, r2
 800bffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800bffc:	697b      	ldr	r3, [r7, #20]
 800bffe:	69ba      	ldr	r2, [r7, #24]
 800c000:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800c002:	697b      	ldr	r3, [r7, #20]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	43db      	mvns	r3, r3
 800c00c:	69ba      	ldr	r2, [r7, #24]
 800c00e:	4013      	ands	r3, r2
 800c010:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	685b      	ldr	r3, [r3, #4]
 800c016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d003      	beq.n	800c026 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800c01e:	69ba      	ldr	r2, [r7, #24]
 800c020:	693b      	ldr	r3, [r7, #16]
 800c022:	4313      	orrs	r3, r2
 800c024:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800c026:	697b      	ldr	r3, [r7, #20]
 800c028:	69ba      	ldr	r2, [r7, #24]
 800c02a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800c02c:	69fb      	ldr	r3, [r7, #28]
 800c02e:	3301      	adds	r3, #1
 800c030:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	681a      	ldr	r2, [r3, #0]
 800c036:	69fb      	ldr	r3, [r7, #28]
 800c038:	fa22 f303 	lsr.w	r3, r2, r3
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	f47f ae6b 	bne.w	800bd18 <HAL_GPIO_Init+0x14>
  }
}
 800c042:	bf00      	nop
 800c044:	bf00      	nop
 800c046:	3724      	adds	r7, #36	@ 0x24
 800c048:	46bd      	mov	sp, r7
 800c04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04e:	4770      	bx	lr
 800c050:	58000400 	.word	0x58000400

0800c054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c054:	b480      	push	{r7}
 800c056:	b083      	sub	sp, #12
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	460b      	mov	r3, r1
 800c05e:	807b      	strh	r3, [r7, #2]
 800c060:	4613      	mov	r3, r2
 800c062:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c064:	787b      	ldrb	r3, [r7, #1]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d003      	beq.n	800c072 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c06a:	887a      	ldrh	r2, [r7, #2]
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800c070:	e003      	b.n	800c07a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800c072:	887b      	ldrh	r3, [r7, #2]
 800c074:	041a      	lsls	r2, r3, #16
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	619a      	str	r2, [r3, #24]
}
 800c07a:	bf00      	nop
 800c07c:	370c      	adds	r7, #12
 800c07e:	46bd      	mov	sp, r7
 800c080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c084:	4770      	bx	lr

0800c086 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800c086:	b480      	push	{r7}
 800c088:	b085      	sub	sp, #20
 800c08a:	af00      	add	r7, sp, #0
 800c08c:	6078      	str	r0, [r7, #4]
 800c08e:	460b      	mov	r3, r1
 800c090:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	695b      	ldr	r3, [r3, #20]
 800c096:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800c098:	887a      	ldrh	r2, [r7, #2]
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	4013      	ands	r3, r2
 800c09e:	041a      	lsls	r2, r3, #16
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	43d9      	mvns	r1, r3
 800c0a4:	887b      	ldrh	r3, [r7, #2]
 800c0a6:	400b      	ands	r3, r1
 800c0a8:	431a      	orrs	r2, r3
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	619a      	str	r2, [r3, #24]
}
 800c0ae:	bf00      	nop
 800c0b0:	3714      	adds	r7, #20
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b8:	4770      	bx	lr

0800c0ba <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c0ba:	b580      	push	{r7, lr}
 800c0bc:	b082      	sub	sp, #8
 800c0be:	af00      	add	r7, sp, #0
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800c0c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c0c8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c0cc:	88fb      	ldrh	r3, [r7, #6]
 800c0ce:	4013      	ands	r3, r2
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d008      	beq.n	800c0e6 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c0d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c0d8:	88fb      	ldrh	r3, [r7, #6]
 800c0da:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c0de:	88fb      	ldrh	r3, [r7, #6]
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	f000 f804 	bl	800c0ee <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800c0e6:	bf00      	nop
 800c0e8:	3708      	adds	r7, #8
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}

0800c0ee <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800c0ee:	b480      	push	{r7}
 800c0f0:	b083      	sub	sp, #12
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800c0f8:	bf00      	nop
 800c0fa:	370c      	adds	r7, #12
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c102:	4770      	bx	lr

0800c104 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b082      	sub	sp, #8
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d101      	bne.n	800c116 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c112:	2301      	movs	r3, #1
 800c114:	e08b      	b.n	800c22e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c11c:	b2db      	uxtb	r3, r3
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d106      	bne.n	800c130 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2200      	movs	r2, #0
 800c126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	f7f6 fcdc 	bl	8002ae8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	2224      	movs	r2, #36	@ 0x24
 800c134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	681a      	ldr	r2, [r3, #0]
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	f022 0201 	bic.w	r2, r2, #1
 800c146:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	685a      	ldr	r2, [r3, #4]
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800c154:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	689a      	ldr	r2, [r3, #8]
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c164:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	68db      	ldr	r3, [r3, #12]
 800c16a:	2b01      	cmp	r3, #1
 800c16c:	d107      	bne.n	800c17e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	689a      	ldr	r2, [r3, #8]
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c17a:	609a      	str	r2, [r3, #8]
 800c17c:	e006      	b.n	800c18c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	689a      	ldr	r2, [r3, #8]
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800c18a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	68db      	ldr	r3, [r3, #12]
 800c190:	2b02      	cmp	r3, #2
 800c192:	d108      	bne.n	800c1a6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	685a      	ldr	r2, [r3, #4]
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c1a2:	605a      	str	r2, [r3, #4]
 800c1a4:	e007      	b.n	800c1b6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	685a      	ldr	r2, [r3, #4]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c1b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	6859      	ldr	r1, [r3, #4]
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681a      	ldr	r2, [r3, #0]
 800c1c0:	4b1d      	ldr	r3, [pc, #116]	@ (800c238 <HAL_I2C_Init+0x134>)
 800c1c2:	430b      	orrs	r3, r1
 800c1c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	68da      	ldr	r2, [r3, #12]
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c1d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	691a      	ldr	r2, [r3, #16]
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	695b      	ldr	r3, [r3, #20]
 800c1de:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	699b      	ldr	r3, [r3, #24]
 800c1e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	430a      	orrs	r2, r1
 800c1ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	69d9      	ldr	r1, [r3, #28]
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	6a1a      	ldr	r2, [r3, #32]
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	430a      	orrs	r2, r1
 800c1fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	681a      	ldr	r2, [r3, #0]
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f042 0201 	orr.w	r2, r2, #1
 800c20e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2200      	movs	r2, #0
 800c214:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2220      	movs	r2, #32
 800c21a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	2200      	movs	r2, #0
 800c222:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2200      	movs	r2, #0
 800c228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800c22c:	2300      	movs	r3, #0
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3708      	adds	r7, #8
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}
 800c236:	bf00      	nop
 800c238:	02008000 	.word	0x02008000

0800c23c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b088      	sub	sp, #32
 800c240:	af02      	add	r7, sp, #8
 800c242:	60f8      	str	r0, [r7, #12]
 800c244:	4608      	mov	r0, r1
 800c246:	4611      	mov	r1, r2
 800c248:	461a      	mov	r2, r3
 800c24a:	4603      	mov	r3, r0
 800c24c:	817b      	strh	r3, [r7, #10]
 800c24e:	460b      	mov	r3, r1
 800c250:	813b      	strh	r3, [r7, #8]
 800c252:	4613      	mov	r3, r2
 800c254:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c25c:	b2db      	uxtb	r3, r3
 800c25e:	2b20      	cmp	r3, #32
 800c260:	f040 80f9 	bne.w	800c456 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c264:	6a3b      	ldr	r3, [r7, #32]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d002      	beq.n	800c270 <HAL_I2C_Mem_Write+0x34>
 800c26a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d105      	bne.n	800c27c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c276:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c278:	2301      	movs	r3, #1
 800c27a:	e0ed      	b.n	800c458 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c282:	2b01      	cmp	r3, #1
 800c284:	d101      	bne.n	800c28a <HAL_I2C_Mem_Write+0x4e>
 800c286:	2302      	movs	r3, #2
 800c288:	e0e6      	b.n	800c458 <HAL_I2C_Mem_Write+0x21c>
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	2201      	movs	r2, #1
 800c28e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c292:	f7f9 fbef 	bl	8005a74 <HAL_GetTick>
 800c296:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c298:	697b      	ldr	r3, [r7, #20]
 800c29a:	9300      	str	r3, [sp, #0]
 800c29c:	2319      	movs	r3, #25
 800c29e:	2201      	movs	r2, #1
 800c2a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c2a4:	68f8      	ldr	r0, [r7, #12]
 800c2a6:	f000 fac3 	bl	800c830 <I2C_WaitOnFlagUntilTimeout>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d001      	beq.n	800c2b4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	e0d1      	b.n	800c458 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	2221      	movs	r2, #33	@ 0x21
 800c2b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	2240      	movs	r2, #64	@ 0x40
 800c2c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	6a3a      	ldr	r2, [r7, #32]
 800c2ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c2d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c2dc:	88f8      	ldrh	r0, [r7, #6]
 800c2de:	893a      	ldrh	r2, [r7, #8]
 800c2e0:	8979      	ldrh	r1, [r7, #10]
 800c2e2:	697b      	ldr	r3, [r7, #20]
 800c2e4:	9301      	str	r3, [sp, #4]
 800c2e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2e8:	9300      	str	r3, [sp, #0]
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	68f8      	ldr	r0, [r7, #12]
 800c2ee:	f000 f9d3 	bl	800c698 <I2C_RequestMemoryWrite>
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d005      	beq.n	800c304 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c300:	2301      	movs	r3, #1
 800c302:	e0a9      	b.n	800c458 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c308:	b29b      	uxth	r3, r3
 800c30a:	2bff      	cmp	r3, #255	@ 0xff
 800c30c:	d90e      	bls.n	800c32c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	22ff      	movs	r2, #255	@ 0xff
 800c312:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c318:	b2da      	uxtb	r2, r3
 800c31a:	8979      	ldrh	r1, [r7, #10]
 800c31c:	2300      	movs	r3, #0
 800c31e:	9300      	str	r3, [sp, #0]
 800c320:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c324:	68f8      	ldr	r0, [r7, #12]
 800c326:	f000 fc47 	bl	800cbb8 <I2C_TransferConfig>
 800c32a:	e00f      	b.n	800c34c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c330:	b29a      	uxth	r2, r3
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c33a:	b2da      	uxtb	r2, r3
 800c33c:	8979      	ldrh	r1, [r7, #10]
 800c33e:	2300      	movs	r3, #0
 800c340:	9300      	str	r3, [sp, #0]
 800c342:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c346:	68f8      	ldr	r0, [r7, #12]
 800c348:	f000 fc36 	bl	800cbb8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c34c:	697a      	ldr	r2, [r7, #20]
 800c34e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c350:	68f8      	ldr	r0, [r7, #12]
 800c352:	f000 fac6 	bl	800c8e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c356:	4603      	mov	r3, r0
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d001      	beq.n	800c360 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c35c:	2301      	movs	r3, #1
 800c35e:	e07b      	b.n	800c458 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c364:	781a      	ldrb	r2, [r3, #0]
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c370:	1c5a      	adds	r2, r3, #1
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c37a:	b29b      	uxth	r3, r3
 800c37c:	3b01      	subs	r3, #1
 800c37e:	b29a      	uxth	r2, r3
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c388:	3b01      	subs	r3, #1
 800c38a:	b29a      	uxth	r2, r3
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c394:	b29b      	uxth	r3, r3
 800c396:	2b00      	cmp	r3, #0
 800c398:	d034      	beq.n	800c404 <HAL_I2C_Mem_Write+0x1c8>
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d130      	bne.n	800c404 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c3a2:	697b      	ldr	r3, [r7, #20]
 800c3a4:	9300      	str	r3, [sp, #0]
 800c3a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	2180      	movs	r1, #128	@ 0x80
 800c3ac:	68f8      	ldr	r0, [r7, #12]
 800c3ae:	f000 fa3f 	bl	800c830 <I2C_WaitOnFlagUntilTimeout>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d001      	beq.n	800c3bc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c3b8:	2301      	movs	r3, #1
 800c3ba:	e04d      	b.n	800c458 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3c0:	b29b      	uxth	r3, r3
 800c3c2:	2bff      	cmp	r3, #255	@ 0xff
 800c3c4:	d90e      	bls.n	800c3e4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	22ff      	movs	r2, #255	@ 0xff
 800c3ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3d0:	b2da      	uxtb	r2, r3
 800c3d2:	8979      	ldrh	r1, [r7, #10]
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	9300      	str	r3, [sp, #0]
 800c3d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c3dc:	68f8      	ldr	r0, [r7, #12]
 800c3de:	f000 fbeb 	bl	800cbb8 <I2C_TransferConfig>
 800c3e2:	e00f      	b.n	800c404 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3e8:	b29a      	uxth	r2, r3
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3f2:	b2da      	uxtb	r2, r3
 800c3f4:	8979      	ldrh	r1, [r7, #10]
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	9300      	str	r3, [sp, #0]
 800c3fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c3fe:	68f8      	ldr	r0, [r7, #12]
 800c400:	f000 fbda 	bl	800cbb8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c408:	b29b      	uxth	r3, r3
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d19e      	bne.n	800c34c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c40e:	697a      	ldr	r2, [r7, #20]
 800c410:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c412:	68f8      	ldr	r0, [r7, #12]
 800c414:	f000 faac 	bl	800c970 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c418:	4603      	mov	r3, r0
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d001      	beq.n	800c422 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c41e:	2301      	movs	r3, #1
 800c420:	e01a      	b.n	800c458 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	2220      	movs	r2, #32
 800c428:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	6859      	ldr	r1, [r3, #4]
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	4b0a      	ldr	r3, [pc, #40]	@ (800c460 <HAL_I2C_Mem_Write+0x224>)
 800c436:	400b      	ands	r3, r1
 800c438:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	2220      	movs	r2, #32
 800c43e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	2200      	movs	r2, #0
 800c446:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	2200      	movs	r2, #0
 800c44e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c452:	2300      	movs	r3, #0
 800c454:	e000      	b.n	800c458 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c456:	2302      	movs	r3, #2
  }
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3718      	adds	r7, #24
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}
 800c460:	fe00e800 	.word	0xfe00e800

0800c464 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b088      	sub	sp, #32
 800c468:	af02      	add	r7, sp, #8
 800c46a:	60f8      	str	r0, [r7, #12]
 800c46c:	4608      	mov	r0, r1
 800c46e:	4611      	mov	r1, r2
 800c470:	461a      	mov	r2, r3
 800c472:	4603      	mov	r3, r0
 800c474:	817b      	strh	r3, [r7, #10]
 800c476:	460b      	mov	r3, r1
 800c478:	813b      	strh	r3, [r7, #8]
 800c47a:	4613      	mov	r3, r2
 800c47c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c484:	b2db      	uxtb	r3, r3
 800c486:	2b20      	cmp	r3, #32
 800c488:	f040 80fd 	bne.w	800c686 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c48c:	6a3b      	ldr	r3, [r7, #32]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d002      	beq.n	800c498 <HAL_I2C_Mem_Read+0x34>
 800c492:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c494:	2b00      	cmp	r3, #0
 800c496:	d105      	bne.n	800c4a4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c49e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	e0f1      	b.n	800c688 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d101      	bne.n	800c4b2 <HAL_I2C_Mem_Read+0x4e>
 800c4ae:	2302      	movs	r3, #2
 800c4b0:	e0ea      	b.n	800c688 <HAL_I2C_Mem_Read+0x224>
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	2201      	movs	r2, #1
 800c4b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c4ba:	f7f9 fadb 	bl	8005a74 <HAL_GetTick>
 800c4be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c4c0:	697b      	ldr	r3, [r7, #20]
 800c4c2:	9300      	str	r3, [sp, #0]
 800c4c4:	2319      	movs	r3, #25
 800c4c6:	2201      	movs	r2, #1
 800c4c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c4cc:	68f8      	ldr	r0, [r7, #12]
 800c4ce:	f000 f9af 	bl	800c830 <I2C_WaitOnFlagUntilTimeout>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d001      	beq.n	800c4dc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c4d8:	2301      	movs	r3, #1
 800c4da:	e0d5      	b.n	800c688 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2222      	movs	r2, #34	@ 0x22
 800c4e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	2240      	movs	r2, #64	@ 0x40
 800c4e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	6a3a      	ldr	r2, [r7, #32]
 800c4f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c4fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	2200      	movs	r2, #0
 800c502:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c504:	88f8      	ldrh	r0, [r7, #6]
 800c506:	893a      	ldrh	r2, [r7, #8]
 800c508:	8979      	ldrh	r1, [r7, #10]
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	9301      	str	r3, [sp, #4]
 800c50e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c510:	9300      	str	r3, [sp, #0]
 800c512:	4603      	mov	r3, r0
 800c514:	68f8      	ldr	r0, [r7, #12]
 800c516:	f000 f913 	bl	800c740 <I2C_RequestMemoryRead>
 800c51a:	4603      	mov	r3, r0
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d005      	beq.n	800c52c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	2200      	movs	r2, #0
 800c524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c528:	2301      	movs	r3, #1
 800c52a:	e0ad      	b.n	800c688 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c530:	b29b      	uxth	r3, r3
 800c532:	2bff      	cmp	r3, #255	@ 0xff
 800c534:	d90e      	bls.n	800c554 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	22ff      	movs	r2, #255	@ 0xff
 800c53a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c540:	b2da      	uxtb	r2, r3
 800c542:	8979      	ldrh	r1, [r7, #10]
 800c544:	4b52      	ldr	r3, [pc, #328]	@ (800c690 <HAL_I2C_Mem_Read+0x22c>)
 800c546:	9300      	str	r3, [sp, #0]
 800c548:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c54c:	68f8      	ldr	r0, [r7, #12]
 800c54e:	f000 fb33 	bl	800cbb8 <I2C_TransferConfig>
 800c552:	e00f      	b.n	800c574 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c558:	b29a      	uxth	r2, r3
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c562:	b2da      	uxtb	r2, r3
 800c564:	8979      	ldrh	r1, [r7, #10]
 800c566:	4b4a      	ldr	r3, [pc, #296]	@ (800c690 <HAL_I2C_Mem_Read+0x22c>)
 800c568:	9300      	str	r3, [sp, #0]
 800c56a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c56e:	68f8      	ldr	r0, [r7, #12]
 800c570:	f000 fb22 	bl	800cbb8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	9300      	str	r3, [sp, #0]
 800c578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c57a:	2200      	movs	r2, #0
 800c57c:	2104      	movs	r1, #4
 800c57e:	68f8      	ldr	r0, [r7, #12]
 800c580:	f000 f956 	bl	800c830 <I2C_WaitOnFlagUntilTimeout>
 800c584:	4603      	mov	r3, r0
 800c586:	2b00      	cmp	r3, #0
 800c588:	d001      	beq.n	800c58e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c58a:	2301      	movs	r3, #1
 800c58c:	e07c      	b.n	800c688 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c598:	b2d2      	uxtb	r2, r2
 800c59a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5a0:	1c5a      	adds	r2, r3, #1
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c5aa:	3b01      	subs	r3, #1
 800c5ac:	b29a      	uxth	r2, r3
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5b6:	b29b      	uxth	r3, r3
 800c5b8:	3b01      	subs	r3, #1
 800c5ba:	b29a      	uxth	r2, r3
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5c4:	b29b      	uxth	r3, r3
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d034      	beq.n	800c634 <HAL_I2C_Mem_Read+0x1d0>
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d130      	bne.n	800c634 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c5d2:	697b      	ldr	r3, [r7, #20]
 800c5d4:	9300      	str	r3, [sp, #0]
 800c5d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5d8:	2200      	movs	r2, #0
 800c5da:	2180      	movs	r1, #128	@ 0x80
 800c5dc:	68f8      	ldr	r0, [r7, #12]
 800c5de:	f000 f927 	bl	800c830 <I2C_WaitOnFlagUntilTimeout>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d001      	beq.n	800c5ec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	e04d      	b.n	800c688 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5f0:	b29b      	uxth	r3, r3
 800c5f2:	2bff      	cmp	r3, #255	@ 0xff
 800c5f4:	d90e      	bls.n	800c614 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	22ff      	movs	r2, #255	@ 0xff
 800c5fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c600:	b2da      	uxtb	r2, r3
 800c602:	8979      	ldrh	r1, [r7, #10]
 800c604:	2300      	movs	r3, #0
 800c606:	9300      	str	r3, [sp, #0]
 800c608:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c60c:	68f8      	ldr	r0, [r7, #12]
 800c60e:	f000 fad3 	bl	800cbb8 <I2C_TransferConfig>
 800c612:	e00f      	b.n	800c634 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c618:	b29a      	uxth	r2, r3
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c622:	b2da      	uxtb	r2, r3
 800c624:	8979      	ldrh	r1, [r7, #10]
 800c626:	2300      	movs	r3, #0
 800c628:	9300      	str	r3, [sp, #0]
 800c62a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c62e:	68f8      	ldr	r0, [r7, #12]
 800c630:	f000 fac2 	bl	800cbb8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c638:	b29b      	uxth	r3, r3
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d19a      	bne.n	800c574 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c63e:	697a      	ldr	r2, [r7, #20]
 800c640:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c642:	68f8      	ldr	r0, [r7, #12]
 800c644:	f000 f994 	bl	800c970 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c648:	4603      	mov	r3, r0
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d001      	beq.n	800c652 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c64e:	2301      	movs	r3, #1
 800c650:	e01a      	b.n	800c688 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	2220      	movs	r2, #32
 800c658:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	6859      	ldr	r1, [r3, #4]
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	681a      	ldr	r2, [r3, #0]
 800c664:	4b0b      	ldr	r3, [pc, #44]	@ (800c694 <HAL_I2C_Mem_Read+0x230>)
 800c666:	400b      	ands	r3, r1
 800c668:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2220      	movs	r2, #32
 800c66e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2200      	movs	r2, #0
 800c676:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	2200      	movs	r2, #0
 800c67e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c682:	2300      	movs	r3, #0
 800c684:	e000      	b.n	800c688 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c686:	2302      	movs	r3, #2
  }
}
 800c688:	4618      	mov	r0, r3
 800c68a:	3718      	adds	r7, #24
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}
 800c690:	80002400 	.word	0x80002400
 800c694:	fe00e800 	.word	0xfe00e800

0800c698 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b086      	sub	sp, #24
 800c69c:	af02      	add	r7, sp, #8
 800c69e:	60f8      	str	r0, [r7, #12]
 800c6a0:	4608      	mov	r0, r1
 800c6a2:	4611      	mov	r1, r2
 800c6a4:	461a      	mov	r2, r3
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	817b      	strh	r3, [r7, #10]
 800c6aa:	460b      	mov	r3, r1
 800c6ac:	813b      	strh	r3, [r7, #8]
 800c6ae:	4613      	mov	r3, r2
 800c6b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c6b2:	88fb      	ldrh	r3, [r7, #6]
 800c6b4:	b2da      	uxtb	r2, r3
 800c6b6:	8979      	ldrh	r1, [r7, #10]
 800c6b8:	4b20      	ldr	r3, [pc, #128]	@ (800c73c <I2C_RequestMemoryWrite+0xa4>)
 800c6ba:	9300      	str	r3, [sp, #0]
 800c6bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c6c0:	68f8      	ldr	r0, [r7, #12]
 800c6c2:	f000 fa79 	bl	800cbb8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c6c6:	69fa      	ldr	r2, [r7, #28]
 800c6c8:	69b9      	ldr	r1, [r7, #24]
 800c6ca:	68f8      	ldr	r0, [r7, #12]
 800c6cc:	f000 f909 	bl	800c8e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d001      	beq.n	800c6da <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	e02c      	b.n	800c734 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c6da:	88fb      	ldrh	r3, [r7, #6]
 800c6dc:	2b01      	cmp	r3, #1
 800c6de:	d105      	bne.n	800c6ec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c6e0:	893b      	ldrh	r3, [r7, #8]
 800c6e2:	b2da      	uxtb	r2, r3
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	629a      	str	r2, [r3, #40]	@ 0x28
 800c6ea:	e015      	b.n	800c718 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c6ec:	893b      	ldrh	r3, [r7, #8]
 800c6ee:	0a1b      	lsrs	r3, r3, #8
 800c6f0:	b29b      	uxth	r3, r3
 800c6f2:	b2da      	uxtb	r2, r3
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c6fa:	69fa      	ldr	r2, [r7, #28]
 800c6fc:	69b9      	ldr	r1, [r7, #24]
 800c6fe:	68f8      	ldr	r0, [r7, #12]
 800c700:	f000 f8ef 	bl	800c8e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c704:	4603      	mov	r3, r0
 800c706:	2b00      	cmp	r3, #0
 800c708:	d001      	beq.n	800c70e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c70a:	2301      	movs	r3, #1
 800c70c:	e012      	b.n	800c734 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c70e:	893b      	ldrh	r3, [r7, #8]
 800c710:	b2da      	uxtb	r2, r3
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c718:	69fb      	ldr	r3, [r7, #28]
 800c71a:	9300      	str	r3, [sp, #0]
 800c71c:	69bb      	ldr	r3, [r7, #24]
 800c71e:	2200      	movs	r2, #0
 800c720:	2180      	movs	r1, #128	@ 0x80
 800c722:	68f8      	ldr	r0, [r7, #12]
 800c724:	f000 f884 	bl	800c830 <I2C_WaitOnFlagUntilTimeout>
 800c728:	4603      	mov	r3, r0
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d001      	beq.n	800c732 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c72e:	2301      	movs	r3, #1
 800c730:	e000      	b.n	800c734 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c732:	2300      	movs	r3, #0
}
 800c734:	4618      	mov	r0, r3
 800c736:	3710      	adds	r7, #16
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	80002000 	.word	0x80002000

0800c740 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b086      	sub	sp, #24
 800c744:	af02      	add	r7, sp, #8
 800c746:	60f8      	str	r0, [r7, #12]
 800c748:	4608      	mov	r0, r1
 800c74a:	4611      	mov	r1, r2
 800c74c:	461a      	mov	r2, r3
 800c74e:	4603      	mov	r3, r0
 800c750:	817b      	strh	r3, [r7, #10]
 800c752:	460b      	mov	r3, r1
 800c754:	813b      	strh	r3, [r7, #8]
 800c756:	4613      	mov	r3, r2
 800c758:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c75a:	88fb      	ldrh	r3, [r7, #6]
 800c75c:	b2da      	uxtb	r2, r3
 800c75e:	8979      	ldrh	r1, [r7, #10]
 800c760:	4b20      	ldr	r3, [pc, #128]	@ (800c7e4 <I2C_RequestMemoryRead+0xa4>)
 800c762:	9300      	str	r3, [sp, #0]
 800c764:	2300      	movs	r3, #0
 800c766:	68f8      	ldr	r0, [r7, #12]
 800c768:	f000 fa26 	bl	800cbb8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c76c:	69fa      	ldr	r2, [r7, #28]
 800c76e:	69b9      	ldr	r1, [r7, #24]
 800c770:	68f8      	ldr	r0, [r7, #12]
 800c772:	f000 f8b6 	bl	800c8e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c776:	4603      	mov	r3, r0
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d001      	beq.n	800c780 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c77c:	2301      	movs	r3, #1
 800c77e:	e02c      	b.n	800c7da <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c780:	88fb      	ldrh	r3, [r7, #6]
 800c782:	2b01      	cmp	r3, #1
 800c784:	d105      	bne.n	800c792 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c786:	893b      	ldrh	r3, [r7, #8]
 800c788:	b2da      	uxtb	r2, r3
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	629a      	str	r2, [r3, #40]	@ 0x28
 800c790:	e015      	b.n	800c7be <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c792:	893b      	ldrh	r3, [r7, #8]
 800c794:	0a1b      	lsrs	r3, r3, #8
 800c796:	b29b      	uxth	r3, r3
 800c798:	b2da      	uxtb	r2, r3
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7a0:	69fa      	ldr	r2, [r7, #28]
 800c7a2:	69b9      	ldr	r1, [r7, #24]
 800c7a4:	68f8      	ldr	r0, [r7, #12]
 800c7a6:	f000 f89c 	bl	800c8e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d001      	beq.n	800c7b4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c7b0:	2301      	movs	r3, #1
 800c7b2:	e012      	b.n	800c7da <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c7b4:	893b      	ldrh	r3, [r7, #8]
 800c7b6:	b2da      	uxtb	r2, r3
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c7be:	69fb      	ldr	r3, [r7, #28]
 800c7c0:	9300      	str	r3, [sp, #0]
 800c7c2:	69bb      	ldr	r3, [r7, #24]
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	2140      	movs	r1, #64	@ 0x40
 800c7c8:	68f8      	ldr	r0, [r7, #12]
 800c7ca:	f000 f831 	bl	800c830 <I2C_WaitOnFlagUntilTimeout>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d001      	beq.n	800c7d8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c7d4:	2301      	movs	r3, #1
 800c7d6:	e000      	b.n	800c7da <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c7d8:	2300      	movs	r3, #0
}
 800c7da:	4618      	mov	r0, r3
 800c7dc:	3710      	adds	r7, #16
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	bd80      	pop	{r7, pc}
 800c7e2:	bf00      	nop
 800c7e4:	80002000 	.word	0x80002000

0800c7e8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b083      	sub	sp, #12
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	699b      	ldr	r3, [r3, #24]
 800c7f6:	f003 0302 	and.w	r3, r3, #2
 800c7fa:	2b02      	cmp	r3, #2
 800c7fc:	d103      	bne.n	800c806 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2200      	movs	r2, #0
 800c804:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	699b      	ldr	r3, [r3, #24]
 800c80c:	f003 0301 	and.w	r3, r3, #1
 800c810:	2b01      	cmp	r3, #1
 800c812:	d007      	beq.n	800c824 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	699a      	ldr	r2, [r3, #24]
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f042 0201 	orr.w	r2, r2, #1
 800c822:	619a      	str	r2, [r3, #24]
  }
}
 800c824:	bf00      	nop
 800c826:	370c      	adds	r7, #12
 800c828:	46bd      	mov	sp, r7
 800c82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82e:	4770      	bx	lr

0800c830 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
 800c836:	60f8      	str	r0, [r7, #12]
 800c838:	60b9      	str	r1, [r7, #8]
 800c83a:	603b      	str	r3, [r7, #0]
 800c83c:	4613      	mov	r3, r2
 800c83e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c840:	e03b      	b.n	800c8ba <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c842:	69ba      	ldr	r2, [r7, #24]
 800c844:	6839      	ldr	r1, [r7, #0]
 800c846:	68f8      	ldr	r0, [r7, #12]
 800c848:	f000 f8d6 	bl	800c9f8 <I2C_IsErrorOccurred>
 800c84c:	4603      	mov	r3, r0
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d001      	beq.n	800c856 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c852:	2301      	movs	r3, #1
 800c854:	e041      	b.n	800c8da <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c85c:	d02d      	beq.n	800c8ba <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c85e:	f7f9 f909 	bl	8005a74 <HAL_GetTick>
 800c862:	4602      	mov	r2, r0
 800c864:	69bb      	ldr	r3, [r7, #24]
 800c866:	1ad3      	subs	r3, r2, r3
 800c868:	683a      	ldr	r2, [r7, #0]
 800c86a:	429a      	cmp	r2, r3
 800c86c:	d302      	bcc.n	800c874 <I2C_WaitOnFlagUntilTimeout+0x44>
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d122      	bne.n	800c8ba <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	699a      	ldr	r2, [r3, #24]
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	4013      	ands	r3, r2
 800c87e:	68ba      	ldr	r2, [r7, #8]
 800c880:	429a      	cmp	r2, r3
 800c882:	bf0c      	ite	eq
 800c884:	2301      	moveq	r3, #1
 800c886:	2300      	movne	r3, #0
 800c888:	b2db      	uxtb	r3, r3
 800c88a:	461a      	mov	r2, r3
 800c88c:	79fb      	ldrb	r3, [r7, #7]
 800c88e:	429a      	cmp	r2, r3
 800c890:	d113      	bne.n	800c8ba <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c896:	f043 0220 	orr.w	r2, r3, #32
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	2220      	movs	r2, #32
 800c8a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	2200      	movs	r2, #0
 800c8b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	e00f      	b.n	800c8da <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	699a      	ldr	r2, [r3, #24]
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	4013      	ands	r3, r2
 800c8c4:	68ba      	ldr	r2, [r7, #8]
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	bf0c      	ite	eq
 800c8ca:	2301      	moveq	r3, #1
 800c8cc:	2300      	movne	r3, #0
 800c8ce:	b2db      	uxtb	r3, r3
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	79fb      	ldrb	r3, [r7, #7]
 800c8d4:	429a      	cmp	r2, r3
 800c8d6:	d0b4      	beq.n	800c842 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c8d8:	2300      	movs	r3, #0
}
 800c8da:	4618      	mov	r0, r3
 800c8dc:	3710      	adds	r7, #16
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	bd80      	pop	{r7, pc}

0800c8e2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c8e2:	b580      	push	{r7, lr}
 800c8e4:	b084      	sub	sp, #16
 800c8e6:	af00      	add	r7, sp, #0
 800c8e8:	60f8      	str	r0, [r7, #12]
 800c8ea:	60b9      	str	r1, [r7, #8]
 800c8ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c8ee:	e033      	b.n	800c958 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c8f0:	687a      	ldr	r2, [r7, #4]
 800c8f2:	68b9      	ldr	r1, [r7, #8]
 800c8f4:	68f8      	ldr	r0, [r7, #12]
 800c8f6:	f000 f87f 	bl	800c9f8 <I2C_IsErrorOccurred>
 800c8fa:	4603      	mov	r3, r0
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d001      	beq.n	800c904 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c900:	2301      	movs	r3, #1
 800c902:	e031      	b.n	800c968 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c90a:	d025      	beq.n	800c958 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c90c:	f7f9 f8b2 	bl	8005a74 <HAL_GetTick>
 800c910:	4602      	mov	r2, r0
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	1ad3      	subs	r3, r2, r3
 800c916:	68ba      	ldr	r2, [r7, #8]
 800c918:	429a      	cmp	r2, r3
 800c91a:	d302      	bcc.n	800c922 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d11a      	bne.n	800c958 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	699b      	ldr	r3, [r3, #24]
 800c928:	f003 0302 	and.w	r3, r3, #2
 800c92c:	2b02      	cmp	r3, #2
 800c92e:	d013      	beq.n	800c958 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c934:	f043 0220 	orr.w	r2, r3, #32
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	2220      	movs	r2, #32
 800c940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	2200      	movs	r2, #0
 800c948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	2200      	movs	r2, #0
 800c950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c954:	2301      	movs	r3, #1
 800c956:	e007      	b.n	800c968 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	699b      	ldr	r3, [r3, #24]
 800c95e:	f003 0302 	and.w	r3, r3, #2
 800c962:	2b02      	cmp	r3, #2
 800c964:	d1c4      	bne.n	800c8f0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c966:	2300      	movs	r3, #0
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3710      	adds	r7, #16
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}

0800c970 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b084      	sub	sp, #16
 800c974:	af00      	add	r7, sp, #0
 800c976:	60f8      	str	r0, [r7, #12]
 800c978:	60b9      	str	r1, [r7, #8]
 800c97a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c97c:	e02f      	b.n	800c9de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c97e:	687a      	ldr	r2, [r7, #4]
 800c980:	68b9      	ldr	r1, [r7, #8]
 800c982:	68f8      	ldr	r0, [r7, #12]
 800c984:	f000 f838 	bl	800c9f8 <I2C_IsErrorOccurred>
 800c988:	4603      	mov	r3, r0
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d001      	beq.n	800c992 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c98e:	2301      	movs	r3, #1
 800c990:	e02d      	b.n	800c9ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c992:	f7f9 f86f 	bl	8005a74 <HAL_GetTick>
 800c996:	4602      	mov	r2, r0
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	1ad3      	subs	r3, r2, r3
 800c99c:	68ba      	ldr	r2, [r7, #8]
 800c99e:	429a      	cmp	r2, r3
 800c9a0:	d302      	bcc.n	800c9a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d11a      	bne.n	800c9de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	699b      	ldr	r3, [r3, #24]
 800c9ae:	f003 0320 	and.w	r3, r3, #32
 800c9b2:	2b20      	cmp	r3, #32
 800c9b4:	d013      	beq.n	800c9de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c9ba:	f043 0220 	orr.w	r2, r3, #32
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	2220      	movs	r2, #32
 800c9c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	2200      	movs	r2, #0
 800c9d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800c9da:	2301      	movs	r3, #1
 800c9dc:	e007      	b.n	800c9ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	699b      	ldr	r3, [r3, #24]
 800c9e4:	f003 0320 	and.w	r3, r3, #32
 800c9e8:	2b20      	cmp	r3, #32
 800c9ea:	d1c8      	bne.n	800c97e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c9ec:	2300      	movs	r3, #0
}
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	3710      	adds	r7, #16
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	bd80      	pop	{r7, pc}
	...

0800c9f8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b08a      	sub	sp, #40	@ 0x28
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	60f8      	str	r0, [r7, #12]
 800ca00:	60b9      	str	r1, [r7, #8]
 800ca02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ca04:	2300      	movs	r3, #0
 800ca06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	699b      	ldr	r3, [r3, #24]
 800ca10:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800ca12:	2300      	movs	r3, #0
 800ca14:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ca1a:	69bb      	ldr	r3, [r7, #24]
 800ca1c:	f003 0310 	and.w	r3, r3, #16
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d068      	beq.n	800caf6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	2210      	movs	r2, #16
 800ca2a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ca2c:	e049      	b.n	800cac2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca34:	d045      	beq.n	800cac2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ca36:	f7f9 f81d 	bl	8005a74 <HAL_GetTick>
 800ca3a:	4602      	mov	r2, r0
 800ca3c:	69fb      	ldr	r3, [r7, #28]
 800ca3e:	1ad3      	subs	r3, r2, r3
 800ca40:	68ba      	ldr	r2, [r7, #8]
 800ca42:	429a      	cmp	r2, r3
 800ca44:	d302      	bcc.n	800ca4c <I2C_IsErrorOccurred+0x54>
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d13a      	bne.n	800cac2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	685b      	ldr	r3, [r3, #4]
 800ca52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca56:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ca5e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	699b      	ldr	r3, [r3, #24]
 800ca66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ca6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ca6e:	d121      	bne.n	800cab4 <I2C_IsErrorOccurred+0xbc>
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ca76:	d01d      	beq.n	800cab4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800ca78:	7cfb      	ldrb	r3, [r7, #19]
 800ca7a:	2b20      	cmp	r3, #32
 800ca7c:	d01a      	beq.n	800cab4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	685a      	ldr	r2, [r3, #4]
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ca8c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800ca8e:	f7f8 fff1 	bl	8005a74 <HAL_GetTick>
 800ca92:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ca94:	e00e      	b.n	800cab4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800ca96:	f7f8 ffed 	bl	8005a74 <HAL_GetTick>
 800ca9a:	4602      	mov	r2, r0
 800ca9c:	69fb      	ldr	r3, [r7, #28]
 800ca9e:	1ad3      	subs	r3, r2, r3
 800caa0:	2b19      	cmp	r3, #25
 800caa2:	d907      	bls.n	800cab4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800caa4:	6a3b      	ldr	r3, [r7, #32]
 800caa6:	f043 0320 	orr.w	r3, r3, #32
 800caaa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800caac:	2301      	movs	r3, #1
 800caae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800cab2:	e006      	b.n	800cac2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	699b      	ldr	r3, [r3, #24]
 800caba:	f003 0320 	and.w	r3, r3, #32
 800cabe:	2b20      	cmp	r3, #32
 800cac0:	d1e9      	bne.n	800ca96 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	699b      	ldr	r3, [r3, #24]
 800cac8:	f003 0320 	and.w	r3, r3, #32
 800cacc:	2b20      	cmp	r3, #32
 800cace:	d003      	beq.n	800cad8 <I2C_IsErrorOccurred+0xe0>
 800cad0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d0aa      	beq.n	800ca2e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800cad8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d103      	bne.n	800cae8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	2220      	movs	r2, #32
 800cae6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800cae8:	6a3b      	ldr	r3, [r7, #32]
 800caea:	f043 0304 	orr.w	r3, r3, #4
 800caee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800caf0:	2301      	movs	r3, #1
 800caf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	699b      	ldr	r3, [r3, #24]
 800cafc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cafe:	69bb      	ldr	r3, [r7, #24]
 800cb00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d00b      	beq.n	800cb20 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800cb08:	6a3b      	ldr	r3, [r7, #32]
 800cb0a:	f043 0301 	orr.w	r3, r3, #1
 800cb0e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cb18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cb1a:	2301      	movs	r3, #1
 800cb1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cb20:	69bb      	ldr	r3, [r7, #24]
 800cb22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d00b      	beq.n	800cb42 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800cb2a:	6a3b      	ldr	r3, [r7, #32]
 800cb2c:	f043 0308 	orr.w	r3, r3, #8
 800cb30:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cb3a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cb3c:	2301      	movs	r3, #1
 800cb3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cb42:	69bb      	ldr	r3, [r7, #24]
 800cb44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d00b      	beq.n	800cb64 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800cb4c:	6a3b      	ldr	r3, [r7, #32]
 800cb4e:	f043 0302 	orr.w	r3, r3, #2
 800cb52:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cb5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cb5e:	2301      	movs	r3, #1
 800cb60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800cb64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d01c      	beq.n	800cba6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800cb6c:	68f8      	ldr	r0, [r7, #12]
 800cb6e:	f7ff fe3b 	bl	800c7e8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	6859      	ldr	r1, [r3, #4]
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	681a      	ldr	r2, [r3, #0]
 800cb7c:	4b0d      	ldr	r3, [pc, #52]	@ (800cbb4 <I2C_IsErrorOccurred+0x1bc>)
 800cb7e:	400b      	ands	r3, r1
 800cb80:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cb86:	6a3b      	ldr	r3, [r7, #32]
 800cb88:	431a      	orrs	r2, r3
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	2220      	movs	r2, #32
 800cb92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	2200      	movs	r2, #0
 800cb9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	2200      	movs	r2, #0
 800cba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800cba6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	3728      	adds	r7, #40	@ 0x28
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bd80      	pop	{r7, pc}
 800cbb2:	bf00      	nop
 800cbb4:	fe00e800 	.word	0xfe00e800

0800cbb8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800cbb8:	b480      	push	{r7}
 800cbba:	b087      	sub	sp, #28
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	60f8      	str	r0, [r7, #12]
 800cbc0:	607b      	str	r3, [r7, #4]
 800cbc2:	460b      	mov	r3, r1
 800cbc4:	817b      	strh	r3, [r7, #10]
 800cbc6:	4613      	mov	r3, r2
 800cbc8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cbca:	897b      	ldrh	r3, [r7, #10]
 800cbcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cbd0:	7a7b      	ldrb	r3, [r7, #9]
 800cbd2:	041b      	lsls	r3, r3, #16
 800cbd4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cbd8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cbde:	6a3b      	ldr	r3, [r7, #32]
 800cbe0:	4313      	orrs	r3, r2
 800cbe2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cbe6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	685a      	ldr	r2, [r3, #4]
 800cbee:	6a3b      	ldr	r3, [r7, #32]
 800cbf0:	0d5b      	lsrs	r3, r3, #21
 800cbf2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800cbf6:	4b08      	ldr	r3, [pc, #32]	@ (800cc18 <I2C_TransferConfig+0x60>)
 800cbf8:	430b      	orrs	r3, r1
 800cbfa:	43db      	mvns	r3, r3
 800cbfc:	ea02 0103 	and.w	r1, r2, r3
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	697a      	ldr	r2, [r7, #20]
 800cc06:	430a      	orrs	r2, r1
 800cc08:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800cc0a:	bf00      	nop
 800cc0c:	371c      	adds	r7, #28
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc14:	4770      	bx	lr
 800cc16:	bf00      	nop
 800cc18:	03ff63ff 	.word	0x03ff63ff

0800cc1c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	b083      	sub	sp, #12
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
 800cc24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cc2c:	b2db      	uxtb	r3, r3
 800cc2e:	2b20      	cmp	r3, #32
 800cc30:	d138      	bne.n	800cca4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cc38:	2b01      	cmp	r3, #1
 800cc3a:	d101      	bne.n	800cc40 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800cc3c:	2302      	movs	r3, #2
 800cc3e:	e032      	b.n	800cca6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2201      	movs	r2, #1
 800cc44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	2224      	movs	r2, #36	@ 0x24
 800cc4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	681a      	ldr	r2, [r3, #0]
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	f022 0201 	bic.w	r2, r2, #1
 800cc5e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	681a      	ldr	r2, [r3, #0]
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cc6e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	6819      	ldr	r1, [r3, #0]
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	683a      	ldr	r2, [r7, #0]
 800cc7c:	430a      	orrs	r2, r1
 800cc7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	681a      	ldr	r2, [r3, #0]
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	f042 0201 	orr.w	r2, r2, #1
 800cc8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2220      	movs	r2, #32
 800cc94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cca0:	2300      	movs	r3, #0
 800cca2:	e000      	b.n	800cca6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cca4:	2302      	movs	r3, #2
  }
}
 800cca6:	4618      	mov	r0, r3
 800cca8:	370c      	adds	r7, #12
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb0:	4770      	bx	lr

0800ccb2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ccb2:	b480      	push	{r7}
 800ccb4:	b085      	sub	sp, #20
 800ccb6:	af00      	add	r7, sp, #0
 800ccb8:	6078      	str	r0, [r7, #4]
 800ccba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ccc2:	b2db      	uxtb	r3, r3
 800ccc4:	2b20      	cmp	r3, #32
 800ccc6:	d139      	bne.n	800cd3c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ccce:	2b01      	cmp	r3, #1
 800ccd0:	d101      	bne.n	800ccd6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ccd2:	2302      	movs	r3, #2
 800ccd4:	e033      	b.n	800cd3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2201      	movs	r2, #1
 800ccda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	2224      	movs	r2, #36	@ 0x24
 800cce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	681a      	ldr	r2, [r3, #0]
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	f022 0201 	bic.w	r2, r2, #1
 800ccf4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800cd04:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	021b      	lsls	r3, r3, #8
 800cd0a:	68fa      	ldr	r2, [r7, #12]
 800cd0c:	4313      	orrs	r3, r2
 800cd0e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	68fa      	ldr	r2, [r7, #12]
 800cd16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	681a      	ldr	r2, [r3, #0]
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	f042 0201 	orr.w	r2, r2, #1
 800cd26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2220      	movs	r2, #32
 800cd2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2200      	movs	r2, #0
 800cd34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cd38:	2300      	movs	r3, #0
 800cd3a:	e000      	b.n	800cd3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800cd3c:	2302      	movs	r3, #2
  }
}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	3714      	adds	r7, #20
 800cd42:	46bd      	mov	sp, r7
 800cd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd48:	4770      	bx	lr

0800cd4a <HAL_MDMA_Abort_IT>:
  * @param  hmdma  : pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
 800cd4a:	b480      	push	{r7}
 800cd4c:	b083      	sub	sp, #12
 800cd4e:	af00      	add	r7, sp, #0
 800cd50:	6078      	str	r0, [r7, #4]
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d101      	bne.n	800cd5c <HAL_MDMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800cd58:	2301      	movs	r3, #1
 800cd5a:	e017      	b.n	800cd8c <HAL_MDMA_Abort_IT+0x42>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cd62:	b2db      	uxtb	r3, r3
 800cd64:	2b02      	cmp	r3, #2
 800cd66:	d004      	beq.n	800cd72 <HAL_MDMA_Abort_IT+0x28>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2280      	movs	r2, #128	@ 0x80
 800cd6c:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 800cd6e:	2301      	movs	r3, #1
 800cd70:	e00c      	b.n	800cd8c <HAL_MDMA_Abort_IT+0x42>
  }
  else
  {
    /* Set Abort State  */
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2204      	movs	r2, #4
 800cd76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	68da      	ldr	r2, [r3, #12]
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	f022 0201 	bic.w	r2, r2, #1
 800cd88:	60da      	str	r2, [r3, #12]
  }

  return HAL_OK;
 800cd8a:	2300      	movs	r3, #0
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	370c      	adds	r7, #12
 800cd90:	46bd      	mov	sp, r7
 800cd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd96:	4770      	bx	lr

0800cd98 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b086      	sub	sp, #24
 800cd9c:	af02      	add	r7, sp, #8
 800cd9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cda0:	2300      	movs	r3, #0
 800cda2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800cda4:	f7f8 fe66 	bl	8005a74 <HAL_GetTick>
 800cda8:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d102      	bne.n	800cdb6 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	73fb      	strb	r3, [r7, #15]
 800cdb4:	e0a5      	b.n	800cf02 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	2200      	movs	r2, #0
 800cdba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	f040 809e 	bne.w	800cf02 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800cdc6:	6878      	ldr	r0, [r7, #4]
 800cdc8:	f7f6 fbc0 	bl	800354c <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800cdcc:	f241 3188 	movw	r1, #5000	@ 0x1388
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	f000 fbd2 	bl	800d57a <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	689a      	ldr	r2, [r3, #8]
 800cddc:	4b4b      	ldr	r3, [pc, #300]	@ (800cf0c <HAL_OSPI_Init+0x174>)
 800cdde:	4013      	ands	r3, r2
 800cde0:	687a      	ldr	r2, [r7, #4]
 800cde2:	68d1      	ldr	r1, [r2, #12]
 800cde4:	687a      	ldr	r2, [r7, #4]
 800cde6:	6912      	ldr	r2, [r2, #16]
 800cde8:	3a01      	subs	r2, #1
 800cdea:	0412      	lsls	r2, r2, #16
 800cdec:	4311      	orrs	r1, r2
 800cdee:	687a      	ldr	r2, [r7, #4]
 800cdf0:	6952      	ldr	r2, [r2, #20]
 800cdf2:	3a01      	subs	r2, #1
 800cdf4:	0212      	lsls	r2, r2, #8
 800cdf6:	4311      	orrs	r1, r2
 800cdf8:	687a      	ldr	r2, [r7, #4]
 800cdfa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800cdfc:	4311      	orrs	r1, r2
 800cdfe:	687a      	ldr	r2, [r7, #4]
 800ce00:	69d2      	ldr	r2, [r2, #28]
 800ce02:	4311      	orrs	r1, r2
 800ce04:	687a      	ldr	r2, [r7, #4]
 800ce06:	6812      	ldr	r2, [r2, #0]
 800ce08:	430b      	orrs	r3, r1
 800ce0a:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	68db      	ldr	r3, [r3, #12]
 800ce12:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	6a1a      	ldr	r2, [r3, #32]
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	430a      	orrs	r2, r1
 800ce20:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce26:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	430a      	orrs	r2, r1
 800ce32:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	687a      	ldr	r2, [r7, #4]
 800ce3a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ce3c:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	685b      	ldr	r3, [r3, #4]
 800ce4c:	3b01      	subs	r3, #1
 800ce4e:	021a      	lsls	r2, r3, #8
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	430a      	orrs	r2, r1
 800ce56:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce5c:	9300      	str	r3, [sp, #0]
 800ce5e:	68bb      	ldr	r3, [r7, #8]
 800ce60:	2200      	movs	r2, #0
 800ce62:	2120      	movs	r1, #32
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f001 f8bf 	bl	800dfe8 <OSPI_WaitFlagStateUntilTimeout>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800ce6e:	7bfb      	ldrb	r3, [r7, #15]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d146      	bne.n	800cf02 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	68db      	ldr	r3, [r3, #12]
 800ce7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce82:	1e5a      	subs	r2, r3, #1
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	430a      	orrs	r2, r1
 800ce8a:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	689a      	ldr	r2, [r3, #8]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	430a      	orrs	r2, r1
 800cea0:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800ceaa:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceb6:	431a      	orrs	r2, r3
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	430a      	orrs	r2, r1
 800cebe:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	681a      	ldr	r2, [r3, #0]
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	f042 0201 	orr.w	r2, r2, #1
 800ced0:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	699b      	ldr	r3, [r3, #24]
 800ced6:	2b02      	cmp	r3, #2
 800ced8:	d107      	bne.n	800ceea <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	689a      	ldr	r2, [r3, #8]
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	f042 0202 	orr.w	r2, r2, #2
 800cee8:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	68db      	ldr	r3, [r3, #12]
 800ceee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cef2:	d103      	bne.n	800cefc <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	2201      	movs	r2, #1
 800cef8:	651a      	str	r2, [r3, #80]	@ 0x50
 800cefa:	e002      	b.n	800cf02 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	2202      	movs	r2, #2
 800cf00:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 800cf02:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf04:	4618      	mov	r0, r3
 800cf06:	3710      	adds	r7, #16
 800cf08:	46bd      	mov	sp, r7
 800cf0a:	bd80      	pop	{r7, pc}
 800cf0c:	f8e0f8f4 	.word	0xf8e0f8f4

0800cf10 <HAL_OSPI_IRQHandler>:
  * @brief  Handle OSPI interrupt request.
  * @param  hospi : OSPI handle
  * @retval None
  */
void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b086      	sub	sp, #24
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	3350      	adds	r3, #80	@ 0x50
 800cf1e:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hospi->Instance->SR;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	6a1b      	ldr	r3, [r3, #32]
 800cf26:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hospi->Instance->CR;
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hospi->State;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf34:	60bb      	str	r3, [r7, #8]

  /* OctoSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	f003 0304 	and.w	r3, r3, #4
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d03a      	beq.n	800cfb6 <HAL_OSPI_IRQHandler+0xa6>
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d035      	beq.n	800cfb6 <HAL_OSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800cf4a:	68bb      	ldr	r3, [r7, #8]
 800cf4c:	2b18      	cmp	r3, #24
 800cf4e:	d10f      	bne.n	800cf70 <HAL_OSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf54:	781a      	ldrb	r2, [r3, #0]
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf5e:	1c5a      	adds	r2, r3, #1
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cf68:	1e5a      	subs	r2, r3, #1
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	649a      	str	r2, [r3, #72]	@ 0x48
 800cf6e:	e012      	b.n	800cf96 <HAL_OSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	2b28      	cmp	r3, #40	@ 0x28
 800cf74:	d10f      	bne.n	800cf96 <HAL_OSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf7a:	697a      	ldr	r2, [r7, #20]
 800cf7c:	7812      	ldrb	r2, [r2, #0]
 800cf7e:	b2d2      	uxtb	r2, r2
 800cf80:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf86:	1c5a      	adds	r2, r3, #1
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cf90:	1e5a      	subs	r2, r3, #1
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	649a      	str	r2, [r3, #72]	@ 0x48
    else
    {
      /* Nothing to do */
    }

    if (hospi->XferCount == 0U)
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d107      	bne.n	800cfae <HAL_OSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	681a      	ldr	r2, [r3, #0]
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800cfac:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->FifoThresholdCallback(hospi);
#else
    HAL_OSPI_FifoThresholdCallback(hospi);
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f000 faa7 	bl	800d502 <HAL_OSPI_FifoThresholdCallback>
 800cfb4:	e0e7      	b.n	800d186 <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
  /* OctoSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	f003 0302 	and.w	r3, r3, #2
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d067      	beq.n	800d090 <HAL_OSPI_IRQHandler+0x180>
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d062      	beq.n	800d090 <HAL_OSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	2b28      	cmp	r3, #40	@ 0x28
 800cfce:	d131      	bne.n	800d034 <HAL_OSPI_IRQHandler+0x124>
    {
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d015      	beq.n	800d004 <HAL_OSPI_IRQHandler+0xf4>
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d010      	beq.n	800d004 <HAL_OSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfe6:	697a      	ldr	r2, [r7, #20]
 800cfe8:	7812      	ldrb	r2, [r2, #0]
 800cfea:	b2d2      	uxtb	r2, r2
 800cfec:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cff2:	1c5a      	adds	r2, r3, #1
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cffc:	1e5a      	subs	r2, r3, #1
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	649a      	str	r2, [r3, #72]	@ 0x48
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d002:	e0bd      	b.n	800d180 <HAL_OSPI_IRQHandler+0x270>
      }
      else if (hospi->XferCount == 0U)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d008:	2b00      	cmp	r3, #0
 800d00a:	f040 80b9 	bne.w	800d180 <HAL_OSPI_IRQHandler+0x270>
      {
        /* Clear flag */
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	2202      	movs	r2, #2
 800d014:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Disable the interrupts */
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	681a      	ldr	r2, [r3, #0]
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d024:	601a      	str	r2, [r3, #0]

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2202      	movs	r2, #2
 800d02a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* RX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->RxCpltCallback(hospi);
#else
        HAL_OSPI_RxCpltCallback(hospi);
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f000 fa7c 	bl	800d52a <HAL_OSPI_RxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d032:	e0a5      	b.n	800d180 <HAL_OSPI_IRQHandler+0x270>
      }
    }
    else
    {
      /* Clear flag */
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	2202      	movs	r2, #2
 800d03a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	681a      	ldr	r2, [r3, #0]
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d04a:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2202      	movs	r2, #2
 800d050:	651a      	str	r2, [r3, #80]	@ 0x50

      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800d052:	68bb      	ldr	r3, [r7, #8]
 800d054:	2b18      	cmp	r3, #24
 800d056:	d103      	bne.n	800d060 <HAL_OSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->TxCpltCallback(hospi);
#else
        HAL_OSPI_TxCpltCallback(hospi);
 800d058:	6878      	ldr	r0, [r7, #4]
 800d05a:	f000 fa70 	bl	800d53e <HAL_OSPI_TxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d05e:	e08f      	b.n	800d180 <HAL_OSPI_IRQHandler+0x270>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
 800d060:	68bb      	ldr	r3, [r7, #8]
 800d062:	2b08      	cmp	r3, #8
 800d064:	d103      	bne.n	800d06e <HAL_OSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->CmdCpltCallback(hospi);
#else
        HAL_OSPI_CmdCpltCallback(hospi);
 800d066:	6878      	ldr	r0, [r7, #4]
 800d068:	f000 fa55 	bl	800d516 <HAL_OSPI_CmdCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d06c:	e088      	b.n	800d180 <HAL_OSPI_IRQHandler+0x270>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_ABORT)
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d074:	f040 8084 	bne.w	800d180 <HAL_OSPI_IRQHandler+0x270>
      {
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d103      	bne.n	800d088 <HAL_OSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->AbortCpltCallback(hospi);
#else
          HAL_OSPI_AbortCpltCallback(hospi);
 800d080:	6878      	ldr	r0, [r7, #4]
 800d082:	f000 fa34 	bl	800d4ee <HAL_OSPI_AbortCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d086:	e07b      	b.n	800d180 <HAL_OSPI_IRQHandler+0x270>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->ErrorCallback(hospi);
#else
          HAL_OSPI_ErrorCallback(hospi);
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f000 fa26 	bl	800d4da <HAL_OSPI_ErrorCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d08e:	e077      	b.n	800d180 <HAL_OSPI_IRQHandler+0x270>
        /* Nothing to do */
      }
    }
  }
  /* OctoSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
 800d090:	693b      	ldr	r3, [r7, #16]
 800d092:	f003 0308 	and.w	r3, r3, #8
 800d096:	2b00      	cmp	r3, #0
 800d098:	d01e      	beq.n	800d0d8 <HAL_OSPI_IRQHandler+0x1c8>
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d019      	beq.n	800d0d8 <HAL_OSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	2208      	movs	r2, #8
 800d0aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d00a      	beq.n	800d0d0 <HAL_OSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	681a      	ldr	r2, [r3, #0]
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 800d0c8:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2202      	movs	r2, #2
 800d0ce:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Status match callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->StatusMatchCallback(hospi);
#else
    HAL_OSPI_StatusMatchCallback(hospi);
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f000 fa3e 	bl	800d552 <HAL_OSPI_StatusMatchCallback>
 800d0d6:	e056      	b.n	800d186 <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* OctoSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	f003 0301 	and.w	r3, r3, #1
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d03c      	beq.n	800d15c <HAL_OSPI_IRQHandler+0x24c>
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d037      	beq.n	800d15c <HAL_OSPI_IRQHandler+0x24c>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	2201      	movs	r2, #1
 800d0f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	681a      	ldr	r2, [r3, #0]
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800d102:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2202      	movs	r2, #2
 800d108:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f003 0304 	and.w	r3, r3, #4
 800d114:	2b00      	cmp	r3, #0
 800d116:	d01a      	beq.n	800d14e <HAL_OSPI_IRQHandler+0x23e>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	681a      	ldr	r2, [r3, #0]
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	f022 0204 	bic.w	r2, r2, #4
 800d126:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hmdma->XferAbortCallback = OSPI_DMAAbortCplt;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d12c:	4a18      	ldr	r2, [pc, #96]	@ (800d190 <HAL_OSPI_IRQHandler+0x280>)
 800d12e:	659a      	str	r2, [r3, #88]	@ 0x58
      if (HAL_MDMA_Abort_IT(hospi->hmdma) != HAL_OK)
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d134:	4618      	mov	r0, r3
 800d136:	f7ff fe08 	bl	800cd4a <HAL_MDMA_Abort_IT>
 800d13a:	4603      	mov	r3, r0
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d021      	beq.n	800d184 <HAL_OSPI_IRQHandler+0x274>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2202      	movs	r2, #2
 800d144:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->ErrorCallback(hospi);
#else
        HAL_OSPI_ErrorCallback(hospi);
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f000 f9c7 	bl	800d4da <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d14c:	e01a      	b.n	800d184 <HAL_OSPI_IRQHandler+0x274>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	2202      	movs	r2, #2
 800d152:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
      hospi->ErrorCallback(hospi);
#else
      HAL_OSPI_ErrorCallback(hospi);
 800d154:	6878      	ldr	r0, [r7, #4]
 800d156:	f000 f9c0 	bl	800d4da <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d15a:	e013      	b.n	800d184 <HAL_OSPI_IRQHandler+0x274>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* OctoSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	f003 0310 	and.w	r3, r3, #16
 800d162:	2b00      	cmp	r3, #0
 800d164:	d00f      	beq.n	800d186 <HAL_OSPI_IRQHandler+0x276>
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d00a      	beq.n	800d186 <HAL_OSPI_IRQHandler+0x276>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	2210      	movs	r2, #16
 800d176:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Timeout callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->TimeOutCallback(hospi);
#else
    HAL_OSPI_TimeOutCallback(hospi);
 800d178:	6878      	ldr	r0, [r7, #4]
 800d17a:	f000 f9f4 	bl	800d566 <HAL_OSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d17e:	e002      	b.n	800d186 <HAL_OSPI_IRQHandler+0x276>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d180:	bf00      	nop
 800d182:	e000      	b.n	800d186 <HAL_OSPI_IRQHandler+0x276>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d184:	bf00      	nop
}
 800d186:	bf00      	nop
 800d188:	3718      	adds	r7, #24
 800d18a:	46bd      	mov	sp, r7
 800d18c:	bd80      	pop	{r7, pc}
 800d18e:	bf00      	nop
 800d190:	0800df71 	.word	0x0800df71

0800d194 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 800d194:	b580      	push	{r7, lr}
 800d196:	b08a      	sub	sp, #40	@ 0x28
 800d198:	af02      	add	r7, sp, #8
 800d19a:	60f8      	str	r0, [r7, #12]
 800d19c:	60b9      	str	r1, [r7, #8]
 800d19e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800d1a0:	f7f8 fc68 	bl	8005a74 <HAL_GetTick>
 800d1a4:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800d1a6:	68bb      	ldr	r3, [r7, #8]
 800d1a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1aa:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1b0:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 800d1b2:	697b      	ldr	r3, [r7, #20]
 800d1b4:	2b02      	cmp	r3, #2
 800d1b6:	d104      	bne.n	800d1c2 <HAL_OSPI_Command+0x2e>
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	68db      	ldr	r3, [r3, #12]
 800d1bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d1c0:	d115      	bne.n	800d1ee <HAL_OSPI_Command+0x5a>
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	2b14      	cmp	r3, #20
 800d1c6:	d107      	bne.n	800d1d8 <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d1c8:	68bb      	ldr	r3, [r7, #8]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2b02      	cmp	r3, #2
 800d1ce:	d00e      	beq.n	800d1ee <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
 800d1d0:	68bb      	ldr	r3, [r7, #8]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	2b03      	cmp	r3, #3
 800d1d6:	d00a      	beq.n	800d1ee <HAL_OSPI_Command+0x5a>
 800d1d8:	697b      	ldr	r3, [r7, #20]
 800d1da:	2b24      	cmp	r3, #36	@ 0x24
 800d1dc:	d15b      	bne.n	800d296 <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d1de:	68bb      	ldr	r3, [r7, #8]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	2b01      	cmp	r3, #1
 800d1e4:	d003      	beq.n	800d1ee <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d1ea:	2b03      	cmp	r3, #3
 800d1ec:	d153      	bne.n	800d296 <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	9300      	str	r3, [sp, #0]
 800d1f2:	69bb      	ldr	r3, [r7, #24]
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	2120      	movs	r1, #32
 800d1f8:	68f8      	ldr	r0, [r7, #12]
 800d1fa:	f000 fef5 	bl	800dfe8 <OSPI_WaitFlagStateUntilTimeout>
 800d1fe:	4603      	mov	r3, r0
 800d200:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800d202:	7ffb      	ldrb	r3, [r7, #31]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d14c      	bne.n	800d2a2 <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	2200      	movs	r2, #0
 800d20c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 800d20e:	68b9      	ldr	r1, [r7, #8]
 800d210:	68f8      	ldr	r0, [r7, #12]
 800d212:	f000 ff21 	bl	800e058 <OSPI_ConfigCmd>
 800d216:	4603      	mov	r3, r0
 800d218:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 800d21a:	7ffb      	ldrb	r3, [r7, #31]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d140      	bne.n	800d2a2 <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800d220:	68bb      	ldr	r3, [r7, #8]
 800d222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d224:	2b00      	cmp	r3, #0
 800d226:	d10e      	bne.n	800d246 <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	9300      	str	r3, [sp, #0]
 800d22c:	69bb      	ldr	r3, [r7, #24]
 800d22e:	2201      	movs	r2, #1
 800d230:	2102      	movs	r1, #2
 800d232:	68f8      	ldr	r0, [r7, #12]
 800d234:	f000 fed8 	bl	800dfe8 <OSPI_WaitFlagStateUntilTimeout>
 800d238:	4603      	mov	r3, r0
 800d23a:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	2202      	movs	r2, #2
 800d242:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800d244:	e02d      	b.n	800d2a2 <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800d246:	68bb      	ldr	r3, [r7, #8]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d103      	bne.n	800d256 <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	2204      	movs	r2, #4
 800d252:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d254:	e025      	b.n	800d2a2 <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	2b01      	cmp	r3, #1
 800d25c:	d10b      	bne.n	800d276 <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d262:	2b24      	cmp	r3, #36	@ 0x24
 800d264:	d103      	bne.n	800d26e <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	2204      	movs	r2, #4
 800d26a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d26c:	e019      	b.n	800d2a2 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	2214      	movs	r2, #20
 800d272:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d274:	e015      	b.n	800d2a2 <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d276:	68bb      	ldr	r3, [r7, #8]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	2b02      	cmp	r3, #2
 800d27c:	d111      	bne.n	800d2a2 <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d282:	2b14      	cmp	r3, #20
 800d284:	d103      	bne.n	800d28e <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	2204      	movs	r2, #4
 800d28a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d28c:	e009      	b.n	800d2a2 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2224      	movs	r2, #36	@ 0x24
 800d292:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d294:	e005      	b.n	800d2a2 <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800d296:	2301      	movs	r3, #1
 800d298:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	2210      	movs	r2, #16
 800d29e:	655a      	str	r2, [r3, #84]	@ 0x54
 800d2a0:	e000      	b.n	800d2a4 <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
 800d2a2:	bf00      	nop
  }

  /* Return function status */
  return status;
 800d2a4:	7ffb      	ldrb	r3, [r7, #31]
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3720      	adds	r7, #32
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}

0800d2ae <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d2ae:	b580      	push	{r7, lr}
 800d2b0:	b08a      	sub	sp, #40	@ 0x28
 800d2b2:	af02      	add	r7, sp, #8
 800d2b4:	60f8      	str	r0, [r7, #12]
 800d2b6:	60b9      	str	r1, [r7, #8]
 800d2b8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d2ba:	f7f8 fbdb 	bl	8005a74 <HAL_GetTick>
 800d2be:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	3350      	adds	r3, #80	@ 0x50
 800d2c6:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d105      	bne.n	800d2da <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 800d2ce:	2301      	movs	r3, #1
 800d2d0:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	2208      	movs	r2, #8
 800d2d6:	655a      	str	r2, [r3, #84]	@ 0x54
 800d2d8:	e057      	b.n	800d38a <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2de:	2b04      	cmp	r3, #4
 800d2e0:	d14e      	bne.n	800d380 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d2e8:	1c5a      	adds	r2, r3, #1
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	68ba      	ldr	r2, [r7, #8]
 800d2fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	681a      	ldr	r2, [r3, #0]
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800d30a:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	9300      	str	r3, [sp, #0]
 800d310:	69bb      	ldr	r3, [r7, #24]
 800d312:	2201      	movs	r2, #1
 800d314:	2104      	movs	r1, #4
 800d316:	68f8      	ldr	r0, [r7, #12]
 800d318:	f000 fe66 	bl	800dfe8 <OSPI_WaitFlagStateUntilTimeout>
 800d31c:	4603      	mov	r3, r0
 800d31e:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800d320:	7ffb      	ldrb	r3, [r7, #31]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d113      	bne.n	800d34e <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d32a:	781a      	ldrb	r2, [r3, #0]
 800d32c:	697b      	ldr	r3, [r7, #20]
 800d32e:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d334:	1c5a      	adds	r2, r3, #1
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d33e:	1e5a      	subs	r2, r3, #1
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d1df      	bne.n	800d30c <HAL_OSPI_Transmit+0x5e>
 800d34c:	e000      	b.n	800d350 <HAL_OSPI_Transmit+0xa2>
          break;
 800d34e:	bf00      	nop

      if (status == HAL_OK)
 800d350:	7ffb      	ldrb	r3, [r7, #31]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d119      	bne.n	800d38a <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	9300      	str	r3, [sp, #0]
 800d35a:	69bb      	ldr	r3, [r7, #24]
 800d35c:	2201      	movs	r2, #1
 800d35e:	2102      	movs	r1, #2
 800d360:	68f8      	ldr	r0, [r7, #12]
 800d362:	f000 fe41 	bl	800dfe8 <OSPI_WaitFlagStateUntilTimeout>
 800d366:	4603      	mov	r3, r0
 800d368:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800d36a:	7ffb      	ldrb	r3, [r7, #31]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d10c      	bne.n	800d38a <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	2202      	movs	r2, #2
 800d376:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	2202      	movs	r2, #2
 800d37c:	651a      	str	r2, [r3, #80]	@ 0x50
 800d37e:	e004      	b.n	800d38a <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d380:	2301      	movs	r3, #1
 800d382:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	2210      	movs	r2, #16
 800d388:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d38a:	7ffb      	ldrb	r3, [r7, #31]
}
 800d38c:	4618      	mov	r0, r3
 800d38e:	3720      	adds	r7, #32
 800d390:	46bd      	mov	sp, r7
 800d392:	bd80      	pop	{r7, pc}

0800d394 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b08c      	sub	sp, #48	@ 0x30
 800d398:	af02      	add	r7, sp, #8
 800d39a:	60f8      	str	r0, [r7, #12]
 800d39c:	60b9      	str	r1, [r7, #8]
 800d39e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d3a0:	f7f8 fb68 	bl	8005a74 <HAL_GetTick>
 800d3a4:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	3350      	adds	r3, #80	@ 0x50
 800d3ac:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d3b4:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d3be:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d3c0:	68bb      	ldr	r3, [r7, #8]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d106      	bne.n	800d3d4 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 800d3c6:	2301      	movs	r3, #1
 800d3c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	2208      	movs	r2, #8
 800d3d0:	655a      	str	r2, [r3, #84]	@ 0x54
 800d3d2:	e07c      	b.n	800d4ce <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d3d8:	2b04      	cmp	r3, #4
 800d3da:	d172      	bne.n	800d4c2 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3e2:	1c5a      	adds	r2, r3, #1
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	68ba      	ldr	r2, [r7, #8]
 800d3f4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800d408:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	68db      	ldr	r3, [r3, #12]
 800d40e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d412:	d104      	bne.n	800d41e <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	69ba      	ldr	r2, [r7, #24]
 800d41a:	649a      	str	r2, [r3, #72]	@ 0x48
 800d41c:	e011      	b.n	800d442 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800d426:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d004      	beq.n	800d438 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	69ba      	ldr	r2, [r7, #24]
 800d434:	649a      	str	r2, [r3, #72]	@ 0x48
 800d436:	e004      	b.n	800d442 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	697a      	ldr	r2, [r7, #20]
 800d43e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	9300      	str	r3, [sp, #0]
 800d446:	6a3b      	ldr	r3, [r7, #32]
 800d448:	2201      	movs	r2, #1
 800d44a:	2106      	movs	r1, #6
 800d44c:	68f8      	ldr	r0, [r7, #12]
 800d44e:	f000 fdcb 	bl	800dfe8 <OSPI_WaitFlagStateUntilTimeout>
 800d452:	4603      	mov	r3, r0
 800d454:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800d458:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d114      	bne.n	800d48a <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d464:	69fa      	ldr	r2, [r7, #28]
 800d466:	7812      	ldrb	r2, [r2, #0]
 800d468:	b2d2      	uxtb	r2, r2
 800d46a:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d470:	1c5a      	adds	r2, r3, #1
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d47a:	1e5a      	subs	r2, r3, #1
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d484:	2b00      	cmp	r3, #0
 800d486:	d1dc      	bne.n	800d442 <HAL_OSPI_Receive+0xae>
 800d488:	e000      	b.n	800d48c <HAL_OSPI_Receive+0xf8>
          break;
 800d48a:	bf00      	nop

      if (status == HAL_OK)
 800d48c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d490:	2b00      	cmp	r3, #0
 800d492:	d11c      	bne.n	800d4ce <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	9300      	str	r3, [sp, #0]
 800d498:	6a3b      	ldr	r3, [r7, #32]
 800d49a:	2201      	movs	r2, #1
 800d49c:	2102      	movs	r1, #2
 800d49e:	68f8      	ldr	r0, [r7, #12]
 800d4a0:	f000 fda2 	bl	800dfe8 <OSPI_WaitFlagStateUntilTimeout>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 800d4aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d10d      	bne.n	800d4ce <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	2202      	movs	r2, #2
 800d4b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	2202      	movs	r2, #2
 800d4be:	651a      	str	r2, [r3, #80]	@ 0x50
 800d4c0:	e005      	b.n	800d4ce <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	2210      	movs	r2, #16
 800d4cc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d4ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	3728      	adds	r7, #40	@ 0x28
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd80      	pop	{r7, pc}

0800d4da <HAL_OSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi)
{
 800d4da:	b480      	push	{r7}
 800d4dc:	b083      	sub	sp, #12
 800d4de:	af00      	add	r7, sp, #0
 800d4e0:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_ErrorCallback could be implemented in the user file
   */
}
 800d4e2:	bf00      	nop
 800d4e4:	370c      	adds	r7, #12
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ec:	4770      	bx	lr

0800d4ee <HAL_OSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d4ee:	b480      	push	{r7}
 800d4f0:	b083      	sub	sp, #12
 800d4f2:	af00      	add	r7, sp, #0
 800d4f4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_AbortCpltCallback could be implemented in the user file
   */
}
 800d4f6:	bf00      	nop
 800d4f8:	370c      	adds	r7, #12
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d500:	4770      	bx	lr

0800d502 <HAL_OSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi)
{
 800d502:	b480      	push	{r7}
 800d504:	b083      	sub	sp, #12
 800d506:	af00      	add	r7, sp, #0
 800d508:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 800d50a:	bf00      	nop
 800d50c:	370c      	adds	r7, #12
 800d50e:	46bd      	mov	sp, r7
 800d510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d514:	4770      	bx	lr

0800d516 <HAL_OSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d516:	b480      	push	{r7}
 800d518:	b083      	sub	sp, #12
 800d51a:	af00      	add	r7, sp, #0
 800d51c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_CmdCpltCallback could be implemented in the user file
   */
}
 800d51e:	bf00      	nop
 800d520:	370c      	adds	r7, #12
 800d522:	46bd      	mov	sp, r7
 800d524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d528:	4770      	bx	lr

0800d52a <HAL_OSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d52a:	b480      	push	{r7}
 800d52c:	b083      	sub	sp, #12
 800d52e:	af00      	add	r7, sp, #0
 800d530:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxCpltCallback could be implemented in the user file
   */
}
 800d532:	bf00      	nop
 800d534:	370c      	adds	r7, #12
 800d536:	46bd      	mov	sp, r7
 800d538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53c:	4770      	bx	lr

0800d53e <HAL_OSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d53e:	b480      	push	{r7}
 800d540:	b083      	sub	sp, #12
 800d542:	af00      	add	r7, sp, #0
 800d544:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxCpltCallback could be implemented in the user file
   */
}
 800d546:	bf00      	nop
 800d548:	370c      	adds	r7, #12
 800d54a:	46bd      	mov	sp, r7
 800d54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d550:	4770      	bx	lr

0800d552 <HAL_OSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi)
{
 800d552:	b480      	push	{r7}
 800d554:	b083      	sub	sp, #12
 800d556:	af00      	add	r7, sp, #0
 800d558:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800d55a:	bf00      	nop
 800d55c:	370c      	adds	r7, #12
 800d55e:	46bd      	mov	sp, r7
 800d560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d564:	4770      	bx	lr

0800d566 <HAL_OSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi)
{
 800d566:	b480      	push	{r7}
 800d568:	b083      	sub	sp, #12
 800d56a:	af00      	add	r7, sp, #0
 800d56c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_TimeOutCallback could be implemented in the user file
   */
}
 800d56e:	bf00      	nop
 800d570:	370c      	adds	r7, #12
 800d572:	46bd      	mov	sp, r7
 800d574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d578:	4770      	bx	lr

0800d57a <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800d57a:	b480      	push	{r7}
 800d57c:	b083      	sub	sp, #12
 800d57e:	af00      	add	r7, sp, #0
 800d580:	6078      	str	r0, [r7, #4]
 800d582:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	683a      	ldr	r2, [r7, #0]
 800d588:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 800d58a:	2300      	movs	r3, #0
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	370c      	adds	r7, #12
 800d590:	46bd      	mov	sp, r7
 800d592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d596:	4770      	bx	lr

0800d598 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 800d598:	b580      	push	{r7, lr}
 800d59a:	b094      	sub	sp, #80	@ 0x50
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	60f8      	str	r0, [r7, #12]
 800d5a0:	60b9      	str	r1, [r7, #8]
 800d5a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a9d      	ldr	r2, [pc, #628]	@ (800d82c <HAL_OSPIM_Config+0x294>)
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d105      	bne.n	800d5c6 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 800d5be:	2301      	movs	r3, #1
 800d5c0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800d5c4:	e004      	b.n	800d5d0 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800d5c6:	2301      	movs	r3, #1
 800d5c8:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 800d5ca:	2300      	movs	r3, #0
 800d5cc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d5d6:	e01d      	b.n	800d614 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800d5d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d5dc:	3301      	adds	r3, #1
 800d5de:	b2d8      	uxtb	r0, r3
 800d5e0:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800d5e4:	f107 0114 	add.w	r1, r7, #20
 800d5e8:	4613      	mov	r3, r2
 800d5ea:	005b      	lsls	r3, r3, #1
 800d5ec:	4413      	add	r3, r2
 800d5ee:	00db      	lsls	r3, r3, #3
 800d5f0:	440b      	add	r3, r1
 800d5f2:	4619      	mov	r1, r3
 800d5f4:	f000 feaa 	bl	800e34c <OSPIM_GetConfig>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d005      	beq.n	800d60a <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800d5fe:	2301      	movs	r3, #1
 800d600:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	2208      	movs	r2, #8
 800d608:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d60a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d60e:	3301      	adds	r3, #1
 800d610:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d614:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d618:	2b01      	cmp	r3, #1
 800d61a:	d9dd      	bls.n	800d5d8 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 800d61c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d620:	2b00      	cmp	r3, #0
 800d622:	f040 8499 	bne.w	800df58 <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800d626:	4b81      	ldr	r3, [pc, #516]	@ (800d82c <HAL_OSPIM_Config+0x294>)
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	f003 0301 	and.w	r3, r3, #1
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d00b      	beq.n	800d64a <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800d632:	4b7e      	ldr	r3, [pc, #504]	@ (800d82c <HAL_OSPIM_Config+0x294>)
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	4a7d      	ldr	r2, [pc, #500]	@ (800d82c <HAL_OSPIM_Config+0x294>)
 800d638:	f023 0301 	bic.w	r3, r3, #1
 800d63c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800d63e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d642:	f043 0301 	orr.w	r3, r3, #1
 800d646:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800d64a:	4b79      	ldr	r3, [pc, #484]	@ (800d830 <HAL_OSPIM_Config+0x298>)
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	f003 0301 	and.w	r3, r3, #1
 800d652:	2b00      	cmp	r3, #0
 800d654:	d00b      	beq.n	800d66e <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800d656:	4b76      	ldr	r3, [pc, #472]	@ (800d830 <HAL_OSPIM_Config+0x298>)
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	4a75      	ldr	r2, [pc, #468]	@ (800d830 <HAL_OSPIM_Config+0x298>)
 800d65c:	f023 0301 	bic.w	r3, r3, #1
 800d660:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800d662:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d666:	f043 0302 	orr.w	r3, r3, #2
 800d66a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800d66e:	4971      	ldr	r1, [pc, #452]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d670:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d672:	4613      	mov	r3, r2
 800d674:	005b      	lsls	r3, r3, #1
 800d676:	4413      	add	r3, r2
 800d678:	00db      	lsls	r3, r3, #3
 800d67a:	3350      	adds	r3, #80	@ 0x50
 800d67c:	443b      	add	r3, r7
 800d67e:	3b34      	subs	r3, #52	@ 0x34
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	3b01      	subs	r3, #1
 800d684:	009b      	lsls	r3, r3, #2
 800d686:	440b      	add	r3, r1
 800d688:	6859      	ldr	r1, [r3, #4]
 800d68a:	486a      	ldr	r0, [pc, #424]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d68c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d68e:	4613      	mov	r3, r2
 800d690:	005b      	lsls	r3, r3, #1
 800d692:	4413      	add	r3, r2
 800d694:	00db      	lsls	r3, r3, #3
 800d696:	3350      	adds	r3, #80	@ 0x50
 800d698:	443b      	add	r3, r7
 800d69a:	3b34      	subs	r3, #52	@ 0x34
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	3b01      	subs	r3, #1
 800d6a0:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800d6a4:	009b      	lsls	r3, r3, #2
 800d6a6:	4403      	add	r3, r0
 800d6a8:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800d6aa:	4b62      	ldr	r3, [pc, #392]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	f003 0301 	and.w	r3, r3, #1
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	f000 80c0 	beq.w	800d838 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800d6b8:	4b5e      	ldr	r3, [pc, #376]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	4a5d      	ldr	r2, [pc, #372]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d6be:	f023 0301 	bic.w	r3, r3, #1
 800d6c2:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 800d6c4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d6c8:	2b01      	cmp	r3, #1
 800d6ca:	f040 8162 	bne.w	800d992 <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800d6ce:	4959      	ldr	r1, [pc, #356]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d6d0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d6d4:	4613      	mov	r3, r2
 800d6d6:	005b      	lsls	r3, r3, #1
 800d6d8:	4413      	add	r3, r2
 800d6da:	00db      	lsls	r3, r3, #3
 800d6dc:	3350      	adds	r3, #80	@ 0x50
 800d6de:	443b      	add	r3, r7
 800d6e0:	3b3c      	subs	r3, #60	@ 0x3c
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	3b01      	subs	r3, #1
 800d6e6:	009b      	lsls	r3, r3, #2
 800d6e8:	440b      	add	r3, r1
 800d6ea:	6859      	ldr	r1, [r3, #4]
 800d6ec:	4851      	ldr	r0, [pc, #324]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d6ee:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d6f2:	4613      	mov	r3, r2
 800d6f4:	005b      	lsls	r3, r3, #1
 800d6f6:	4413      	add	r3, r2
 800d6f8:	00db      	lsls	r3, r3, #3
 800d6fa:	3350      	adds	r3, #80	@ 0x50
 800d6fc:	443b      	add	r3, r7
 800d6fe:	3b3c      	subs	r3, #60	@ 0x3c
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	3b01      	subs	r3, #1
 800d704:	f041 0202 	orr.w	r2, r1, #2
 800d708:	009b      	lsls	r3, r3, #2
 800d70a:	4403      	add	r3, r0
 800d70c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800d70e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d712:	4613      	mov	r3, r2
 800d714:	005b      	lsls	r3, r3, #1
 800d716:	4413      	add	r3, r2
 800d718:	00db      	lsls	r3, r3, #3
 800d71a:	3350      	adds	r3, #80	@ 0x50
 800d71c:	443b      	add	r3, r7
 800d71e:	3b38      	subs	r3, #56	@ 0x38
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d01f      	beq.n	800d766 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 800d726:	4943      	ldr	r1, [pc, #268]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d728:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d72c:	4613      	mov	r3, r2
 800d72e:	005b      	lsls	r3, r3, #1
 800d730:	4413      	add	r3, r2
 800d732:	00db      	lsls	r3, r3, #3
 800d734:	3350      	adds	r3, #80	@ 0x50
 800d736:	443b      	add	r3, r7
 800d738:	3b38      	subs	r3, #56	@ 0x38
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	3b01      	subs	r3, #1
 800d73e:	009b      	lsls	r3, r3, #2
 800d740:	440b      	add	r3, r1
 800d742:	6859      	ldr	r1, [r3, #4]
 800d744:	483b      	ldr	r0, [pc, #236]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d746:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d74a:	4613      	mov	r3, r2
 800d74c:	005b      	lsls	r3, r3, #1
 800d74e:	4413      	add	r3, r2
 800d750:	00db      	lsls	r3, r3, #3
 800d752:	3350      	adds	r3, #80	@ 0x50
 800d754:	443b      	add	r3, r7
 800d756:	3b38      	subs	r3, #56	@ 0x38
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	3b01      	subs	r3, #1
 800d75c:	f041 0220 	orr.w	r2, r1, #32
 800d760:	009b      	lsls	r3, r3, #2
 800d762:	4403      	add	r3, r0
 800d764:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800d766:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d76a:	4613      	mov	r3, r2
 800d76c:	005b      	lsls	r3, r3, #1
 800d76e:	4413      	add	r3, r2
 800d770:	00db      	lsls	r3, r3, #3
 800d772:	3350      	adds	r3, #80	@ 0x50
 800d774:	443b      	add	r3, r7
 800d776:	3b30      	subs	r3, #48	@ 0x30
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d023      	beq.n	800d7c6 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800d77e:	492d      	ldr	r1, [pc, #180]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d780:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d784:	4613      	mov	r3, r2
 800d786:	005b      	lsls	r3, r3, #1
 800d788:	4413      	add	r3, r2
 800d78a:	00db      	lsls	r3, r3, #3
 800d78c:	3350      	adds	r3, #80	@ 0x50
 800d78e:	443b      	add	r3, r7
 800d790:	3b30      	subs	r3, #48	@ 0x30
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	3b01      	subs	r3, #1
 800d796:	f003 0301 	and.w	r3, r3, #1
 800d79a:	009b      	lsls	r3, r3, #2
 800d79c:	440b      	add	r3, r1
 800d79e:	6859      	ldr	r1, [r3, #4]
 800d7a0:	4824      	ldr	r0, [pc, #144]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d7a2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7a6:	4613      	mov	r3, r2
 800d7a8:	005b      	lsls	r3, r3, #1
 800d7aa:	4413      	add	r3, r2
 800d7ac:	00db      	lsls	r3, r3, #3
 800d7ae:	3350      	adds	r3, #80	@ 0x50
 800d7b0:	443b      	add	r3, r7
 800d7b2:	3b30      	subs	r3, #48	@ 0x30
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	3b01      	subs	r3, #1
 800d7b8:	f003 0301 	and.w	r3, r3, #1
 800d7bc:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 800d7c0:	009b      	lsls	r3, r3, #2
 800d7c2:	4403      	add	r3, r0
 800d7c4:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800d7c6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7ca:	4613      	mov	r3, r2
 800d7cc:	005b      	lsls	r3, r3, #1
 800d7ce:	4413      	add	r3, r2
 800d7d0:	00db      	lsls	r3, r3, #3
 800d7d2:	3350      	adds	r3, #80	@ 0x50
 800d7d4:	443b      	add	r3, r7
 800d7d6:	3b2c      	subs	r3, #44	@ 0x2c
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	f000 80d9 	beq.w	800d992 <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800d7e0:	4914      	ldr	r1, [pc, #80]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d7e2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7e6:	4613      	mov	r3, r2
 800d7e8:	005b      	lsls	r3, r3, #1
 800d7ea:	4413      	add	r3, r2
 800d7ec:	00db      	lsls	r3, r3, #3
 800d7ee:	3350      	adds	r3, #80	@ 0x50
 800d7f0:	443b      	add	r3, r7
 800d7f2:	3b2c      	subs	r3, #44	@ 0x2c
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	3b01      	subs	r3, #1
 800d7f8:	f003 0301 	and.w	r3, r3, #1
 800d7fc:	009b      	lsls	r3, r3, #2
 800d7fe:	440b      	add	r3, r1
 800d800:	6859      	ldr	r1, [r3, #4]
 800d802:	480c      	ldr	r0, [pc, #48]	@ (800d834 <HAL_OSPIM_Config+0x29c>)
 800d804:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d808:	4613      	mov	r3, r2
 800d80a:	005b      	lsls	r3, r3, #1
 800d80c:	4413      	add	r3, r2
 800d80e:	00db      	lsls	r3, r3, #3
 800d810:	3350      	adds	r3, #80	@ 0x50
 800d812:	443b      	add	r3, r7
 800d814:	3b2c      	subs	r3, #44	@ 0x2c
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	3b01      	subs	r3, #1
 800d81a:	f003 0301 	and.w	r3, r3, #1
 800d81e:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 800d822:	009b      	lsls	r3, r3, #2
 800d824:	4403      	add	r3, r0
 800d826:	605a      	str	r2, [r3, #4]
 800d828:	e0b3      	b.n	800d992 <HAL_OSPIM_Config+0x3fa>
 800d82a:	bf00      	nop
 800d82c:	52005000 	.word	0x52005000
 800d830:	5200a000 	.word	0x5200a000
 800d834:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 800d838:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d83a:	4613      	mov	r3, r2
 800d83c:	005b      	lsls	r3, r3, #1
 800d83e:	4413      	add	r3, r2
 800d840:	00db      	lsls	r3, r3, #3
 800d842:	3350      	adds	r3, #80	@ 0x50
 800d844:	443b      	add	r3, r7
 800d846:	3b3c      	subs	r3, #60	@ 0x3c
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	f000 80a1 	beq.w	800d992 <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800d850:	4995      	ldr	r1, [pc, #596]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800d852:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d854:	4613      	mov	r3, r2
 800d856:	005b      	lsls	r3, r3, #1
 800d858:	4413      	add	r3, r2
 800d85a:	00db      	lsls	r3, r3, #3
 800d85c:	3350      	adds	r3, #80	@ 0x50
 800d85e:	443b      	add	r3, r7
 800d860:	3b3c      	subs	r3, #60	@ 0x3c
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	3b01      	subs	r3, #1
 800d866:	009b      	lsls	r3, r3, #2
 800d868:	440b      	add	r3, r1
 800d86a:	6859      	ldr	r1, [r3, #4]
 800d86c:	488e      	ldr	r0, [pc, #568]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800d86e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d870:	4613      	mov	r3, r2
 800d872:	005b      	lsls	r3, r3, #1
 800d874:	4413      	add	r3, r2
 800d876:	00db      	lsls	r3, r3, #3
 800d878:	3350      	adds	r3, #80	@ 0x50
 800d87a:	443b      	add	r3, r7
 800d87c:	3b3c      	subs	r3, #60	@ 0x3c
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	3b01      	subs	r3, #1
 800d882:	f021 0201 	bic.w	r2, r1, #1
 800d886:	009b      	lsls	r3, r3, #2
 800d888:	4403      	add	r3, r0
 800d88a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800d88c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d88e:	4613      	mov	r3, r2
 800d890:	005b      	lsls	r3, r3, #1
 800d892:	4413      	add	r3, r2
 800d894:	00db      	lsls	r3, r3, #3
 800d896:	3350      	adds	r3, #80	@ 0x50
 800d898:	443b      	add	r3, r7
 800d89a:	3b38      	subs	r3, #56	@ 0x38
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d01d      	beq.n	800d8de <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800d8a2:	4981      	ldr	r1, [pc, #516]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800d8a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8a6:	4613      	mov	r3, r2
 800d8a8:	005b      	lsls	r3, r3, #1
 800d8aa:	4413      	add	r3, r2
 800d8ac:	00db      	lsls	r3, r3, #3
 800d8ae:	3350      	adds	r3, #80	@ 0x50
 800d8b0:	443b      	add	r3, r7
 800d8b2:	3b38      	subs	r3, #56	@ 0x38
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	3b01      	subs	r3, #1
 800d8b8:	009b      	lsls	r3, r3, #2
 800d8ba:	440b      	add	r3, r1
 800d8bc:	6859      	ldr	r1, [r3, #4]
 800d8be:	487a      	ldr	r0, [pc, #488]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800d8c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8c2:	4613      	mov	r3, r2
 800d8c4:	005b      	lsls	r3, r3, #1
 800d8c6:	4413      	add	r3, r2
 800d8c8:	00db      	lsls	r3, r3, #3
 800d8ca:	3350      	adds	r3, #80	@ 0x50
 800d8cc:	443b      	add	r3, r7
 800d8ce:	3b38      	subs	r3, #56	@ 0x38
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	3b01      	subs	r3, #1
 800d8d4:	f021 0210 	bic.w	r2, r1, #16
 800d8d8:	009b      	lsls	r3, r3, #2
 800d8da:	4403      	add	r3, r0
 800d8dc:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800d8de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8e0:	4613      	mov	r3, r2
 800d8e2:	005b      	lsls	r3, r3, #1
 800d8e4:	4413      	add	r3, r2
 800d8e6:	00db      	lsls	r3, r3, #3
 800d8e8:	3350      	adds	r3, #80	@ 0x50
 800d8ea:	443b      	add	r3, r7
 800d8ec:	3b30      	subs	r3, #48	@ 0x30
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d021      	beq.n	800d938 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800d8f4:	496c      	ldr	r1, [pc, #432]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800d8f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8f8:	4613      	mov	r3, r2
 800d8fa:	005b      	lsls	r3, r3, #1
 800d8fc:	4413      	add	r3, r2
 800d8fe:	00db      	lsls	r3, r3, #3
 800d900:	3350      	adds	r3, #80	@ 0x50
 800d902:	443b      	add	r3, r7
 800d904:	3b30      	subs	r3, #48	@ 0x30
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	3b01      	subs	r3, #1
 800d90a:	f003 0301 	and.w	r3, r3, #1
 800d90e:	009b      	lsls	r3, r3, #2
 800d910:	440b      	add	r3, r1
 800d912:	6859      	ldr	r1, [r3, #4]
 800d914:	4864      	ldr	r0, [pc, #400]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800d916:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d918:	4613      	mov	r3, r2
 800d91a:	005b      	lsls	r3, r3, #1
 800d91c:	4413      	add	r3, r2
 800d91e:	00db      	lsls	r3, r3, #3
 800d920:	3350      	adds	r3, #80	@ 0x50
 800d922:	443b      	add	r3, r7
 800d924:	3b30      	subs	r3, #48	@ 0x30
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	3b01      	subs	r3, #1
 800d92a:	f003 0301 	and.w	r3, r3, #1
 800d92e:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800d932:	009b      	lsls	r3, r3, #2
 800d934:	4403      	add	r3, r0
 800d936:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800d938:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d93a:	4613      	mov	r3, r2
 800d93c:	005b      	lsls	r3, r3, #1
 800d93e:	4413      	add	r3, r2
 800d940:	00db      	lsls	r3, r3, #3
 800d942:	3350      	adds	r3, #80	@ 0x50
 800d944:	443b      	add	r3, r7
 800d946:	3b2c      	subs	r3, #44	@ 0x2c
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d021      	beq.n	800d992 <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800d94e:	4956      	ldr	r1, [pc, #344]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800d950:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d952:	4613      	mov	r3, r2
 800d954:	005b      	lsls	r3, r3, #1
 800d956:	4413      	add	r3, r2
 800d958:	00db      	lsls	r3, r3, #3
 800d95a:	3350      	adds	r3, #80	@ 0x50
 800d95c:	443b      	add	r3, r7
 800d95e:	3b2c      	subs	r3, #44	@ 0x2c
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	3b01      	subs	r3, #1
 800d964:	f003 0301 	and.w	r3, r3, #1
 800d968:	009b      	lsls	r3, r3, #2
 800d96a:	440b      	add	r3, r1
 800d96c:	6859      	ldr	r1, [r3, #4]
 800d96e:	484e      	ldr	r0, [pc, #312]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800d970:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d972:	4613      	mov	r3, r2
 800d974:	005b      	lsls	r3, r3, #1
 800d976:	4413      	add	r3, r2
 800d978:	00db      	lsls	r3, r3, #3
 800d97a:	3350      	adds	r3, #80	@ 0x50
 800d97c:	443b      	add	r3, r7
 800d97e:	3b2c      	subs	r3, #44	@ 0x2c
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	3b01      	subs	r3, #1
 800d984:	f003 0301 	and.w	r3, r3, #1
 800d988:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800d98c:	009b      	lsls	r3, r3, #2
 800d98e:	4403      	add	r3, r0
 800d990:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800d992:	68bb      	ldr	r3, [r7, #8]
 800d994:	6819      	ldr	r1, [r3, #0]
 800d996:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d99a:	4613      	mov	r3, r2
 800d99c:	005b      	lsls	r3, r3, #1
 800d99e:	4413      	add	r3, r2
 800d9a0:	00db      	lsls	r3, r3, #3
 800d9a2:	3350      	adds	r3, #80	@ 0x50
 800d9a4:	443b      	add	r3, r7
 800d9a6:	3b3c      	subs	r3, #60	@ 0x3c
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	4299      	cmp	r1, r3
 800d9ac:	d03c      	beq.n	800da28 <HAL_OSPIM_Config+0x490>
 800d9ae:	68bb      	ldr	r3, [r7, #8]
 800d9b0:	6899      	ldr	r1, [r3, #8]
 800d9b2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d9b6:	4613      	mov	r3, r2
 800d9b8:	005b      	lsls	r3, r3, #1
 800d9ba:	4413      	add	r3, r2
 800d9bc:	00db      	lsls	r3, r3, #3
 800d9be:	3350      	adds	r3, #80	@ 0x50
 800d9c0:	443b      	add	r3, r7
 800d9c2:	3b34      	subs	r3, #52	@ 0x34
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	4299      	cmp	r1, r3
 800d9c8:	d02e      	beq.n	800da28 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800d9ca:	68bb      	ldr	r3, [r7, #8]
 800d9cc:	6859      	ldr	r1, [r3, #4]
 800d9ce:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d9d2:	4613      	mov	r3, r2
 800d9d4:	005b      	lsls	r3, r3, #1
 800d9d6:	4413      	add	r3, r2
 800d9d8:	00db      	lsls	r3, r3, #3
 800d9da:	3350      	adds	r3, #80	@ 0x50
 800d9dc:	443b      	add	r3, r7
 800d9de:	3b38      	subs	r3, #56	@ 0x38
 800d9e0:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800d9e2:	4299      	cmp	r1, r3
 800d9e4:	d103      	bne.n	800d9ee <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	685b      	ldr	r3, [r3, #4]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d11c      	bne.n	800da28 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	68d9      	ldr	r1, [r3, #12]
 800d9f2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d9f6:	4613      	mov	r3, r2
 800d9f8:	005b      	lsls	r3, r3, #1
 800d9fa:	4413      	add	r3, r2
 800d9fc:	00db      	lsls	r3, r3, #3
 800d9fe:	3350      	adds	r3, #80	@ 0x50
 800da00:	443b      	add	r3, r7
 800da02:	3b30      	subs	r3, #48	@ 0x30
 800da04:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800da06:	4299      	cmp	r1, r3
 800da08:	d00e      	beq.n	800da28 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800da0a:	68bb      	ldr	r3, [r7, #8]
 800da0c:	6919      	ldr	r1, [r3, #16]
 800da0e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da12:	4613      	mov	r3, r2
 800da14:	005b      	lsls	r3, r3, #1
 800da16:	4413      	add	r3, r2
 800da18:	00db      	lsls	r3, r3, #3
 800da1a:	3350      	adds	r3, #80	@ 0x50
 800da1c:	443b      	add	r3, r7
 800da1e:	3b2c      	subs	r3, #44	@ 0x2c
 800da20:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800da22:	4299      	cmp	r1, r3
 800da24:	f040 810e 	bne.w	800dc44 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800da28:	68bb      	ldr	r3, [r7, #8]
 800da2a:	6819      	ldr	r1, [r3, #0]
 800da2c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da30:	4613      	mov	r3, r2
 800da32:	005b      	lsls	r3, r3, #1
 800da34:	4413      	add	r3, r2
 800da36:	00db      	lsls	r3, r3, #3
 800da38:	3350      	adds	r3, #80	@ 0x50
 800da3a:	443b      	add	r3, r7
 800da3c:	3b3c      	subs	r3, #60	@ 0x3c
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	4299      	cmp	r1, r3
 800da42:	d133      	bne.n	800daac <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800da44:	68bb      	ldr	r3, [r7, #8]
 800da46:	6859      	ldr	r1, [r3, #4]
 800da48:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da4c:	4613      	mov	r3, r2
 800da4e:	005b      	lsls	r3, r3, #1
 800da50:	4413      	add	r3, r2
 800da52:	00db      	lsls	r3, r3, #3
 800da54:	3350      	adds	r3, #80	@ 0x50
 800da56:	443b      	add	r3, r7
 800da58:	3b38      	subs	r3, #56	@ 0x38
 800da5a:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800da5c:	4299      	cmp	r1, r3
 800da5e:	d125      	bne.n	800daac <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800da60:	68bb      	ldr	r3, [r7, #8]
 800da62:	68d9      	ldr	r1, [r3, #12]
 800da64:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da68:	4613      	mov	r3, r2
 800da6a:	005b      	lsls	r3, r3, #1
 800da6c:	4413      	add	r3, r2
 800da6e:	00db      	lsls	r3, r3, #3
 800da70:	3350      	adds	r3, #80	@ 0x50
 800da72:	443b      	add	r3, r7
 800da74:	3b30      	subs	r3, #48	@ 0x30
 800da76:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800da78:	4299      	cmp	r1, r3
 800da7a:	d117      	bne.n	800daac <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	6919      	ldr	r1, [r3, #16]
 800da80:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da84:	4613      	mov	r3, r2
 800da86:	005b      	lsls	r3, r3, #1
 800da88:	4413      	add	r3, r2
 800da8a:	00db      	lsls	r3, r3, #3
 800da8c:	3350      	adds	r3, #80	@ 0x50
 800da8e:	443b      	add	r3, r7
 800da90:	3b2c      	subs	r3, #44	@ 0x2c
 800da92:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800da94:	4299      	cmp	r1, r3
 800da96:	d109      	bne.n	800daac <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800da98:	4b03      	ldr	r3, [pc, #12]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	4a02      	ldr	r2, [pc, #8]	@ (800daa8 <HAL_OSPIM_Config+0x510>)
 800da9e:	f043 0301 	orr.w	r3, r3, #1
 800daa2:	6013      	str	r3, [r2, #0]
 800daa4:	e0ce      	b.n	800dc44 <HAL_OSPIM_Config+0x6ac>
 800daa6:	bf00      	nop
 800daa8:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800daac:	49bb      	ldr	r1, [pc, #748]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800daae:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dab2:	4613      	mov	r3, r2
 800dab4:	005b      	lsls	r3, r3, #1
 800dab6:	4413      	add	r3, r2
 800dab8:	00db      	lsls	r3, r3, #3
 800daba:	3350      	adds	r3, #80	@ 0x50
 800dabc:	443b      	add	r3, r7
 800dabe:	3b3c      	subs	r3, #60	@ 0x3c
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	3b01      	subs	r3, #1
 800dac4:	009b      	lsls	r3, r3, #2
 800dac6:	440b      	add	r3, r1
 800dac8:	6859      	ldr	r1, [r3, #4]
 800daca:	48b4      	ldr	r0, [pc, #720]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dacc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dad0:	4613      	mov	r3, r2
 800dad2:	005b      	lsls	r3, r3, #1
 800dad4:	4413      	add	r3, r2
 800dad6:	00db      	lsls	r3, r3, #3
 800dad8:	3350      	adds	r3, #80	@ 0x50
 800dada:	443b      	add	r3, r7
 800dadc:	3b3c      	subs	r3, #60	@ 0x3c
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	3b01      	subs	r3, #1
 800dae2:	f021 0201 	bic.w	r2, r1, #1
 800dae6:	009b      	lsls	r3, r3, #2
 800dae8:	4403      	add	r3, r0
 800daea:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800daec:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800daf0:	4613      	mov	r3, r2
 800daf2:	005b      	lsls	r3, r3, #1
 800daf4:	4413      	add	r3, r2
 800daf6:	00db      	lsls	r3, r3, #3
 800daf8:	3350      	adds	r3, #80	@ 0x50
 800dafa:	443b      	add	r3, r7
 800dafc:	3b38      	subs	r3, #56	@ 0x38
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d01f      	beq.n	800db44 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800db04:	49a5      	ldr	r1, [pc, #660]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800db06:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db0a:	4613      	mov	r3, r2
 800db0c:	005b      	lsls	r3, r3, #1
 800db0e:	4413      	add	r3, r2
 800db10:	00db      	lsls	r3, r3, #3
 800db12:	3350      	adds	r3, #80	@ 0x50
 800db14:	443b      	add	r3, r7
 800db16:	3b38      	subs	r3, #56	@ 0x38
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	3b01      	subs	r3, #1
 800db1c:	009b      	lsls	r3, r3, #2
 800db1e:	440b      	add	r3, r1
 800db20:	6859      	ldr	r1, [r3, #4]
 800db22:	489e      	ldr	r0, [pc, #632]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800db24:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db28:	4613      	mov	r3, r2
 800db2a:	005b      	lsls	r3, r3, #1
 800db2c:	4413      	add	r3, r2
 800db2e:	00db      	lsls	r3, r3, #3
 800db30:	3350      	adds	r3, #80	@ 0x50
 800db32:	443b      	add	r3, r7
 800db34:	3b38      	subs	r3, #56	@ 0x38
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	3b01      	subs	r3, #1
 800db3a:	f021 0210 	bic.w	r2, r1, #16
 800db3e:	009b      	lsls	r3, r3, #2
 800db40:	4403      	add	r3, r0
 800db42:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800db44:	4995      	ldr	r1, [pc, #596]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800db46:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db4a:	4613      	mov	r3, r2
 800db4c:	005b      	lsls	r3, r3, #1
 800db4e:	4413      	add	r3, r2
 800db50:	00db      	lsls	r3, r3, #3
 800db52:	3350      	adds	r3, #80	@ 0x50
 800db54:	443b      	add	r3, r7
 800db56:	3b34      	subs	r3, #52	@ 0x34
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	3b01      	subs	r3, #1
 800db5c:	009b      	lsls	r3, r3, #2
 800db5e:	440b      	add	r3, r1
 800db60:	6859      	ldr	r1, [r3, #4]
 800db62:	488e      	ldr	r0, [pc, #568]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800db64:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db68:	4613      	mov	r3, r2
 800db6a:	005b      	lsls	r3, r3, #1
 800db6c:	4413      	add	r3, r2
 800db6e:	00db      	lsls	r3, r3, #3
 800db70:	3350      	adds	r3, #80	@ 0x50
 800db72:	443b      	add	r3, r7
 800db74:	3b34      	subs	r3, #52	@ 0x34
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	3b01      	subs	r3, #1
 800db7a:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800db7e:	009b      	lsls	r3, r3, #2
 800db80:	4403      	add	r3, r0
 800db82:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800db84:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db88:	4613      	mov	r3, r2
 800db8a:	005b      	lsls	r3, r3, #1
 800db8c:	4413      	add	r3, r2
 800db8e:	00db      	lsls	r3, r3, #3
 800db90:	3350      	adds	r3, #80	@ 0x50
 800db92:	443b      	add	r3, r7
 800db94:	3b30      	subs	r3, #48	@ 0x30
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d023      	beq.n	800dbe4 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800db9c:	497f      	ldr	r1, [pc, #508]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800db9e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dba2:	4613      	mov	r3, r2
 800dba4:	005b      	lsls	r3, r3, #1
 800dba6:	4413      	add	r3, r2
 800dba8:	00db      	lsls	r3, r3, #3
 800dbaa:	3350      	adds	r3, #80	@ 0x50
 800dbac:	443b      	add	r3, r7
 800dbae:	3b30      	subs	r3, #48	@ 0x30
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	3b01      	subs	r3, #1
 800dbb4:	f003 0301 	and.w	r3, r3, #1
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	440b      	add	r3, r1
 800dbbc:	6859      	ldr	r1, [r3, #4]
 800dbbe:	4877      	ldr	r0, [pc, #476]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dbc0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbc4:	4613      	mov	r3, r2
 800dbc6:	005b      	lsls	r3, r3, #1
 800dbc8:	4413      	add	r3, r2
 800dbca:	00db      	lsls	r3, r3, #3
 800dbcc:	3350      	adds	r3, #80	@ 0x50
 800dbce:	443b      	add	r3, r7
 800dbd0:	3b30      	subs	r3, #48	@ 0x30
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	3b01      	subs	r3, #1
 800dbd6:	f003 0301 	and.w	r3, r3, #1
 800dbda:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800dbde:	009b      	lsls	r3, r3, #2
 800dbe0:	4403      	add	r3, r0
 800dbe2:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800dbe4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbe8:	4613      	mov	r3, r2
 800dbea:	005b      	lsls	r3, r3, #1
 800dbec:	4413      	add	r3, r2
 800dbee:	00db      	lsls	r3, r3, #3
 800dbf0:	3350      	adds	r3, #80	@ 0x50
 800dbf2:	443b      	add	r3, r7
 800dbf4:	3b2c      	subs	r3, #44	@ 0x2c
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d023      	beq.n	800dc44 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dbfc:	4967      	ldr	r1, [pc, #412]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dbfe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc02:	4613      	mov	r3, r2
 800dc04:	005b      	lsls	r3, r3, #1
 800dc06:	4413      	add	r3, r2
 800dc08:	00db      	lsls	r3, r3, #3
 800dc0a:	3350      	adds	r3, #80	@ 0x50
 800dc0c:	443b      	add	r3, r7
 800dc0e:	3b2c      	subs	r3, #44	@ 0x2c
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	3b01      	subs	r3, #1
 800dc14:	f003 0301 	and.w	r3, r3, #1
 800dc18:	009b      	lsls	r3, r3, #2
 800dc1a:	440b      	add	r3, r1
 800dc1c:	6859      	ldr	r1, [r3, #4]
 800dc1e:	485f      	ldr	r0, [pc, #380]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dc20:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc24:	4613      	mov	r3, r2
 800dc26:	005b      	lsls	r3, r3, #1
 800dc28:	4413      	add	r3, r2
 800dc2a:	00db      	lsls	r3, r3, #3
 800dc2c:	3350      	adds	r3, #80	@ 0x50
 800dc2e:	443b      	add	r3, r7
 800dc30:	3b2c      	subs	r3, #44	@ 0x2c
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	3b01      	subs	r3, #1
 800dc36:	f003 0301 	and.w	r3, r3, #1
 800dc3a:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800dc3e:	009b      	lsls	r3, r3, #2
 800dc40:	4403      	add	r3, r0
 800dc42:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800dc44:	4a55      	ldr	r2, [pc, #340]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	689b      	ldr	r3, [r3, #8]
 800dc4a:	3b01      	subs	r3, #1
 800dc4c:	009b      	lsls	r3, r3, #2
 800dc4e:	4413      	add	r3, r2
 800dc50:	685b      	ldr	r3, [r3, #4]
 800dc52:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dc56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc58:	025b      	lsls	r3, r3, #9
 800dc5a:	431a      	orrs	r2, r3
 800dc5c:	494f      	ldr	r1, [pc, #316]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dc5e:	68bb      	ldr	r3, [r7, #8]
 800dc60:	689b      	ldr	r3, [r3, #8]
 800dc62:	3b01      	subs	r3, #1
 800dc64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dc68:	009b      	lsls	r3, r3, #2
 800dc6a:	440b      	add	r3, r1
 800dc6c:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800dc6e:	68bb      	ldr	r3, [r7, #8]
 800dc70:	695b      	ldr	r3, [r3, #20]
 800dc72:	1e5a      	subs	r2, r3, #1
 800dc74:	4b49      	ldr	r3, [pc, #292]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	0c1b      	lsrs	r3, r3, #16
 800dc7a:	b2db      	uxtb	r3, r3
 800dc7c:	429a      	cmp	r2, r3
 800dc7e:	d90a      	bls.n	800dc96 <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 800dc80:	4b46      	ldr	r3, [pc, #280]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	695b      	ldr	r3, [r3, #20]
 800dc8c:	3b01      	subs	r3, #1
 800dc8e:	041b      	lsls	r3, r3, #16
 800dc90:	4942      	ldr	r1, [pc, #264]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dc92:	4313      	orrs	r3, r2
 800dc94:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800dc96:	4b41      	ldr	r3, [pc, #260]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	f003 0301 	and.w	r3, r3, #1
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	f000 809a 	beq.w	800ddd8 <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 800dca4:	4a3d      	ldr	r2, [pc, #244]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dca6:	68bb      	ldr	r3, [r7, #8]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	3b01      	subs	r3, #1
 800dcac:	009b      	lsls	r3, r3, #2
 800dcae:	4413      	add	r3, r2
 800dcb0:	685b      	ldr	r3, [r3, #4]
 800dcb2:	f023 0203 	bic.w	r2, r3, #3
 800dcb6:	4939      	ldr	r1, [pc, #228]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	f042 0201 	orr.w	r2, r2, #1
 800dcc2:	009b      	lsls	r3, r3, #2
 800dcc4:	440b      	add	r3, r1
 800dcc6:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	685b      	ldr	r3, [r3, #4]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d011      	beq.n	800dcf4 <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 800dcd0:	4a32      	ldr	r2, [pc, #200]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dcd2:	68bb      	ldr	r3, [r7, #8]
 800dcd4:	685b      	ldr	r3, [r3, #4]
 800dcd6:	3b01      	subs	r3, #1
 800dcd8:	009b      	lsls	r3, r3, #2
 800dcda:	4413      	add	r3, r2
 800dcdc:	685b      	ldr	r3, [r3, #4]
 800dcde:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800dce2:	492e      	ldr	r1, [pc, #184]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	685b      	ldr	r3, [r3, #4]
 800dce8:	3b01      	subs	r3, #1
 800dcea:	f042 0210 	orr.w	r2, r2, #16
 800dcee:	009b      	lsls	r3, r3, #2
 800dcf0:	440b      	add	r3, r1
 800dcf2:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800dcf4:	68bb      	ldr	r3, [r7, #8]
 800dcf6:	68db      	ldr	r3, [r3, #12]
 800dcf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d016      	beq.n	800dd2e <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dd00:	4a26      	ldr	r2, [pc, #152]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	68db      	ldr	r3, [r3, #12]
 800dd06:	3b01      	subs	r3, #1
 800dd08:	f003 0301 	and.w	r3, r3, #1
 800dd0c:	009b      	lsls	r3, r3, #2
 800dd0e:	4413      	add	r3, r2
 800dd10:	685b      	ldr	r3, [r3, #4]
 800dd12:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800dd16:	4921      	ldr	r1, [pc, #132]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	68db      	ldr	r3, [r3, #12]
 800dd1c:	3b01      	subs	r3, #1
 800dd1e:	f003 0301 	and.w	r3, r3, #1
 800dd22:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800dd26:	009b      	lsls	r3, r3, #2
 800dd28:	440b      	add	r3, r1
 800dd2a:	605a      	str	r2, [r3, #4]
 800dd2c:	e019      	b.n	800dd62 <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800dd2e:	68bb      	ldr	r3, [r7, #8]
 800dd30:	68db      	ldr	r3, [r3, #12]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d015      	beq.n	800dd62 <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dd36:	4a19      	ldr	r2, [pc, #100]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dd38:	68bb      	ldr	r3, [r7, #8]
 800dd3a:	68db      	ldr	r3, [r3, #12]
 800dd3c:	3b01      	subs	r3, #1
 800dd3e:	f003 0301 	and.w	r3, r3, #1
 800dd42:	009b      	lsls	r3, r3, #2
 800dd44:	4413      	add	r3, r2
 800dd46:	685b      	ldr	r3, [r3, #4]
 800dd48:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800dd4c:	4913      	ldr	r1, [pc, #76]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dd4e:	68bb      	ldr	r3, [r7, #8]
 800dd50:	68db      	ldr	r3, [r3, #12]
 800dd52:	3b01      	subs	r3, #1
 800dd54:	f003 0301 	and.w	r3, r3, #1
 800dd58:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800dd5c:	009b      	lsls	r3, r3, #2
 800dd5e:	440b      	add	r3, r1
 800dd60:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	691b      	ldr	r3, [r3, #16]
 800dd66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d018      	beq.n	800dda0 <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dd6e:	4a0b      	ldr	r2, [pc, #44]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dd70:	68bb      	ldr	r3, [r7, #8]
 800dd72:	691b      	ldr	r3, [r3, #16]
 800dd74:	3b01      	subs	r3, #1
 800dd76:	f003 0301 	and.w	r3, r3, #1
 800dd7a:	009b      	lsls	r3, r3, #2
 800dd7c:	4413      	add	r3, r2
 800dd7e:	685b      	ldr	r3, [r3, #4]
 800dd80:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800dd84:	4905      	ldr	r1, [pc, #20]	@ (800dd9c <HAL_OSPIM_Config+0x804>)
 800dd86:	68bb      	ldr	r3, [r7, #8]
 800dd88:	691b      	ldr	r3, [r3, #16]
 800dd8a:	3b01      	subs	r3, #1
 800dd8c:	f003 0301 	and.w	r3, r3, #1
 800dd90:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800dd94:	009b      	lsls	r3, r3, #2
 800dd96:	440b      	add	r3, r1
 800dd98:	605a      	str	r2, [r3, #4]
 800dd9a:	e0c5      	b.n	800df28 <HAL_OSPIM_Config+0x990>
 800dd9c:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	691b      	ldr	r3, [r3, #16]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	f000 80bf 	beq.w	800df28 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800ddaa:	4a6e      	ldr	r2, [pc, #440]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	691b      	ldr	r3, [r3, #16]
 800ddb0:	3b01      	subs	r3, #1
 800ddb2:	f003 0301 	and.w	r3, r3, #1
 800ddb6:	009b      	lsls	r3, r3, #2
 800ddb8:	4413      	add	r3, r2
 800ddba:	685b      	ldr	r3, [r3, #4]
 800ddbc:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800ddc0:	4968      	ldr	r1, [pc, #416]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800ddc2:	68bb      	ldr	r3, [r7, #8]
 800ddc4:	691b      	ldr	r3, [r3, #16]
 800ddc6:	3b01      	subs	r3, #1
 800ddc8:	f003 0301 	and.w	r3, r3, #1
 800ddcc:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800ddd0:	009b      	lsls	r3, r3, #2
 800ddd2:	440b      	add	r3, r1
 800ddd4:	605a      	str	r2, [r3, #4]
 800ddd6:	e0a7      	b.n	800df28 <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800ddd8:	4a62      	ldr	r2, [pc, #392]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800ddda:	68bb      	ldr	r3, [r7, #8]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	3b01      	subs	r3, #1
 800dde0:	009b      	lsls	r3, r3, #2
 800dde2:	4413      	add	r3, r2
 800dde4:	685b      	ldr	r3, [r3, #4]
 800dde6:	f023 0203 	bic.w	r2, r3, #3
 800ddea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ddec:	005b      	lsls	r3, r3, #1
 800ddee:	431a      	orrs	r2, r3
 800ddf0:	495c      	ldr	r1, [pc, #368]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	3b01      	subs	r3, #1
 800ddf8:	f042 0201 	orr.w	r2, r2, #1
 800ddfc:	009b      	lsls	r3, r3, #2
 800ddfe:	440b      	add	r3, r1
 800de00:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	685b      	ldr	r3, [r3, #4]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d014      	beq.n	800de34 <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800de0a:	4a56      	ldr	r2, [pc, #344]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800de0c:	68bb      	ldr	r3, [r7, #8]
 800de0e:	685b      	ldr	r3, [r3, #4]
 800de10:	3b01      	subs	r3, #1
 800de12:	009b      	lsls	r3, r3, #2
 800de14:	4413      	add	r3, r2
 800de16:	685b      	ldr	r3, [r3, #4]
 800de18:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800de1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de1e:	015b      	lsls	r3, r3, #5
 800de20:	431a      	orrs	r2, r3
 800de22:	4950      	ldr	r1, [pc, #320]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800de24:	68bb      	ldr	r3, [r7, #8]
 800de26:	685b      	ldr	r3, [r3, #4]
 800de28:	3b01      	subs	r3, #1
 800de2a:	f042 0210 	orr.w	r2, r2, #16
 800de2e:	009b      	lsls	r3, r3, #2
 800de30:	440b      	add	r3, r1
 800de32:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800de34:	68bb      	ldr	r3, [r7, #8]
 800de36:	68db      	ldr	r3, [r3, #12]
 800de38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d019      	beq.n	800de74 <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de40:	4a48      	ldr	r2, [pc, #288]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800de42:	68bb      	ldr	r3, [r7, #8]
 800de44:	68db      	ldr	r3, [r3, #12]
 800de46:	3b01      	subs	r3, #1
 800de48:	f003 0301 	and.w	r3, r3, #1
 800de4c:	009b      	lsls	r3, r3, #2
 800de4e:	4413      	add	r3, r2
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800de56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de58:	049b      	lsls	r3, r3, #18
 800de5a:	431a      	orrs	r2, r3
 800de5c:	4941      	ldr	r1, [pc, #260]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800de5e:	68bb      	ldr	r3, [r7, #8]
 800de60:	68db      	ldr	r3, [r3, #12]
 800de62:	3b01      	subs	r3, #1
 800de64:	f003 0301 	and.w	r3, r3, #1
 800de68:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800de6c:	009b      	lsls	r3, r3, #2
 800de6e:	440b      	add	r3, r1
 800de70:	605a      	str	r2, [r3, #4]
 800de72:	e01c      	b.n	800deae <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	68db      	ldr	r3, [r3, #12]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d018      	beq.n	800deae <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de7c:	4a39      	ldr	r2, [pc, #228]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800de7e:	68bb      	ldr	r3, [r7, #8]
 800de80:	68db      	ldr	r3, [r3, #12]
 800de82:	3b01      	subs	r3, #1
 800de84:	f003 0301 	and.w	r3, r3, #1
 800de88:	009b      	lsls	r3, r3, #2
 800de8a:	4413      	add	r3, r2
 800de8c:	685b      	ldr	r3, [r3, #4]
 800de8e:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800de92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de94:	069b      	lsls	r3, r3, #26
 800de96:	431a      	orrs	r2, r3
 800de98:	4932      	ldr	r1, [pc, #200]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	68db      	ldr	r3, [r3, #12]
 800de9e:	3b01      	subs	r3, #1
 800dea0:	f003 0301 	and.w	r3, r3, #1
 800dea4:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800dea8:	009b      	lsls	r3, r3, #2
 800deaa:	440b      	add	r3, r1
 800deac:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800deae:	68bb      	ldr	r3, [r7, #8]
 800deb0:	691b      	ldr	r3, [r3, #16]
 800deb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d019      	beq.n	800deee <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800deba:	4a2a      	ldr	r2, [pc, #168]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800debc:	68bb      	ldr	r3, [r7, #8]
 800debe:	691b      	ldr	r3, [r3, #16]
 800dec0:	3b01      	subs	r3, #1
 800dec2:	f003 0301 	and.w	r3, r3, #1
 800dec6:	009b      	lsls	r3, r3, #2
 800dec8:	4413      	add	r3, r2
 800deca:	685b      	ldr	r3, [r3, #4]
 800decc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800ded0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ded2:	049b      	lsls	r3, r3, #18
 800ded4:	431a      	orrs	r2, r3
 800ded6:	4923      	ldr	r1, [pc, #140]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800ded8:	68bb      	ldr	r3, [r7, #8]
 800deda:	691b      	ldr	r3, [r3, #16]
 800dedc:	3b01      	subs	r3, #1
 800dede:	f003 0301 	and.w	r3, r3, #1
 800dee2:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800dee6:	009b      	lsls	r3, r3, #2
 800dee8:	440b      	add	r3, r1
 800deea:	605a      	str	r2, [r3, #4]
 800deec:	e01c      	b.n	800df28 <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800deee:	68bb      	ldr	r3, [r7, #8]
 800def0:	691b      	ldr	r3, [r3, #16]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d018      	beq.n	800df28 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800def6:	4a1b      	ldr	r2, [pc, #108]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800def8:	68bb      	ldr	r3, [r7, #8]
 800defa:	691b      	ldr	r3, [r3, #16]
 800defc:	3b01      	subs	r3, #1
 800defe:	f003 0301 	and.w	r3, r3, #1
 800df02:	009b      	lsls	r3, r3, #2
 800df04:	4413      	add	r3, r2
 800df06:	685b      	ldr	r3, [r3, #4]
 800df08:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800df0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df0e:	069b      	lsls	r3, r3, #26
 800df10:	431a      	orrs	r2, r3
 800df12:	4914      	ldr	r1, [pc, #80]	@ (800df64 <HAL_OSPIM_Config+0x9cc>)
 800df14:	68bb      	ldr	r3, [r7, #8]
 800df16:	691b      	ldr	r3, [r3, #16]
 800df18:	3b01      	subs	r3, #1
 800df1a:	f003 0301 	and.w	r3, r3, #1
 800df1e:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800df22:	009b      	lsls	r3, r3, #2
 800df24:	440b      	add	r3, r1
 800df26:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800df28:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800df2c:	f003 0301 	and.w	r3, r3, #1
 800df30:	2b00      	cmp	r3, #0
 800df32:	d005      	beq.n	800df40 <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800df34:	4b0c      	ldr	r3, [pc, #48]	@ (800df68 <HAL_OSPIM_Config+0x9d0>)
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	4a0b      	ldr	r2, [pc, #44]	@ (800df68 <HAL_OSPIM_Config+0x9d0>)
 800df3a:	f043 0301 	orr.w	r3, r3, #1
 800df3e:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800df40:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800df44:	f003 0302 	and.w	r3, r3, #2
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d005      	beq.n	800df58 <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800df4c:	4b07      	ldr	r3, [pc, #28]	@ (800df6c <HAL_OSPIM_Config+0x9d4>)
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	4a06      	ldr	r2, [pc, #24]	@ (800df6c <HAL_OSPIM_Config+0x9d4>)
 800df52:	f043 0301 	orr.w	r3, r3, #1
 800df56:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800df58:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800df5c:	4618      	mov	r0, r3
 800df5e:	3750      	adds	r7, #80	@ 0x50
 800df60:	46bd      	mov	sp, r7
 800df62:	bd80      	pop	{r7, pc}
 800df64:	5200b400 	.word	0x5200b400
 800df68:	52005000 	.word	0x52005000
 800df6c:	5200a000 	.word	0x5200a000

0800df70 <OSPI_DMAAbortCplt>:
  * @brief  DMA OSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAAbortCplt(MDMA_HandleTypeDef *hmdma)
{
 800df70:	b580      	push	{r7, lr}
 800df72:	b084      	sub	sp, #16
 800df74:	af00      	add	r7, sp, #0
 800df76:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hmdma->Parent);
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df7c:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	2200      	movs	r2, #0
 800df82:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_ABORT)
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df8c:	d122      	bne.n	800dfd4 <OSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by OctoSPI abort */
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	6a1b      	ldr	r3, [r3, #32]
 800df94:	f003 0320 	and.w	r3, r3, #32
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d014      	beq.n	800dfc6 <OSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	2202      	movs	r2, #2
 800dfa2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enable the transfer complete interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	681a      	ldr	r2, [r3, #0]
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800dfb2:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	681a      	ldr	r2, [r3, #0]
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	f042 0202 	orr.w	r2, r2, #2
 800dfc2:	601a      	str	r2, [r3, #0]
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
 800dfc4:	e00c      	b.n	800dfe0 <OSPI_DMAAbortCplt+0x70>
      hospi->State = HAL_OSPI_STATE_READY;
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	2202      	movs	r2, #2
 800dfca:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_OSPI_AbortCpltCallback(hospi);
 800dfcc:	68f8      	ldr	r0, [r7, #12]
 800dfce:	f7ff fa8e 	bl	800d4ee <HAL_OSPI_AbortCpltCallback>
}
 800dfd2:	e005      	b.n	800dfe0 <OSPI_DMAAbortCplt+0x70>
    hospi->State = HAL_OSPI_STATE_READY;
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	2202      	movs	r2, #2
 800dfd8:	651a      	str	r2, [r3, #80]	@ 0x50
    HAL_OSPI_ErrorCallback(hospi);
 800dfda:	68f8      	ldr	r0, [r7, #12]
 800dfdc:	f7ff fa7d 	bl	800d4da <HAL_OSPI_ErrorCallback>
}
 800dfe0:	bf00      	nop
 800dfe2:	3710      	adds	r7, #16
 800dfe4:	46bd      	mov	sp, r7
 800dfe6:	bd80      	pop	{r7, pc}

0800dfe8 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b084      	sub	sp, #16
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	60f8      	str	r0, [r7, #12]
 800dff0:	60b9      	str	r1, [r7, #8]
 800dff2:	603b      	str	r3, [r7, #0]
 800dff4:	4613      	mov	r3, r2
 800dff6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800dff8:	e01a      	b.n	800e030 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dffa:	69bb      	ldr	r3, [r7, #24]
 800dffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e000:	d016      	beq.n	800e030 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e002:	f7f7 fd37 	bl	8005a74 <HAL_GetTick>
 800e006:	4602      	mov	r2, r0
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	1ad3      	subs	r3, r2, r3
 800e00c:	69ba      	ldr	r2, [r7, #24]
 800e00e:	429a      	cmp	r2, r3
 800e010:	d302      	bcc.n	800e018 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800e012:	69bb      	ldr	r3, [r7, #24]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d10b      	bne.n	800e030 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e01e:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e024:	f043 0201 	orr.w	r2, r3, #1
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 800e02c:	2301      	movs	r3, #1
 800e02e:	e00e      	b.n	800e04e <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	6a1a      	ldr	r2, [r3, #32]
 800e036:	68bb      	ldr	r3, [r7, #8]
 800e038:	4013      	ands	r3, r2
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	bf14      	ite	ne
 800e03e:	2301      	movne	r3, #1
 800e040:	2300      	moveq	r3, #0
 800e042:	b2db      	uxtb	r3, r3
 800e044:	461a      	mov	r2, r3
 800e046:	79fb      	ldrb	r3, [r7, #7]
 800e048:	429a      	cmp	r2, r3
 800e04a:	d1d6      	bne.n	800dffa <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e04c:	2300      	movs	r3, #0
}
 800e04e:	4618      	mov	r0, r3
 800e050:	3710      	adds	r7, #16
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}
	...

0800e058 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800e058:	b480      	push	{r7}
 800e05a:	b089      	sub	sp, #36	@ 0x24
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
 800e060:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e062:	2300      	movs	r3, #0
 800e064:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	681a      	ldr	r2, [r3, #0]
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800e074:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	689b      	ldr	r3, [r3, #8]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d10a      	bne.n	800e094 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	685a      	ldr	r2, [r3, #4]
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	430a      	orrs	r2, r1
 800e092:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800e094:	683b      	ldr	r3, [r7, #0]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	2b02      	cmp	r3, #2
 800e09a:	d114      	bne.n	800e0c6 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800e0a4:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800e0ae:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800e0b8:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800e0c2:	60fb      	str	r3, [r7, #12]
 800e0c4:	e02c      	b.n	800e120 <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	2b03      	cmp	r3, #3
 800e0cc:	d114      	bne.n	800e0f8 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800e0d6:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 800e0e0:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e0ea:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800e0f4:	60fb      	str	r3, [r7, #12]
 800e0f6:	e013      	b.n	800e120 <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e100:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800e10a:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800e114:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800e11e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800e120:	683b      	ldr	r3, [r7, #0]
 800e122:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e124:	683b      	ldr	r3, [r7, #0]
 800e126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e128:	431a      	orrs	r2, r3
 800e12a:	69bb      	ldr	r3, [r7, #24]
 800e12c:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e132:	2b00      	cmp	r3, #0
 800e134:	d012      	beq.n	800e15c <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800e13e:	69bb      	ldr	r3, [r7, #24]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e14e:	4319      	orrs	r1, r3
 800e150:	683b      	ldr	r3, [r7, #0]
 800e152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e154:	430b      	orrs	r3, r1
 800e156:	431a      	orrs	r2, r3
 800e158:	69bb      	ldr	r3, [r7, #24]
 800e15a:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800e15c:	697b      	ldr	r3, [r7, #20]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	f023 021f 	bic.w	r2, r3, #31
 800e164:	683b      	ldr	r3, [r7, #0]
 800e166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e168:	431a      	orrs	r2, r3
 800e16a:	697b      	ldr	r3, [r7, #20]
 800e16c:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e172:	2b00      	cmp	r3, #0
 800e174:	d009      	beq.n	800e18a <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d105      	bne.n	800e18a <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	3a01      	subs	r2, #1
 800e188:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	68db      	ldr	r3, [r3, #12]
 800e18e:	2b00      	cmp	r3, #0
 800e190:	f000 8095 	beq.w	800e2be <OSPI_ConfigCmd+0x266>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	69db      	ldr	r3, [r3, #28]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d053      	beq.n	800e244 <OSPI_ConfigCmd+0x1ec>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d01e      	beq.n	800e1e2 <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e1a4:	69bb      	ldr	r3, [r7, #24]
 800e1a6:	681a      	ldr	r2, [r3, #0]
 800e1a8:	4b64      	ldr	r3, [pc, #400]	@ (800e33c <OSPI_ConfigCmd+0x2e4>)
 800e1aa:	4013      	ands	r3, r2
 800e1ac:	683a      	ldr	r2, [r7, #0]
 800e1ae:	68d1      	ldr	r1, [r2, #12]
 800e1b0:	683a      	ldr	r2, [r7, #0]
 800e1b2:	6952      	ldr	r2, [r2, #20]
 800e1b4:	4311      	orrs	r1, r2
 800e1b6:	683a      	ldr	r2, [r7, #0]
 800e1b8:	6912      	ldr	r2, [r2, #16]
 800e1ba:	4311      	orrs	r1, r2
 800e1bc:	683a      	ldr	r2, [r7, #0]
 800e1be:	69d2      	ldr	r2, [r2, #28]
 800e1c0:	4311      	orrs	r1, r2
 800e1c2:	683a      	ldr	r2, [r7, #0]
 800e1c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e1c6:	4311      	orrs	r1, r2
 800e1c8:	683a      	ldr	r2, [r7, #0]
 800e1ca:	6a12      	ldr	r2, [r2, #32]
 800e1cc:	4311      	orrs	r1, r2
 800e1ce:	683a      	ldr	r2, [r7, #0]
 800e1d0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e1d2:	4311      	orrs	r1, r2
 800e1d4:	683a      	ldr	r2, [r7, #0]
 800e1d6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e1d8:	430a      	orrs	r2, r1
 800e1da:	431a      	orrs	r2, r3
 800e1dc:	69bb      	ldr	r3, [r7, #24]
 800e1de:	601a      	str	r2, [r3, #0]
 800e1e0:	e026      	b.n	800e230 <OSPI_ConfigCmd+0x1d8>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e1e2:	69bb      	ldr	r3, [r7, #24]
 800e1e4:	681a      	ldr	r2, [r3, #0]
 800e1e6:	4b56      	ldr	r3, [pc, #344]	@ (800e340 <OSPI_ConfigCmd+0x2e8>)
 800e1e8:	4013      	ands	r3, r2
 800e1ea:	683a      	ldr	r2, [r7, #0]
 800e1ec:	68d1      	ldr	r1, [r2, #12]
 800e1ee:	683a      	ldr	r2, [r7, #0]
 800e1f0:	6952      	ldr	r2, [r2, #20]
 800e1f2:	4311      	orrs	r1, r2
 800e1f4:	683a      	ldr	r2, [r7, #0]
 800e1f6:	6912      	ldr	r2, [r2, #16]
 800e1f8:	4311      	orrs	r1, r2
 800e1fa:	683a      	ldr	r2, [r7, #0]
 800e1fc:	69d2      	ldr	r2, [r2, #28]
 800e1fe:	4311      	orrs	r1, r2
 800e200:	683a      	ldr	r2, [r7, #0]
 800e202:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e204:	4311      	orrs	r1, r2
 800e206:	683a      	ldr	r2, [r7, #0]
 800e208:	6a12      	ldr	r2, [r2, #32]
 800e20a:	430a      	orrs	r2, r1
 800e20c:	431a      	orrs	r2, r3
 800e20e:	69bb      	ldr	r3, [r7, #24]
 800e210:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e216:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e21a:	d109      	bne.n	800e230 <OSPI_ConfigCmd+0x1d8>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e220:	2b08      	cmp	r3, #8
 800e222:	d105      	bne.n	800e230 <OSPI_ConfigCmd+0x1d8>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e224:	69bb      	ldr	r3, [r7, #24]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e22c:	69bb      	ldr	r3, [r7, #24]
 800e22e:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	689a      	ldr	r2, [r3, #8]
 800e234:	693b      	ldr	r3, [r7, #16]
 800e236:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	683a      	ldr	r2, [r7, #0]
 800e23e:	6992      	ldr	r2, [r2, #24]
 800e240:	649a      	str	r2, [r3, #72]	@ 0x48
 800e242:	e074      	b.n	800e32e <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d015      	beq.n	800e278 <OSPI_ConfigCmd+0x220>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800e24c:	69bb      	ldr	r3, [r7, #24]
 800e24e:	681a      	ldr	r2, [r3, #0]
 800e250:	4b3c      	ldr	r3, [pc, #240]	@ (800e344 <OSPI_ConfigCmd+0x2ec>)
 800e252:	4013      	ands	r3, r2
 800e254:	683a      	ldr	r2, [r7, #0]
 800e256:	68d1      	ldr	r1, [r2, #12]
 800e258:	683a      	ldr	r2, [r7, #0]
 800e25a:	6952      	ldr	r2, [r2, #20]
 800e25c:	4311      	orrs	r1, r2
 800e25e:	683a      	ldr	r2, [r7, #0]
 800e260:	6912      	ldr	r2, [r2, #16]
 800e262:	4311      	orrs	r1, r2
 800e264:	683a      	ldr	r2, [r7, #0]
 800e266:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e268:	4311      	orrs	r1, r2
 800e26a:	683a      	ldr	r2, [r7, #0]
 800e26c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e26e:	430a      	orrs	r2, r1
 800e270:	431a      	orrs	r2, r3
 800e272:	69bb      	ldr	r3, [r7, #24]
 800e274:	601a      	str	r2, [r3, #0]
 800e276:	e01d      	b.n	800e2b4 <OSPI_ConfigCmd+0x25c>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800e278:	69bb      	ldr	r3, [r7, #24]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e280:	683b      	ldr	r3, [r7, #0]
 800e282:	68d9      	ldr	r1, [r3, #12]
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	695b      	ldr	r3, [r3, #20]
 800e288:	4319      	orrs	r1, r3
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	691b      	ldr	r3, [r3, #16]
 800e28e:	430b      	orrs	r3, r1
 800e290:	431a      	orrs	r2, r3
 800e292:	69bb      	ldr	r3, [r7, #24]
 800e294:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e29a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e29e:	d109      	bne.n	800e2b4 <OSPI_ConfigCmd+0x25c>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e2a4:	2b08      	cmp	r3, #8
 800e2a6:	d105      	bne.n	800e2b4 <OSPI_ConfigCmd+0x25c>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e2a8:	69bb      	ldr	r3, [r7, #24]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e2b0:	69bb      	ldr	r3, [r7, #24]
 800e2b2:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	689a      	ldr	r2, [r3, #8]
 800e2b8:	693b      	ldr	r3, [r7, #16]
 800e2ba:	601a      	str	r2, [r3, #0]
 800e2bc:	e037      	b.n	800e32e <OSPI_ConfigCmd+0x2d6>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	69db      	ldr	r3, [r3, #28]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d02e      	beq.n	800e324 <OSPI_ConfigCmd+0x2cc>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e2c6:	683b      	ldr	r3, [r7, #0]
 800e2c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d015      	beq.n	800e2fa <OSPI_ConfigCmd+0x2a2>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800e2ce:	69bb      	ldr	r3, [r7, #24]
 800e2d0:	681a      	ldr	r2, [r3, #0]
 800e2d2:	4b1d      	ldr	r3, [pc, #116]	@ (800e348 <OSPI_ConfigCmd+0x2f0>)
 800e2d4:	4013      	ands	r3, r2
 800e2d6:	683a      	ldr	r2, [r7, #0]
 800e2d8:	69d1      	ldr	r1, [r2, #28]
 800e2da:	683a      	ldr	r2, [r7, #0]
 800e2dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e2de:	4311      	orrs	r1, r2
 800e2e0:	683a      	ldr	r2, [r7, #0]
 800e2e2:	6a12      	ldr	r2, [r2, #32]
 800e2e4:	4311      	orrs	r1, r2
 800e2e6:	683a      	ldr	r2, [r7, #0]
 800e2e8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e2ea:	4311      	orrs	r1, r2
 800e2ec:	683a      	ldr	r2, [r7, #0]
 800e2ee:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e2f0:	430a      	orrs	r2, r1
 800e2f2:	431a      	orrs	r2, r3
 800e2f4:	69bb      	ldr	r3, [r7, #24]
 800e2f6:	601a      	str	r2, [r3, #0]
 800e2f8:	e00e      	b.n	800e318 <OSPI_ConfigCmd+0x2c0>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 800e2fa:	69bb      	ldr	r3, [r7, #24]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	69d9      	ldr	r1, [r3, #28]
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e30a:	4319      	orrs	r1, r3
 800e30c:	683b      	ldr	r3, [r7, #0]
 800e30e:	6a1b      	ldr	r3, [r3, #32]
 800e310:	430b      	orrs	r3, r1
 800e312:	431a      	orrs	r2, r3
 800e314:	69bb      	ldr	r3, [r7, #24]
 800e316:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	683a      	ldr	r2, [r7, #0]
 800e31e:	6992      	ldr	r2, [r2, #24]
 800e320:	649a      	str	r2, [r3, #72]	@ 0x48
 800e322:	e004      	b.n	800e32e <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800e324:	2301      	movs	r3, #1
 800e326:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	2208      	movs	r2, #8
 800e32c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800e32e:	7ffb      	ldrb	r3, [r7, #31]
}
 800e330:	4618      	mov	r0, r3
 800e332:	3724      	adds	r7, #36	@ 0x24
 800e334:	46bd      	mov	sp, r7
 800e336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33a:	4770      	bx	lr
 800e33c:	f0ffc0c0 	.word	0xf0ffc0c0
 800e340:	ffffc0c0 	.word	0xffffc0c0
 800e344:	f0ffffc0 	.word	0xf0ffffc0
 800e348:	f0ffc0ff 	.word	0xf0ffc0ff

0800e34c <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800e34c:	b480      	push	{r7}
 800e34e:	b087      	sub	sp, #28
 800e350:	af00      	add	r7, sp, #0
 800e352:	4603      	mov	r3, r0
 800e354:	6039      	str	r1, [r7, #0]
 800e356:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800e358:	2300      	movs	r3, #0
 800e35a:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800e35c:	2300      	movs	r3, #0
 800e35e:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 800e360:	79fb      	ldrb	r3, [r7, #7]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d005      	beq.n	800e372 <OSPIM_GetConfig+0x26>
 800e366:	79fb      	ldrb	r3, [r7, #7]
 800e368:	2b02      	cmp	r3, #2
 800e36a:	d802      	bhi.n	800e372 <OSPIM_GetConfig+0x26>
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d102      	bne.n	800e378 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800e372:	2301      	movs	r3, #1
 800e374:	75fb      	strb	r3, [r7, #23]
 800e376:	e098      	b.n	800e4aa <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800e378:	683b      	ldr	r3, [r7, #0]
 800e37a:	2200      	movs	r2, #0
 800e37c:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800e37e:	683b      	ldr	r3, [r7, #0]
 800e380:	2200      	movs	r2, #0
 800e382:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	2200      	movs	r2, #0
 800e388:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800e38a:	683b      	ldr	r3, [r7, #0]
 800e38c:	2200      	movs	r2, #0
 800e38e:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800e390:	683b      	ldr	r3, [r7, #0]
 800e392:	2200      	movs	r2, #0
 800e394:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800e396:	79fb      	ldrb	r3, [r7, #7]
 800e398:	2b02      	cmp	r3, #2
 800e39a:	d10b      	bne.n	800e3b4 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 800e39c:	4b46      	ldr	r3, [pc, #280]	@ (800e4b8 <OSPIM_GetConfig+0x16c>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	f003 0301 	and.w	r3, r3, #1
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d102      	bne.n	800e3ae <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 800e3a8:	4b44      	ldr	r3, [pc, #272]	@ (800e4bc <OSPIM_GetConfig+0x170>)
 800e3aa:	613b      	str	r3, [r7, #16]
 800e3ac:	e002      	b.n	800e3b4 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 800e3ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e3b2:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	60fb      	str	r3, [r7, #12]
 800e3b8:	e074      	b.n	800e4a4 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 800e3ba:	4a3f      	ldr	r2, [pc, #252]	@ (800e4b8 <OSPIM_GetConfig+0x16c>)
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	009b      	lsls	r3, r3, #2
 800e3c0:	4413      	add	r3, r2
 800e3c2:	685b      	ldr	r3, [r3, #4]
 800e3c4:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800e3c6:	68bb      	ldr	r3, [r7, #8]
 800e3c8:	f003 0301 	and.w	r3, r3, #1
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d00a      	beq.n	800e3e6 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800e3d0:	68ba      	ldr	r2, [r7, #8]
 800e3d2:	693b      	ldr	r3, [r7, #16]
 800e3d4:	4053      	eors	r3, r2
 800e3d6:	f003 0302 	and.w	r3, r3, #2
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d103      	bne.n	800e3e6 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	1c5a      	adds	r2, r3, #1
 800e3e2:	683b      	ldr	r3, [r7, #0]
 800e3e4:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800e3e6:	68bb      	ldr	r3, [r7, #8]
 800e3e8:	f003 0310 	and.w	r3, r3, #16
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d00a      	beq.n	800e406 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800e3f0:	68ba      	ldr	r2, [r7, #8]
 800e3f2:	693b      	ldr	r3, [r7, #16]
 800e3f4:	4053      	eors	r3, r2
 800e3f6:	f003 0320 	and.w	r3, r3, #32
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d103      	bne.n	800e406 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	1c5a      	adds	r2, r3, #1
 800e402:	683b      	ldr	r3, [r7, #0]
 800e404:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800e406:	68bb      	ldr	r3, [r7, #8]
 800e408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d00a      	beq.n	800e426 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800e410:	68ba      	ldr	r2, [r7, #8]
 800e412:	693b      	ldr	r3, [r7, #16]
 800e414:	4053      	eors	r3, r2
 800e416:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d103      	bne.n	800e426 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	1c5a      	adds	r2, r3, #1
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800e426:	68bb      	ldr	r3, [r7, #8]
 800e428:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d018      	beq.n	800e462 <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800e430:	68ba      	ldr	r2, [r7, #8]
 800e432:	693b      	ldr	r3, [r7, #16]
 800e434:	4053      	eors	r3, r2
 800e436:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d111      	bne.n	800e462 <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e444:	2b00      	cmp	r3, #0
 800e446:	d106      	bne.n	800e456 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	3301      	adds	r3, #1
 800e44c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	60da      	str	r2, [r3, #12]
 800e454:	e005      	b.n	800e462 <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	3301      	adds	r3, #1
 800e45a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d018      	beq.n	800e49e <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800e46c:	68ba      	ldr	r2, [r7, #8]
 800e46e:	693b      	ldr	r3, [r7, #16]
 800e470:	4053      	eors	r3, r2
 800e472:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e476:	2b00      	cmp	r3, #0
 800e478:	d111      	bne.n	800e49e <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800e47a:	68bb      	ldr	r3, [r7, #8]
 800e47c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e480:	2b00      	cmp	r3, #0
 800e482:	d106      	bne.n	800e492 <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	3301      	adds	r3, #1
 800e488:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e48c:	683b      	ldr	r3, [r7, #0]
 800e48e:	611a      	str	r2, [r3, #16]
 800e490:	e005      	b.n	800e49e <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	3301      	adds	r3, #1
 800e496:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e49a:	683b      	ldr	r3, [r7, #0]
 800e49c:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	3301      	adds	r3, #1
 800e4a2:	60fb      	str	r3, [r7, #12]
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	2b01      	cmp	r3, #1
 800e4a8:	d987      	bls.n	800e3ba <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 800e4aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	371c      	adds	r7, #28
 800e4b0:	46bd      	mov	sp, r7
 800e4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b6:	4770      	bx	lr
 800e4b8:	5200b400 	.word	0x5200b400
 800e4bc:	04040222 	.word	0x04040222

0800e4c0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e4c0:	b580      	push	{r7, lr}
 800e4c2:	b084      	sub	sp, #16
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800e4c8:	4b29      	ldr	r3, [pc, #164]	@ (800e570 <HAL_PWREx_ConfigSupply+0xb0>)
 800e4ca:	68db      	ldr	r3, [r3, #12]
 800e4cc:	f003 0307 	and.w	r3, r3, #7
 800e4d0:	2b06      	cmp	r3, #6
 800e4d2:	d00a      	beq.n	800e4ea <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e4d4:	4b26      	ldr	r3, [pc, #152]	@ (800e570 <HAL_PWREx_ConfigSupply+0xb0>)
 800e4d6:	68db      	ldr	r3, [r3, #12]
 800e4d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e4dc:	687a      	ldr	r2, [r7, #4]
 800e4de:	429a      	cmp	r2, r3
 800e4e0:	d001      	beq.n	800e4e6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e4e2:	2301      	movs	r3, #1
 800e4e4:	e03f      	b.n	800e566 <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	e03d      	b.n	800e566 <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800e4ea:	4b21      	ldr	r3, [pc, #132]	@ (800e570 <HAL_PWREx_ConfigSupply+0xb0>)
 800e4ec:	68db      	ldr	r3, [r3, #12]
 800e4ee:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e4f2:	491f      	ldr	r1, [pc, #124]	@ (800e570 <HAL_PWREx_ConfigSupply+0xb0>)
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	4313      	orrs	r3, r2
 800e4f8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800e4fa:	f7f7 fabb 	bl	8005a74 <HAL_GetTick>
 800e4fe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e500:	e009      	b.n	800e516 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e502:	f7f7 fab7 	bl	8005a74 <HAL_GetTick>
 800e506:	4602      	mov	r2, r0
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	1ad3      	subs	r3, r2, r3
 800e50c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e510:	d901      	bls.n	800e516 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800e512:	2301      	movs	r3, #1
 800e514:	e027      	b.n	800e566 <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e516:	4b16      	ldr	r3, [pc, #88]	@ (800e570 <HAL_PWREx_ConfigSupply+0xb0>)
 800e518:	685b      	ldr	r3, [r3, #4]
 800e51a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e51e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e522:	d1ee      	bne.n	800e502 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2b1e      	cmp	r3, #30
 800e528:	d008      	beq.n	800e53c <HAL_PWREx_ConfigSupply+0x7c>
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e52e:	d005      	beq.n	800e53c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	2b1d      	cmp	r3, #29
 800e534:	d002      	beq.n	800e53c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	2b2d      	cmp	r3, #45	@ 0x2d
 800e53a:	d113      	bne.n	800e564 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800e53c:	f7f7 fa9a 	bl	8005a74 <HAL_GetTick>
 800e540:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e542:	e009      	b.n	800e558 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e544:	f7f7 fa96 	bl	8005a74 <HAL_GetTick>
 800e548:	4602      	mov	r2, r0
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	1ad3      	subs	r3, r2, r3
 800e54e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e552:	d901      	bls.n	800e558 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800e554:	2301      	movs	r3, #1
 800e556:	e006      	b.n	800e566 <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e558:	4b05      	ldr	r3, [pc, #20]	@ (800e570 <HAL_PWREx_ConfigSupply+0xb0>)
 800e55a:	68db      	ldr	r3, [r3, #12]
 800e55c:	f003 0311 	and.w	r3, r3, #17
 800e560:	2b11      	cmp	r3, #17
 800e562:	d1ef      	bne.n	800e544 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800e564:	2300      	movs	r3, #0
}
 800e566:	4618      	mov	r0, r3
 800e568:	3710      	adds	r7, #16
 800e56a:	46bd      	mov	sp, r7
 800e56c:	bd80      	pop	{r7, pc}
 800e56e:	bf00      	nop
 800e570:	58024800 	.word	0x58024800

0800e574 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b08c      	sub	sp, #48	@ 0x30
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d101      	bne.n	800e586 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e582:	2301      	movs	r3, #1
 800e584:	e3c8      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	f003 0301 	and.w	r3, r3, #1
 800e58e:	2b00      	cmp	r3, #0
 800e590:	f000 8087 	beq.w	800e6a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e594:	4b88      	ldr	r3, [pc, #544]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e596:	691b      	ldr	r3, [r3, #16]
 800e598:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e59c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e59e:	4b86      	ldr	r3, [pc, #536]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e5a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800e5a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5a6:	2b10      	cmp	r3, #16
 800e5a8:	d007      	beq.n	800e5ba <HAL_RCC_OscConfig+0x46>
 800e5aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5ac:	2b18      	cmp	r3, #24
 800e5ae:	d110      	bne.n	800e5d2 <HAL_RCC_OscConfig+0x5e>
 800e5b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5b2:	f003 0303 	and.w	r3, r3, #3
 800e5b6:	2b02      	cmp	r3, #2
 800e5b8:	d10b      	bne.n	800e5d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e5ba:	4b7f      	ldr	r3, [pc, #508]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d06c      	beq.n	800e6a0 <HAL_RCC_OscConfig+0x12c>
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	685b      	ldr	r3, [r3, #4]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d168      	bne.n	800e6a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800e5ce:	2301      	movs	r3, #1
 800e5d0:	e3a2      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	685b      	ldr	r3, [r3, #4]
 800e5d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e5da:	d106      	bne.n	800e5ea <HAL_RCC_OscConfig+0x76>
 800e5dc:	4b76      	ldr	r3, [pc, #472]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	4a75      	ldr	r2, [pc, #468]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e5e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e5e6:	6013      	str	r3, [r2, #0]
 800e5e8:	e02e      	b.n	800e648 <HAL_RCC_OscConfig+0xd4>
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	685b      	ldr	r3, [r3, #4]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d10c      	bne.n	800e60c <HAL_RCC_OscConfig+0x98>
 800e5f2:	4b71      	ldr	r3, [pc, #452]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	4a70      	ldr	r2, [pc, #448]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e5f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e5fc:	6013      	str	r3, [r2, #0]
 800e5fe:	4b6e      	ldr	r3, [pc, #440]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	4a6d      	ldr	r2, [pc, #436]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e604:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e608:	6013      	str	r3, [r2, #0]
 800e60a:	e01d      	b.n	800e648 <HAL_RCC_OscConfig+0xd4>
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	685b      	ldr	r3, [r3, #4]
 800e610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e614:	d10c      	bne.n	800e630 <HAL_RCC_OscConfig+0xbc>
 800e616:	4b68      	ldr	r3, [pc, #416]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	4a67      	ldr	r2, [pc, #412]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e61c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e620:	6013      	str	r3, [r2, #0]
 800e622:	4b65      	ldr	r3, [pc, #404]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	4a64      	ldr	r2, [pc, #400]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e62c:	6013      	str	r3, [r2, #0]
 800e62e:	e00b      	b.n	800e648 <HAL_RCC_OscConfig+0xd4>
 800e630:	4b61      	ldr	r3, [pc, #388]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	4a60      	ldr	r2, [pc, #384]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e63a:	6013      	str	r3, [r2, #0]
 800e63c:	4b5e      	ldr	r3, [pc, #376]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	4a5d      	ldr	r2, [pc, #372]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e646:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	685b      	ldr	r3, [r3, #4]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d013      	beq.n	800e678 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e650:	f7f7 fa10 	bl	8005a74 <HAL_GetTick>
 800e654:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e656:	e008      	b.n	800e66a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e658:	f7f7 fa0c 	bl	8005a74 <HAL_GetTick>
 800e65c:	4602      	mov	r2, r0
 800e65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e660:	1ad3      	subs	r3, r2, r3
 800e662:	2b64      	cmp	r3, #100	@ 0x64
 800e664:	d901      	bls.n	800e66a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800e666:	2303      	movs	r3, #3
 800e668:	e356      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e66a:	4b53      	ldr	r3, [pc, #332]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e672:	2b00      	cmp	r3, #0
 800e674:	d0f0      	beq.n	800e658 <HAL_RCC_OscConfig+0xe4>
 800e676:	e014      	b.n	800e6a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e678:	f7f7 f9fc 	bl	8005a74 <HAL_GetTick>
 800e67c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e67e:	e008      	b.n	800e692 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e680:	f7f7 f9f8 	bl	8005a74 <HAL_GetTick>
 800e684:	4602      	mov	r2, r0
 800e686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e688:	1ad3      	subs	r3, r2, r3
 800e68a:	2b64      	cmp	r3, #100	@ 0x64
 800e68c:	d901      	bls.n	800e692 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800e68e:	2303      	movs	r3, #3
 800e690:	e342      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e692:	4b49      	ldr	r3, [pc, #292]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d1f0      	bne.n	800e680 <HAL_RCC_OscConfig+0x10c>
 800e69e:	e000      	b.n	800e6a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e6a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	f003 0302 	and.w	r3, r3, #2
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	f000 808c 	beq.w	800e7c8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e6b0:	4b41      	ldr	r3, [pc, #260]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e6b2:	691b      	ldr	r3, [r3, #16]
 800e6b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e6b8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e6ba:	4b3f      	ldr	r3, [pc, #252]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e6bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6be:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e6c0:	6a3b      	ldr	r3, [r7, #32]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d007      	beq.n	800e6d6 <HAL_RCC_OscConfig+0x162>
 800e6c6:	6a3b      	ldr	r3, [r7, #32]
 800e6c8:	2b18      	cmp	r3, #24
 800e6ca:	d137      	bne.n	800e73c <HAL_RCC_OscConfig+0x1c8>
 800e6cc:	69fb      	ldr	r3, [r7, #28]
 800e6ce:	f003 0303 	and.w	r3, r3, #3
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d132      	bne.n	800e73c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e6d6:	4b38      	ldr	r3, [pc, #224]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	f003 0304 	and.w	r3, r3, #4
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d005      	beq.n	800e6ee <HAL_RCC_OscConfig+0x17a>
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	68db      	ldr	r3, [r3, #12]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d101      	bne.n	800e6ee <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800e6ea:	2301      	movs	r3, #1
 800e6ec:	e314      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e6ee:	4b32      	ldr	r3, [pc, #200]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	f023 0219 	bic.w	r2, r3, #25
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	68db      	ldr	r3, [r3, #12]
 800e6fa:	492f      	ldr	r1, [pc, #188]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e6fc:	4313      	orrs	r3, r2
 800e6fe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e700:	f7f7 f9b8 	bl	8005a74 <HAL_GetTick>
 800e704:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e706:	e008      	b.n	800e71a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e708:	f7f7 f9b4 	bl	8005a74 <HAL_GetTick>
 800e70c:	4602      	mov	r2, r0
 800e70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e710:	1ad3      	subs	r3, r2, r3
 800e712:	2b02      	cmp	r3, #2
 800e714:	d901      	bls.n	800e71a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800e716:	2303      	movs	r3, #3
 800e718:	e2fe      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e71a:	4b27      	ldr	r3, [pc, #156]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	f003 0304 	and.w	r3, r3, #4
 800e722:	2b00      	cmp	r3, #0
 800e724:	d0f0      	beq.n	800e708 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e726:	4b24      	ldr	r3, [pc, #144]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e728:	685b      	ldr	r3, [r3, #4]
 800e72a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	691b      	ldr	r3, [r3, #16]
 800e732:	061b      	lsls	r3, r3, #24
 800e734:	4920      	ldr	r1, [pc, #128]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e736:	4313      	orrs	r3, r2
 800e738:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e73a:	e045      	b.n	800e7c8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	68db      	ldr	r3, [r3, #12]
 800e740:	2b00      	cmp	r3, #0
 800e742:	d026      	beq.n	800e792 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e744:	4b1c      	ldr	r3, [pc, #112]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	f023 0219 	bic.w	r2, r3, #25
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	68db      	ldr	r3, [r3, #12]
 800e750:	4919      	ldr	r1, [pc, #100]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e752:	4313      	orrs	r3, r2
 800e754:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e756:	f7f7 f98d 	bl	8005a74 <HAL_GetTick>
 800e75a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e75c:	e008      	b.n	800e770 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e75e:	f7f7 f989 	bl	8005a74 <HAL_GetTick>
 800e762:	4602      	mov	r2, r0
 800e764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e766:	1ad3      	subs	r3, r2, r3
 800e768:	2b02      	cmp	r3, #2
 800e76a:	d901      	bls.n	800e770 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800e76c:	2303      	movs	r3, #3
 800e76e:	e2d3      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e770:	4b11      	ldr	r3, [pc, #68]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	f003 0304 	and.w	r3, r3, #4
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d0f0      	beq.n	800e75e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e77c:	4b0e      	ldr	r3, [pc, #56]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e77e:	685b      	ldr	r3, [r3, #4]
 800e780:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	691b      	ldr	r3, [r3, #16]
 800e788:	061b      	lsls	r3, r3, #24
 800e78a:	490b      	ldr	r1, [pc, #44]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e78c:	4313      	orrs	r3, r2
 800e78e:	604b      	str	r3, [r1, #4]
 800e790:	e01a      	b.n	800e7c8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e792:	4b09      	ldr	r3, [pc, #36]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	4a08      	ldr	r2, [pc, #32]	@ (800e7b8 <HAL_RCC_OscConfig+0x244>)
 800e798:	f023 0301 	bic.w	r3, r3, #1
 800e79c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e79e:	f7f7 f969 	bl	8005a74 <HAL_GetTick>
 800e7a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e7a4:	e00a      	b.n	800e7bc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e7a6:	f7f7 f965 	bl	8005a74 <HAL_GetTick>
 800e7aa:	4602      	mov	r2, r0
 800e7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7ae:	1ad3      	subs	r3, r2, r3
 800e7b0:	2b02      	cmp	r3, #2
 800e7b2:	d903      	bls.n	800e7bc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800e7b4:	2303      	movs	r3, #3
 800e7b6:	e2af      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
 800e7b8:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e7bc:	4b96      	ldr	r3, [pc, #600]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	f003 0304 	and.w	r3, r3, #4
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d1ee      	bne.n	800e7a6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	f003 0310 	and.w	r3, r3, #16
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d06a      	beq.n	800e8aa <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e7d4:	4b90      	ldr	r3, [pc, #576]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e7d6:	691b      	ldr	r3, [r3, #16]
 800e7d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e7dc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e7de:	4b8e      	ldr	r3, [pc, #568]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e7e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7e2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e7e4:	69bb      	ldr	r3, [r7, #24]
 800e7e6:	2b08      	cmp	r3, #8
 800e7e8:	d007      	beq.n	800e7fa <HAL_RCC_OscConfig+0x286>
 800e7ea:	69bb      	ldr	r3, [r7, #24]
 800e7ec:	2b18      	cmp	r3, #24
 800e7ee:	d11b      	bne.n	800e828 <HAL_RCC_OscConfig+0x2b4>
 800e7f0:	697b      	ldr	r3, [r7, #20]
 800e7f2:	f003 0303 	and.w	r3, r3, #3
 800e7f6:	2b01      	cmp	r3, #1
 800e7f8:	d116      	bne.n	800e828 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e7fa:	4b87      	ldr	r3, [pc, #540]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e802:	2b00      	cmp	r3, #0
 800e804:	d005      	beq.n	800e812 <HAL_RCC_OscConfig+0x29e>
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	69db      	ldr	r3, [r3, #28]
 800e80a:	2b80      	cmp	r3, #128	@ 0x80
 800e80c:	d001      	beq.n	800e812 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800e80e:	2301      	movs	r3, #1
 800e810:	e282      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e812:	4b81      	ldr	r3, [pc, #516]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e814:	68db      	ldr	r3, [r3, #12]
 800e816:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	6a1b      	ldr	r3, [r3, #32]
 800e81e:	061b      	lsls	r3, r3, #24
 800e820:	497d      	ldr	r1, [pc, #500]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e822:	4313      	orrs	r3, r2
 800e824:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e826:	e040      	b.n	800e8aa <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	69db      	ldr	r3, [r3, #28]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d023      	beq.n	800e878 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800e830:	4b79      	ldr	r3, [pc, #484]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	4a78      	ldr	r2, [pc, #480]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e83a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e83c:	f7f7 f91a 	bl	8005a74 <HAL_GetTick>
 800e840:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e842:	e008      	b.n	800e856 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e844:	f7f7 f916 	bl	8005a74 <HAL_GetTick>
 800e848:	4602      	mov	r2, r0
 800e84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e84c:	1ad3      	subs	r3, r2, r3
 800e84e:	2b02      	cmp	r3, #2
 800e850:	d901      	bls.n	800e856 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800e852:	2303      	movs	r3, #3
 800e854:	e260      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e856:	4b70      	ldr	r3, [pc, #448]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d0f0      	beq.n	800e844 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e862:	4b6d      	ldr	r3, [pc, #436]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e864:	68db      	ldr	r3, [r3, #12]
 800e866:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	6a1b      	ldr	r3, [r3, #32]
 800e86e:	061b      	lsls	r3, r3, #24
 800e870:	4969      	ldr	r1, [pc, #420]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e872:	4313      	orrs	r3, r2
 800e874:	60cb      	str	r3, [r1, #12]
 800e876:	e018      	b.n	800e8aa <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800e878:	4b67      	ldr	r3, [pc, #412]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	4a66      	ldr	r2, [pc, #408]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e87e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e882:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e884:	f7f7 f8f6 	bl	8005a74 <HAL_GetTick>
 800e888:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e88a:	e008      	b.n	800e89e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e88c:	f7f7 f8f2 	bl	8005a74 <HAL_GetTick>
 800e890:	4602      	mov	r2, r0
 800e892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e894:	1ad3      	subs	r3, r2, r3
 800e896:	2b02      	cmp	r3, #2
 800e898:	d901      	bls.n	800e89e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800e89a:	2303      	movs	r3, #3
 800e89c:	e23c      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e89e:	4b5e      	ldr	r3, [pc, #376]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d1f0      	bne.n	800e88c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	f003 0308 	and.w	r3, r3, #8
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d036      	beq.n	800e924 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	695b      	ldr	r3, [r3, #20]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d019      	beq.n	800e8f2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e8be:	4b56      	ldr	r3, [pc, #344]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e8c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e8c2:	4a55      	ldr	r2, [pc, #340]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e8c4:	f043 0301 	orr.w	r3, r3, #1
 800e8c8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e8ca:	f7f7 f8d3 	bl	8005a74 <HAL_GetTick>
 800e8ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e8d0:	e008      	b.n	800e8e4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e8d2:	f7f7 f8cf 	bl	8005a74 <HAL_GetTick>
 800e8d6:	4602      	mov	r2, r0
 800e8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8da:	1ad3      	subs	r3, r2, r3
 800e8dc:	2b02      	cmp	r3, #2
 800e8de:	d901      	bls.n	800e8e4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800e8e0:	2303      	movs	r3, #3
 800e8e2:	e219      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e8e4:	4b4c      	ldr	r3, [pc, #304]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e8e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e8e8:	f003 0302 	and.w	r3, r3, #2
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d0f0      	beq.n	800e8d2 <HAL_RCC_OscConfig+0x35e>
 800e8f0:	e018      	b.n	800e924 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e8f2:	4b49      	ldr	r3, [pc, #292]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e8f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e8f6:	4a48      	ldr	r2, [pc, #288]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e8f8:	f023 0301 	bic.w	r3, r3, #1
 800e8fc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e8fe:	f7f7 f8b9 	bl	8005a74 <HAL_GetTick>
 800e902:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e904:	e008      	b.n	800e918 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e906:	f7f7 f8b5 	bl	8005a74 <HAL_GetTick>
 800e90a:	4602      	mov	r2, r0
 800e90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e90e:	1ad3      	subs	r3, r2, r3
 800e910:	2b02      	cmp	r3, #2
 800e912:	d901      	bls.n	800e918 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800e914:	2303      	movs	r3, #3
 800e916:	e1ff      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e918:	4b3f      	ldr	r3, [pc, #252]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e91a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e91c:	f003 0302 	and.w	r3, r3, #2
 800e920:	2b00      	cmp	r3, #0
 800e922:	d1f0      	bne.n	800e906 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	f003 0320 	and.w	r3, r3, #32
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d036      	beq.n	800e99e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	699b      	ldr	r3, [r3, #24]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d019      	beq.n	800e96c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e938:	4b37      	ldr	r3, [pc, #220]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	4a36      	ldr	r2, [pc, #216]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e93e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e942:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e944:	f7f7 f896 	bl	8005a74 <HAL_GetTick>
 800e948:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e94a:	e008      	b.n	800e95e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e94c:	f7f7 f892 	bl	8005a74 <HAL_GetTick>
 800e950:	4602      	mov	r2, r0
 800e952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e954:	1ad3      	subs	r3, r2, r3
 800e956:	2b02      	cmp	r3, #2
 800e958:	d901      	bls.n	800e95e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800e95a:	2303      	movs	r3, #3
 800e95c:	e1dc      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e95e:	4b2e      	ldr	r3, [pc, #184]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e966:	2b00      	cmp	r3, #0
 800e968:	d0f0      	beq.n	800e94c <HAL_RCC_OscConfig+0x3d8>
 800e96a:	e018      	b.n	800e99e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e96c:	4b2a      	ldr	r3, [pc, #168]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	4a29      	ldr	r2, [pc, #164]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e972:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e976:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e978:	f7f7 f87c 	bl	8005a74 <HAL_GetTick>
 800e97c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e97e:	e008      	b.n	800e992 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e980:	f7f7 f878 	bl	8005a74 <HAL_GetTick>
 800e984:	4602      	mov	r2, r0
 800e986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e988:	1ad3      	subs	r3, r2, r3
 800e98a:	2b02      	cmp	r3, #2
 800e98c:	d901      	bls.n	800e992 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800e98e:	2303      	movs	r3, #3
 800e990:	e1c2      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e992:	4b21      	ldr	r3, [pc, #132]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d1f0      	bne.n	800e980 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	f003 0304 	and.w	r3, r3, #4
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	f000 8086 	beq.w	800eab8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800e9ac:	4b1b      	ldr	r3, [pc, #108]	@ (800ea1c <HAL_RCC_OscConfig+0x4a8>)
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	4a1a      	ldr	r2, [pc, #104]	@ (800ea1c <HAL_RCC_OscConfig+0x4a8>)
 800e9b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e9b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e9b8:	f7f7 f85c 	bl	8005a74 <HAL_GetTick>
 800e9bc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e9be:	e008      	b.n	800e9d2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e9c0:	f7f7 f858 	bl	8005a74 <HAL_GetTick>
 800e9c4:	4602      	mov	r2, r0
 800e9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9c8:	1ad3      	subs	r3, r2, r3
 800e9ca:	2b64      	cmp	r3, #100	@ 0x64
 800e9cc:	d901      	bls.n	800e9d2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800e9ce:	2303      	movs	r3, #3
 800e9d0:	e1a2      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e9d2:	4b12      	ldr	r3, [pc, #72]	@ (800ea1c <HAL_RCC_OscConfig+0x4a8>)
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d0f0      	beq.n	800e9c0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	689b      	ldr	r3, [r3, #8]
 800e9e2:	2b01      	cmp	r3, #1
 800e9e4:	d106      	bne.n	800e9f4 <HAL_RCC_OscConfig+0x480>
 800e9e6:	4b0c      	ldr	r3, [pc, #48]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e9e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e9ea:	4a0b      	ldr	r2, [pc, #44]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e9ec:	f043 0301 	orr.w	r3, r3, #1
 800e9f0:	6713      	str	r3, [r2, #112]	@ 0x70
 800e9f2:	e032      	b.n	800ea5a <HAL_RCC_OscConfig+0x4e6>
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	689b      	ldr	r3, [r3, #8]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d111      	bne.n	800ea20 <HAL_RCC_OscConfig+0x4ac>
 800e9fc:	4b06      	ldr	r3, [pc, #24]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800e9fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea00:	4a05      	ldr	r2, [pc, #20]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800ea02:	f023 0301 	bic.w	r3, r3, #1
 800ea06:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea08:	4b03      	ldr	r3, [pc, #12]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800ea0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea0c:	4a02      	ldr	r2, [pc, #8]	@ (800ea18 <HAL_RCC_OscConfig+0x4a4>)
 800ea0e:	f023 0304 	bic.w	r3, r3, #4
 800ea12:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea14:	e021      	b.n	800ea5a <HAL_RCC_OscConfig+0x4e6>
 800ea16:	bf00      	nop
 800ea18:	58024400 	.word	0x58024400
 800ea1c:	58024800 	.word	0x58024800
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	689b      	ldr	r3, [r3, #8]
 800ea24:	2b05      	cmp	r3, #5
 800ea26:	d10c      	bne.n	800ea42 <HAL_RCC_OscConfig+0x4ce>
 800ea28:	4b83      	ldr	r3, [pc, #524]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ea2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea2c:	4a82      	ldr	r2, [pc, #520]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ea2e:	f043 0304 	orr.w	r3, r3, #4
 800ea32:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea34:	4b80      	ldr	r3, [pc, #512]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ea36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea38:	4a7f      	ldr	r2, [pc, #508]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ea3a:	f043 0301 	orr.w	r3, r3, #1
 800ea3e:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea40:	e00b      	b.n	800ea5a <HAL_RCC_OscConfig+0x4e6>
 800ea42:	4b7d      	ldr	r3, [pc, #500]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ea44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea46:	4a7c      	ldr	r2, [pc, #496]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ea48:	f023 0301 	bic.w	r3, r3, #1
 800ea4c:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea4e:	4b7a      	ldr	r3, [pc, #488]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ea50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea52:	4a79      	ldr	r2, [pc, #484]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ea54:	f023 0304 	bic.w	r3, r3, #4
 800ea58:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	689b      	ldr	r3, [r3, #8]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d015      	beq.n	800ea8e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ea62:	f7f7 f807 	bl	8005a74 <HAL_GetTick>
 800ea66:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ea68:	e00a      	b.n	800ea80 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ea6a:	f7f7 f803 	bl	8005a74 <HAL_GetTick>
 800ea6e:	4602      	mov	r2, r0
 800ea70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea72:	1ad3      	subs	r3, r2, r3
 800ea74:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ea78:	4293      	cmp	r3, r2
 800ea7a:	d901      	bls.n	800ea80 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800ea7c:	2303      	movs	r3, #3
 800ea7e:	e14b      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ea80:	4b6d      	ldr	r3, [pc, #436]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ea82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea84:	f003 0302 	and.w	r3, r3, #2
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d0ee      	beq.n	800ea6a <HAL_RCC_OscConfig+0x4f6>
 800ea8c:	e014      	b.n	800eab8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ea8e:	f7f6 fff1 	bl	8005a74 <HAL_GetTick>
 800ea92:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ea94:	e00a      	b.n	800eaac <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ea96:	f7f6 ffed 	bl	8005a74 <HAL_GetTick>
 800ea9a:	4602      	mov	r2, r0
 800ea9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea9e:	1ad3      	subs	r3, r2, r3
 800eaa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	d901      	bls.n	800eaac <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800eaa8:	2303      	movs	r3, #3
 800eaaa:	e135      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800eaac:	4b62      	ldr	r3, [pc, #392]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eaae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eab0:	f003 0302 	and.w	r3, r3, #2
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d1ee      	bne.n	800ea96 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	f000 812a 	beq.w	800ed16 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800eac2:	4b5d      	ldr	r3, [pc, #372]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eac4:	691b      	ldr	r3, [r3, #16]
 800eac6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eaca:	2b18      	cmp	r3, #24
 800eacc:	f000 80ba 	beq.w	800ec44 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ead4:	2b02      	cmp	r3, #2
 800ead6:	f040 8095 	bne.w	800ec04 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800eada:	4b57      	ldr	r3, [pc, #348]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	4a56      	ldr	r2, [pc, #344]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eae0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800eae4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eae6:	f7f6 ffc5 	bl	8005a74 <HAL_GetTick>
 800eaea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eaec:	e008      	b.n	800eb00 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eaee:	f7f6 ffc1 	bl	8005a74 <HAL_GetTick>
 800eaf2:	4602      	mov	r2, r0
 800eaf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaf6:	1ad3      	subs	r3, r2, r3
 800eaf8:	2b02      	cmp	r3, #2
 800eafa:	d901      	bls.n	800eb00 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800eafc:	2303      	movs	r3, #3
 800eafe:	e10b      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eb00:	4b4d      	ldr	r3, [pc, #308]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d1f0      	bne.n	800eaee <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800eb0c:	4b4a      	ldr	r3, [pc, #296]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb0e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eb10:	4b4a      	ldr	r3, [pc, #296]	@ (800ec3c <HAL_RCC_OscConfig+0x6c8>)
 800eb12:	4013      	ands	r3, r2
 800eb14:	687a      	ldr	r2, [r7, #4]
 800eb16:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800eb18:	687a      	ldr	r2, [r7, #4]
 800eb1a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800eb1c:	0112      	lsls	r2, r2, #4
 800eb1e:	430a      	orrs	r2, r1
 800eb20:	4945      	ldr	r1, [pc, #276]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb22:	4313      	orrs	r3, r2
 800eb24:	628b      	str	r3, [r1, #40]	@ 0x28
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb2a:	3b01      	subs	r3, #1
 800eb2c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eb34:	3b01      	subs	r3, #1
 800eb36:	025b      	lsls	r3, r3, #9
 800eb38:	b29b      	uxth	r3, r3
 800eb3a:	431a      	orrs	r2, r3
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb40:	3b01      	subs	r3, #1
 800eb42:	041b      	lsls	r3, r3, #16
 800eb44:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800eb48:	431a      	orrs	r2, r3
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb4e:	3b01      	subs	r3, #1
 800eb50:	061b      	lsls	r3, r3, #24
 800eb52:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800eb56:	4938      	ldr	r1, [pc, #224]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb58:	4313      	orrs	r3, r2
 800eb5a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800eb5c:	4b36      	ldr	r3, [pc, #216]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb60:	4a35      	ldr	r2, [pc, #212]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb62:	f023 0301 	bic.w	r3, r3, #1
 800eb66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800eb68:	4b33      	ldr	r3, [pc, #204]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800eb6c:	4b34      	ldr	r3, [pc, #208]	@ (800ec40 <HAL_RCC_OscConfig+0x6cc>)
 800eb6e:	4013      	ands	r3, r2
 800eb70:	687a      	ldr	r2, [r7, #4]
 800eb72:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800eb74:	00d2      	lsls	r2, r2, #3
 800eb76:	4930      	ldr	r1, [pc, #192]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb78:	4313      	orrs	r3, r2
 800eb7a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800eb7c:	4b2e      	ldr	r3, [pc, #184]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb80:	f023 020c 	bic.w	r2, r3, #12
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb88:	492b      	ldr	r1, [pc, #172]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb8a:	4313      	orrs	r3, r2
 800eb8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800eb8e:	4b2a      	ldr	r3, [pc, #168]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb92:	f023 0202 	bic.w	r2, r3, #2
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eb9a:	4927      	ldr	r1, [pc, #156]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eb9c:	4313      	orrs	r3, r2
 800eb9e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800eba0:	4b25      	ldr	r3, [pc, #148]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eba4:	4a24      	ldr	r2, [pc, #144]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800eba6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ebaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ebac:	4b22      	ldr	r3, [pc, #136]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ebae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebb0:	4a21      	ldr	r2, [pc, #132]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ebb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ebb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ebb8:	4b1f      	ldr	r3, [pc, #124]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ebba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebbc:	4a1e      	ldr	r2, [pc, #120]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ebbe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ebc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ebc4:	4b1c      	ldr	r3, [pc, #112]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ebc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebc8:	4a1b      	ldr	r2, [pc, #108]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ebca:	f043 0301 	orr.w	r3, r3, #1
 800ebce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ebd0:	4b19      	ldr	r3, [pc, #100]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	4a18      	ldr	r2, [pc, #96]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ebd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ebda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ebdc:	f7f6 ff4a 	bl	8005a74 <HAL_GetTick>
 800ebe0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ebe2:	e008      	b.n	800ebf6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ebe4:	f7f6 ff46 	bl	8005a74 <HAL_GetTick>
 800ebe8:	4602      	mov	r2, r0
 800ebea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebec:	1ad3      	subs	r3, r2, r3
 800ebee:	2b02      	cmp	r3, #2
 800ebf0:	d901      	bls.n	800ebf6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800ebf2:	2303      	movs	r3, #3
 800ebf4:	e090      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ebf6:	4b10      	ldr	r3, [pc, #64]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d0f0      	beq.n	800ebe4 <HAL_RCC_OscConfig+0x670>
 800ec02:	e088      	b.n	800ed16 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ec04:	4b0c      	ldr	r3, [pc, #48]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	4a0b      	ldr	r2, [pc, #44]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ec0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ec0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec10:	f7f6 ff30 	bl	8005a74 <HAL_GetTick>
 800ec14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ec16:	e008      	b.n	800ec2a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ec18:	f7f6 ff2c 	bl	8005a74 <HAL_GetTick>
 800ec1c:	4602      	mov	r2, r0
 800ec1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec20:	1ad3      	subs	r3, r2, r3
 800ec22:	2b02      	cmp	r3, #2
 800ec24:	d901      	bls.n	800ec2a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800ec26:	2303      	movs	r3, #3
 800ec28:	e076      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ec2a:	4b03      	ldr	r3, [pc, #12]	@ (800ec38 <HAL_RCC_OscConfig+0x6c4>)
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d1f0      	bne.n	800ec18 <HAL_RCC_OscConfig+0x6a4>
 800ec36:	e06e      	b.n	800ed16 <HAL_RCC_OscConfig+0x7a2>
 800ec38:	58024400 	.word	0x58024400
 800ec3c:	fffffc0c 	.word	0xfffffc0c
 800ec40:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ec44:	4b36      	ldr	r3, [pc, #216]	@ (800ed20 <HAL_RCC_OscConfig+0x7ac>)
 800ec46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec48:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ec4a:	4b35      	ldr	r3, [pc, #212]	@ (800ed20 <HAL_RCC_OscConfig+0x7ac>)
 800ec4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec4e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec54:	2b01      	cmp	r3, #1
 800ec56:	d031      	beq.n	800ecbc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ec58:	693b      	ldr	r3, [r7, #16]
 800ec5a:	f003 0203 	and.w	r2, r3, #3
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ec62:	429a      	cmp	r2, r3
 800ec64:	d12a      	bne.n	800ecbc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ec66:	693b      	ldr	r3, [r7, #16]
 800ec68:	091b      	lsrs	r3, r3, #4
 800ec6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ec72:	429a      	cmp	r2, r3
 800ec74:	d122      	bne.n	800ecbc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec80:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ec82:	429a      	cmp	r2, r3
 800ec84:	d11a      	bne.n	800ecbc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	0a5b      	lsrs	r3, r3, #9
 800ec8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec92:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ec94:	429a      	cmp	r2, r3
 800ec96:	d111      	bne.n	800ecbc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	0c1b      	lsrs	r3, r3, #16
 800ec9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eca4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800eca6:	429a      	cmp	r2, r3
 800eca8:	d108      	bne.n	800ecbc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	0e1b      	lsrs	r3, r3, #24
 800ecae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ecb6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ecb8:	429a      	cmp	r2, r3
 800ecba:	d001      	beq.n	800ecc0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	e02b      	b.n	800ed18 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ecc0:	4b17      	ldr	r3, [pc, #92]	@ (800ed20 <HAL_RCC_OscConfig+0x7ac>)
 800ecc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ecc4:	08db      	lsrs	r3, r3, #3
 800ecc6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ecca:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ecd0:	693a      	ldr	r2, [r7, #16]
 800ecd2:	429a      	cmp	r2, r3
 800ecd4:	d01f      	beq.n	800ed16 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ecd6:	4b12      	ldr	r3, [pc, #72]	@ (800ed20 <HAL_RCC_OscConfig+0x7ac>)
 800ecd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecda:	4a11      	ldr	r2, [pc, #68]	@ (800ed20 <HAL_RCC_OscConfig+0x7ac>)
 800ecdc:	f023 0301 	bic.w	r3, r3, #1
 800ece0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ece2:	f7f6 fec7 	bl	8005a74 <HAL_GetTick>
 800ece6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ece8:	bf00      	nop
 800ecea:	f7f6 fec3 	bl	8005a74 <HAL_GetTick>
 800ecee:	4602      	mov	r2, r0
 800ecf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecf2:	4293      	cmp	r3, r2
 800ecf4:	d0f9      	beq.n	800ecea <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ecf6:	4b0a      	ldr	r3, [pc, #40]	@ (800ed20 <HAL_RCC_OscConfig+0x7ac>)
 800ecf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ecfa:	4b0a      	ldr	r3, [pc, #40]	@ (800ed24 <HAL_RCC_OscConfig+0x7b0>)
 800ecfc:	4013      	ands	r3, r2
 800ecfe:	687a      	ldr	r2, [r7, #4]
 800ed00:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ed02:	00d2      	lsls	r2, r2, #3
 800ed04:	4906      	ldr	r1, [pc, #24]	@ (800ed20 <HAL_RCC_OscConfig+0x7ac>)
 800ed06:	4313      	orrs	r3, r2
 800ed08:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ed0a:	4b05      	ldr	r3, [pc, #20]	@ (800ed20 <HAL_RCC_OscConfig+0x7ac>)
 800ed0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed0e:	4a04      	ldr	r2, [pc, #16]	@ (800ed20 <HAL_RCC_OscConfig+0x7ac>)
 800ed10:	f043 0301 	orr.w	r3, r3, #1
 800ed14:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ed16:	2300      	movs	r3, #0
}
 800ed18:	4618      	mov	r0, r3
 800ed1a:	3730      	adds	r7, #48	@ 0x30
 800ed1c:	46bd      	mov	sp, r7
 800ed1e:	bd80      	pop	{r7, pc}
 800ed20:	58024400 	.word	0x58024400
 800ed24:	ffff0007 	.word	0xffff0007

0800ed28 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b086      	sub	sp, #24
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]
 800ed30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d101      	bne.n	800ed3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ed38:	2301      	movs	r3, #1
 800ed3a:	e19c      	b.n	800f076 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ed3c:	4b8a      	ldr	r3, [pc, #552]	@ (800ef68 <HAL_RCC_ClockConfig+0x240>)
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	f003 030f 	and.w	r3, r3, #15
 800ed44:	683a      	ldr	r2, [r7, #0]
 800ed46:	429a      	cmp	r2, r3
 800ed48:	d910      	bls.n	800ed6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ed4a:	4b87      	ldr	r3, [pc, #540]	@ (800ef68 <HAL_RCC_ClockConfig+0x240>)
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	f023 020f 	bic.w	r2, r3, #15
 800ed52:	4985      	ldr	r1, [pc, #532]	@ (800ef68 <HAL_RCC_ClockConfig+0x240>)
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	4313      	orrs	r3, r2
 800ed58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ed5a:	4b83      	ldr	r3, [pc, #524]	@ (800ef68 <HAL_RCC_ClockConfig+0x240>)
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	f003 030f 	and.w	r3, r3, #15
 800ed62:	683a      	ldr	r2, [r7, #0]
 800ed64:	429a      	cmp	r2, r3
 800ed66:	d001      	beq.n	800ed6c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ed68:	2301      	movs	r3, #1
 800ed6a:	e184      	b.n	800f076 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	f003 0304 	and.w	r3, r3, #4
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d010      	beq.n	800ed9a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	691a      	ldr	r2, [r3, #16]
 800ed7c:	4b7b      	ldr	r3, [pc, #492]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ed7e:	699b      	ldr	r3, [r3, #24]
 800ed80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ed84:	429a      	cmp	r2, r3
 800ed86:	d908      	bls.n	800ed9a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ed88:	4b78      	ldr	r3, [pc, #480]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ed8a:	699b      	ldr	r3, [r3, #24]
 800ed8c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	691b      	ldr	r3, [r3, #16]
 800ed94:	4975      	ldr	r1, [pc, #468]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ed96:	4313      	orrs	r3, r2
 800ed98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	f003 0308 	and.w	r3, r3, #8
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d010      	beq.n	800edc8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	695a      	ldr	r2, [r3, #20]
 800edaa:	4b70      	ldr	r3, [pc, #448]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800edac:	69db      	ldr	r3, [r3, #28]
 800edae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800edb2:	429a      	cmp	r2, r3
 800edb4:	d908      	bls.n	800edc8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800edb6:	4b6d      	ldr	r3, [pc, #436]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800edb8:	69db      	ldr	r3, [r3, #28]
 800edba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	695b      	ldr	r3, [r3, #20]
 800edc2:	496a      	ldr	r1, [pc, #424]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800edc4:	4313      	orrs	r3, r2
 800edc6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	f003 0310 	and.w	r3, r3, #16
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d010      	beq.n	800edf6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	699a      	ldr	r2, [r3, #24]
 800edd8:	4b64      	ldr	r3, [pc, #400]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800edda:	69db      	ldr	r3, [r3, #28]
 800eddc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ede0:	429a      	cmp	r2, r3
 800ede2:	d908      	bls.n	800edf6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ede4:	4b61      	ldr	r3, [pc, #388]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ede6:	69db      	ldr	r3, [r3, #28]
 800ede8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	699b      	ldr	r3, [r3, #24]
 800edf0:	495e      	ldr	r1, [pc, #376]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800edf2:	4313      	orrs	r3, r2
 800edf4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	f003 0320 	and.w	r3, r3, #32
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d010      	beq.n	800ee24 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	69da      	ldr	r2, [r3, #28]
 800ee06:	4b59      	ldr	r3, [pc, #356]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee08:	6a1b      	ldr	r3, [r3, #32]
 800ee0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ee0e:	429a      	cmp	r2, r3
 800ee10:	d908      	bls.n	800ee24 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ee12:	4b56      	ldr	r3, [pc, #344]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee14:	6a1b      	ldr	r3, [r3, #32]
 800ee16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	69db      	ldr	r3, [r3, #28]
 800ee1e:	4953      	ldr	r1, [pc, #332]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee20:	4313      	orrs	r3, r2
 800ee22:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f003 0302 	and.w	r3, r3, #2
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d010      	beq.n	800ee52 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	68da      	ldr	r2, [r3, #12]
 800ee34:	4b4d      	ldr	r3, [pc, #308]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee36:	699b      	ldr	r3, [r3, #24]
 800ee38:	f003 030f 	and.w	r3, r3, #15
 800ee3c:	429a      	cmp	r2, r3
 800ee3e:	d908      	bls.n	800ee52 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ee40:	4b4a      	ldr	r3, [pc, #296]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee42:	699b      	ldr	r3, [r3, #24]
 800ee44:	f023 020f 	bic.w	r2, r3, #15
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	68db      	ldr	r3, [r3, #12]
 800ee4c:	4947      	ldr	r1, [pc, #284]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee4e:	4313      	orrs	r3, r2
 800ee50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	f003 0301 	and.w	r3, r3, #1
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d055      	beq.n	800ef0a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ee5e:	4b43      	ldr	r3, [pc, #268]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee60:	699b      	ldr	r3, [r3, #24]
 800ee62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	689b      	ldr	r3, [r3, #8]
 800ee6a:	4940      	ldr	r1, [pc, #256]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee6c:	4313      	orrs	r3, r2
 800ee6e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	685b      	ldr	r3, [r3, #4]
 800ee74:	2b02      	cmp	r3, #2
 800ee76:	d107      	bne.n	800ee88 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ee78:	4b3c      	ldr	r3, [pc, #240]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d121      	bne.n	800eec8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ee84:	2301      	movs	r3, #1
 800ee86:	e0f6      	b.n	800f076 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	685b      	ldr	r3, [r3, #4]
 800ee8c:	2b03      	cmp	r3, #3
 800ee8e:	d107      	bne.n	800eea0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ee90:	4b36      	ldr	r3, [pc, #216]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d115      	bne.n	800eec8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ee9c:	2301      	movs	r3, #1
 800ee9e:	e0ea      	b.n	800f076 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	685b      	ldr	r3, [r3, #4]
 800eea4:	2b01      	cmp	r3, #1
 800eea6:	d107      	bne.n	800eeb8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800eea8:	4b30      	ldr	r3, [pc, #192]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d109      	bne.n	800eec8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eeb4:	2301      	movs	r3, #1
 800eeb6:	e0de      	b.n	800f076 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800eeb8:	4b2c      	ldr	r3, [pc, #176]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	f003 0304 	and.w	r3, r3, #4
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d101      	bne.n	800eec8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eec4:	2301      	movs	r3, #1
 800eec6:	e0d6      	b.n	800f076 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800eec8:	4b28      	ldr	r3, [pc, #160]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800eeca:	691b      	ldr	r3, [r3, #16]
 800eecc:	f023 0207 	bic.w	r2, r3, #7
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	685b      	ldr	r3, [r3, #4]
 800eed4:	4925      	ldr	r1, [pc, #148]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800eed6:	4313      	orrs	r3, r2
 800eed8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800eeda:	f7f6 fdcb 	bl	8005a74 <HAL_GetTick>
 800eede:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eee0:	e00a      	b.n	800eef8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800eee2:	f7f6 fdc7 	bl	8005a74 <HAL_GetTick>
 800eee6:	4602      	mov	r2, r0
 800eee8:	697b      	ldr	r3, [r7, #20]
 800eeea:	1ad3      	subs	r3, r2, r3
 800eeec:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eef0:	4293      	cmp	r3, r2
 800eef2:	d901      	bls.n	800eef8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800eef4:	2303      	movs	r3, #3
 800eef6:	e0be      	b.n	800f076 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eef8:	4b1c      	ldr	r3, [pc, #112]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800eefa:	691b      	ldr	r3, [r3, #16]
 800eefc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	685b      	ldr	r3, [r3, #4]
 800ef04:	00db      	lsls	r3, r3, #3
 800ef06:	429a      	cmp	r2, r3
 800ef08:	d1eb      	bne.n	800eee2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	f003 0302 	and.w	r3, r3, #2
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d010      	beq.n	800ef38 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	68da      	ldr	r2, [r3, #12]
 800ef1a:	4b14      	ldr	r3, [pc, #80]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ef1c:	699b      	ldr	r3, [r3, #24]
 800ef1e:	f003 030f 	and.w	r3, r3, #15
 800ef22:	429a      	cmp	r2, r3
 800ef24:	d208      	bcs.n	800ef38 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ef26:	4b11      	ldr	r3, [pc, #68]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ef28:	699b      	ldr	r3, [r3, #24]
 800ef2a:	f023 020f 	bic.w	r2, r3, #15
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	68db      	ldr	r3, [r3, #12]
 800ef32:	490e      	ldr	r1, [pc, #56]	@ (800ef6c <HAL_RCC_ClockConfig+0x244>)
 800ef34:	4313      	orrs	r3, r2
 800ef36:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ef38:	4b0b      	ldr	r3, [pc, #44]	@ (800ef68 <HAL_RCC_ClockConfig+0x240>)
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	f003 030f 	and.w	r3, r3, #15
 800ef40:	683a      	ldr	r2, [r7, #0]
 800ef42:	429a      	cmp	r2, r3
 800ef44:	d214      	bcs.n	800ef70 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ef46:	4b08      	ldr	r3, [pc, #32]	@ (800ef68 <HAL_RCC_ClockConfig+0x240>)
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	f023 020f 	bic.w	r2, r3, #15
 800ef4e:	4906      	ldr	r1, [pc, #24]	@ (800ef68 <HAL_RCC_ClockConfig+0x240>)
 800ef50:	683b      	ldr	r3, [r7, #0]
 800ef52:	4313      	orrs	r3, r2
 800ef54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ef56:	4b04      	ldr	r3, [pc, #16]	@ (800ef68 <HAL_RCC_ClockConfig+0x240>)
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	f003 030f 	and.w	r3, r3, #15
 800ef5e:	683a      	ldr	r2, [r7, #0]
 800ef60:	429a      	cmp	r2, r3
 800ef62:	d005      	beq.n	800ef70 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ef64:	2301      	movs	r3, #1
 800ef66:	e086      	b.n	800f076 <HAL_RCC_ClockConfig+0x34e>
 800ef68:	52002000 	.word	0x52002000
 800ef6c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	f003 0304 	and.w	r3, r3, #4
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d010      	beq.n	800ef9e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	691a      	ldr	r2, [r3, #16]
 800ef80:	4b3f      	ldr	r3, [pc, #252]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800ef82:	699b      	ldr	r3, [r3, #24]
 800ef84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ef88:	429a      	cmp	r2, r3
 800ef8a:	d208      	bcs.n	800ef9e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ef8c:	4b3c      	ldr	r3, [pc, #240]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800ef8e:	699b      	ldr	r3, [r3, #24]
 800ef90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	691b      	ldr	r3, [r3, #16]
 800ef98:	4939      	ldr	r1, [pc, #228]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800ef9a:	4313      	orrs	r3, r2
 800ef9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	f003 0308 	and.w	r3, r3, #8
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d010      	beq.n	800efcc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	695a      	ldr	r2, [r3, #20]
 800efae:	4b34      	ldr	r3, [pc, #208]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800efb0:	69db      	ldr	r3, [r3, #28]
 800efb2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800efb6:	429a      	cmp	r2, r3
 800efb8:	d208      	bcs.n	800efcc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800efba:	4b31      	ldr	r3, [pc, #196]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800efbc:	69db      	ldr	r3, [r3, #28]
 800efbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	695b      	ldr	r3, [r3, #20]
 800efc6:	492e      	ldr	r1, [pc, #184]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800efc8:	4313      	orrs	r3, r2
 800efca:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	f003 0310 	and.w	r3, r3, #16
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d010      	beq.n	800effa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	699a      	ldr	r2, [r3, #24]
 800efdc:	4b28      	ldr	r3, [pc, #160]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800efde:	69db      	ldr	r3, [r3, #28]
 800efe0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800efe4:	429a      	cmp	r2, r3
 800efe6:	d208      	bcs.n	800effa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800efe8:	4b25      	ldr	r3, [pc, #148]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800efea:	69db      	ldr	r3, [r3, #28]
 800efec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	699b      	ldr	r3, [r3, #24]
 800eff4:	4922      	ldr	r1, [pc, #136]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800eff6:	4313      	orrs	r3, r2
 800eff8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	f003 0320 	and.w	r3, r3, #32
 800f002:	2b00      	cmp	r3, #0
 800f004:	d010      	beq.n	800f028 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	69da      	ldr	r2, [r3, #28]
 800f00a:	4b1d      	ldr	r3, [pc, #116]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800f00c:	6a1b      	ldr	r3, [r3, #32]
 800f00e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f012:	429a      	cmp	r2, r3
 800f014:	d208      	bcs.n	800f028 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f016:	4b1a      	ldr	r3, [pc, #104]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800f018:	6a1b      	ldr	r3, [r3, #32]
 800f01a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	69db      	ldr	r3, [r3, #28]
 800f022:	4917      	ldr	r1, [pc, #92]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800f024:	4313      	orrs	r3, r2
 800f026:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800f028:	f000 f834 	bl	800f094 <HAL_RCC_GetSysClockFreq>
 800f02c:	4602      	mov	r2, r0
 800f02e:	4b14      	ldr	r3, [pc, #80]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800f030:	699b      	ldr	r3, [r3, #24]
 800f032:	0a1b      	lsrs	r3, r3, #8
 800f034:	f003 030f 	and.w	r3, r3, #15
 800f038:	4912      	ldr	r1, [pc, #72]	@ (800f084 <HAL_RCC_ClockConfig+0x35c>)
 800f03a:	5ccb      	ldrb	r3, [r1, r3]
 800f03c:	f003 031f 	and.w	r3, r3, #31
 800f040:	fa22 f303 	lsr.w	r3, r2, r3
 800f044:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f046:	4b0e      	ldr	r3, [pc, #56]	@ (800f080 <HAL_RCC_ClockConfig+0x358>)
 800f048:	699b      	ldr	r3, [r3, #24]
 800f04a:	f003 030f 	and.w	r3, r3, #15
 800f04e:	4a0d      	ldr	r2, [pc, #52]	@ (800f084 <HAL_RCC_ClockConfig+0x35c>)
 800f050:	5cd3      	ldrb	r3, [r2, r3]
 800f052:	f003 031f 	and.w	r3, r3, #31
 800f056:	693a      	ldr	r2, [r7, #16]
 800f058:	fa22 f303 	lsr.w	r3, r2, r3
 800f05c:	4a0a      	ldr	r2, [pc, #40]	@ (800f088 <HAL_RCC_ClockConfig+0x360>)
 800f05e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f060:	4a0a      	ldr	r2, [pc, #40]	@ (800f08c <HAL_RCC_ClockConfig+0x364>)
 800f062:	693b      	ldr	r3, [r7, #16]
 800f064:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800f066:	4b0a      	ldr	r3, [pc, #40]	@ (800f090 <HAL_RCC_ClockConfig+0x368>)
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	4618      	mov	r0, r3
 800f06c:	f7f5 fd58 	bl	8004b20 <HAL_InitTick>
 800f070:	4603      	mov	r3, r0
 800f072:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800f074:	7bfb      	ldrb	r3, [r7, #15]
}
 800f076:	4618      	mov	r0, r3
 800f078:	3718      	adds	r7, #24
 800f07a:	46bd      	mov	sp, r7
 800f07c:	bd80      	pop	{r7, pc}
 800f07e:	bf00      	nop
 800f080:	58024400 	.word	0x58024400
 800f084:	0801f3b8 	.word	0x0801f3b8
 800f088:	24000004 	.word	0x24000004
 800f08c:	24000000 	.word	0x24000000
 800f090:	24000008 	.word	0x24000008

0800f094 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f094:	b480      	push	{r7}
 800f096:	b089      	sub	sp, #36	@ 0x24
 800f098:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f09a:	4bb3      	ldr	r3, [pc, #716]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f09c:	691b      	ldr	r3, [r3, #16]
 800f09e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f0a2:	2b18      	cmp	r3, #24
 800f0a4:	f200 8155 	bhi.w	800f352 <HAL_RCC_GetSysClockFreq+0x2be>
 800f0a8:	a201      	add	r2, pc, #4	@ (adr r2, 800f0b0 <HAL_RCC_GetSysClockFreq+0x1c>)
 800f0aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0ae:	bf00      	nop
 800f0b0:	0800f115 	.word	0x0800f115
 800f0b4:	0800f353 	.word	0x0800f353
 800f0b8:	0800f353 	.word	0x0800f353
 800f0bc:	0800f353 	.word	0x0800f353
 800f0c0:	0800f353 	.word	0x0800f353
 800f0c4:	0800f353 	.word	0x0800f353
 800f0c8:	0800f353 	.word	0x0800f353
 800f0cc:	0800f353 	.word	0x0800f353
 800f0d0:	0800f13b 	.word	0x0800f13b
 800f0d4:	0800f353 	.word	0x0800f353
 800f0d8:	0800f353 	.word	0x0800f353
 800f0dc:	0800f353 	.word	0x0800f353
 800f0e0:	0800f353 	.word	0x0800f353
 800f0e4:	0800f353 	.word	0x0800f353
 800f0e8:	0800f353 	.word	0x0800f353
 800f0ec:	0800f353 	.word	0x0800f353
 800f0f0:	0800f141 	.word	0x0800f141
 800f0f4:	0800f353 	.word	0x0800f353
 800f0f8:	0800f353 	.word	0x0800f353
 800f0fc:	0800f353 	.word	0x0800f353
 800f100:	0800f353 	.word	0x0800f353
 800f104:	0800f353 	.word	0x0800f353
 800f108:	0800f353 	.word	0x0800f353
 800f10c:	0800f353 	.word	0x0800f353
 800f110:	0800f147 	.word	0x0800f147
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f114:	4b94      	ldr	r3, [pc, #592]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	f003 0320 	and.w	r3, r3, #32
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d009      	beq.n	800f134 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f120:	4b91      	ldr	r3, [pc, #580]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	08db      	lsrs	r3, r3, #3
 800f126:	f003 0303 	and.w	r3, r3, #3
 800f12a:	4a90      	ldr	r2, [pc, #576]	@ (800f36c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f12c:	fa22 f303 	lsr.w	r3, r2, r3
 800f130:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800f132:	e111      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800f134:	4b8d      	ldr	r3, [pc, #564]	@ (800f36c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f136:	61bb      	str	r3, [r7, #24]
      break;
 800f138:	e10e      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800f13a:	4b8d      	ldr	r3, [pc, #564]	@ (800f370 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f13c:	61bb      	str	r3, [r7, #24]
      break;
 800f13e:	e10b      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800f140:	4b8c      	ldr	r3, [pc, #560]	@ (800f374 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800f142:	61bb      	str	r3, [r7, #24]
      break;
 800f144:	e108      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f146:	4b88      	ldr	r3, [pc, #544]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f14a:	f003 0303 	and.w	r3, r3, #3
 800f14e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800f150:	4b85      	ldr	r3, [pc, #532]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f154:	091b      	lsrs	r3, r3, #4
 800f156:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f15a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800f15c:	4b82      	ldr	r3, [pc, #520]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f15e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f160:	f003 0301 	and.w	r3, r3, #1
 800f164:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f166:	4b80      	ldr	r3, [pc, #512]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f16a:	08db      	lsrs	r3, r3, #3
 800f16c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f170:	68fa      	ldr	r2, [r7, #12]
 800f172:	fb02 f303 	mul.w	r3, r2, r3
 800f176:	ee07 3a90 	vmov	s15, r3
 800f17a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f17e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800f182:	693b      	ldr	r3, [r7, #16]
 800f184:	2b00      	cmp	r3, #0
 800f186:	f000 80e1 	beq.w	800f34c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800f18a:	697b      	ldr	r3, [r7, #20]
 800f18c:	2b02      	cmp	r3, #2
 800f18e:	f000 8083 	beq.w	800f298 <HAL_RCC_GetSysClockFreq+0x204>
 800f192:	697b      	ldr	r3, [r7, #20]
 800f194:	2b02      	cmp	r3, #2
 800f196:	f200 80a1 	bhi.w	800f2dc <HAL_RCC_GetSysClockFreq+0x248>
 800f19a:	697b      	ldr	r3, [r7, #20]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d003      	beq.n	800f1a8 <HAL_RCC_GetSysClockFreq+0x114>
 800f1a0:	697b      	ldr	r3, [r7, #20]
 800f1a2:	2b01      	cmp	r3, #1
 800f1a4:	d056      	beq.n	800f254 <HAL_RCC_GetSysClockFreq+0x1c0>
 800f1a6:	e099      	b.n	800f2dc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f1a8:	4b6f      	ldr	r3, [pc, #444]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	f003 0320 	and.w	r3, r3, #32
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d02d      	beq.n	800f210 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f1b4:	4b6c      	ldr	r3, [pc, #432]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	08db      	lsrs	r3, r3, #3
 800f1ba:	f003 0303 	and.w	r3, r3, #3
 800f1be:	4a6b      	ldr	r2, [pc, #428]	@ (800f36c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f1c0:	fa22 f303 	lsr.w	r3, r2, r3
 800f1c4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	ee07 3a90 	vmov	s15, r3
 800f1cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f1d0:	693b      	ldr	r3, [r7, #16]
 800f1d2:	ee07 3a90 	vmov	s15, r3
 800f1d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f1de:	4b62      	ldr	r3, [pc, #392]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f1e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1e6:	ee07 3a90 	vmov	s15, r3
 800f1ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f1ee:	ed97 6a02 	vldr	s12, [r7, #8]
 800f1f2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800f378 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f1f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f1fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f1fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f20a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800f20e:	e087      	b.n	800f320 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f210:	693b      	ldr	r3, [r7, #16]
 800f212:	ee07 3a90 	vmov	s15, r3
 800f216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f21a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800f37c <HAL_RCC_GetSysClockFreq+0x2e8>
 800f21e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f222:	4b51      	ldr	r3, [pc, #324]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f22a:	ee07 3a90 	vmov	s15, r3
 800f22e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f232:	ed97 6a02 	vldr	s12, [r7, #8]
 800f236:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800f378 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f23a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f23e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f242:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f246:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f24a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f24e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f252:	e065      	b.n	800f320 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f254:	693b      	ldr	r3, [r7, #16]
 800f256:	ee07 3a90 	vmov	s15, r3
 800f25a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f25e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800f380 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f262:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f266:	4b40      	ldr	r3, [pc, #256]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f26a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f26e:	ee07 3a90 	vmov	s15, r3
 800f272:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f276:	ed97 6a02 	vldr	s12, [r7, #8]
 800f27a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f378 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f27e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f282:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f286:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f28a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f28e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f292:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f296:	e043      	b.n	800f320 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f298:	693b      	ldr	r3, [r7, #16]
 800f29a:	ee07 3a90 	vmov	s15, r3
 800f29e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2a2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800f384 <HAL_RCC_GetSysClockFreq+0x2f0>
 800f2a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2aa:	4b2f      	ldr	r3, [pc, #188]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2b2:	ee07 3a90 	vmov	s15, r3
 800f2b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2ba:	ed97 6a02 	vldr	s12, [r7, #8]
 800f2be:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800f378 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f2c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f2da:	e021      	b.n	800f320 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f2dc:	693b      	ldr	r3, [r7, #16]
 800f2de:	ee07 3a90 	vmov	s15, r3
 800f2e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2e6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f380 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f2ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2ee:	4b1e      	ldr	r3, [pc, #120]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2f6:	ee07 3a90 	vmov	s15, r3
 800f2fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2fe:	ed97 6a02 	vldr	s12, [r7, #8]
 800f302:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800f378 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f306:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f30a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f30e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f312:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f31a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f31e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800f320:	4b11      	ldr	r3, [pc, #68]	@ (800f368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f324:	0a5b      	lsrs	r3, r3, #9
 800f326:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f32a:	3301      	adds	r3, #1
 800f32c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800f32e:	683b      	ldr	r3, [r7, #0]
 800f330:	ee07 3a90 	vmov	s15, r3
 800f334:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f338:	edd7 6a07 	vldr	s13, [r7, #28]
 800f33c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f340:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f344:	ee17 3a90 	vmov	r3, s15
 800f348:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800f34a:	e005      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800f34c:	2300      	movs	r3, #0
 800f34e:	61bb      	str	r3, [r7, #24]
      break;
 800f350:	e002      	b.n	800f358 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800f352:	4b07      	ldr	r3, [pc, #28]	@ (800f370 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f354:	61bb      	str	r3, [r7, #24]
      break;
 800f356:	bf00      	nop
  }

  return sysclockfreq;
 800f358:	69bb      	ldr	r3, [r7, #24]
}
 800f35a:	4618      	mov	r0, r3
 800f35c:	3724      	adds	r7, #36	@ 0x24
 800f35e:	46bd      	mov	sp, r7
 800f360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f364:	4770      	bx	lr
 800f366:	bf00      	nop
 800f368:	58024400 	.word	0x58024400
 800f36c:	03d09000 	.word	0x03d09000
 800f370:	003d0900 	.word	0x003d0900
 800f374:	016e3600 	.word	0x016e3600
 800f378:	46000000 	.word	0x46000000
 800f37c:	4c742400 	.word	0x4c742400
 800f380:	4a742400 	.word	0x4a742400
 800f384:	4bb71b00 	.word	0x4bb71b00

0800f388 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b082      	sub	sp, #8
 800f38c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800f38e:	f7ff fe81 	bl	800f094 <HAL_RCC_GetSysClockFreq>
 800f392:	4602      	mov	r2, r0
 800f394:	4b10      	ldr	r3, [pc, #64]	@ (800f3d8 <HAL_RCC_GetHCLKFreq+0x50>)
 800f396:	699b      	ldr	r3, [r3, #24]
 800f398:	0a1b      	lsrs	r3, r3, #8
 800f39a:	f003 030f 	and.w	r3, r3, #15
 800f39e:	490f      	ldr	r1, [pc, #60]	@ (800f3dc <HAL_RCC_GetHCLKFreq+0x54>)
 800f3a0:	5ccb      	ldrb	r3, [r1, r3]
 800f3a2:	f003 031f 	and.w	r3, r3, #31
 800f3a6:	fa22 f303 	lsr.w	r3, r2, r3
 800f3aa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f3ac:	4b0a      	ldr	r3, [pc, #40]	@ (800f3d8 <HAL_RCC_GetHCLKFreq+0x50>)
 800f3ae:	699b      	ldr	r3, [r3, #24]
 800f3b0:	f003 030f 	and.w	r3, r3, #15
 800f3b4:	4a09      	ldr	r2, [pc, #36]	@ (800f3dc <HAL_RCC_GetHCLKFreq+0x54>)
 800f3b6:	5cd3      	ldrb	r3, [r2, r3]
 800f3b8:	f003 031f 	and.w	r3, r3, #31
 800f3bc:	687a      	ldr	r2, [r7, #4]
 800f3be:	fa22 f303 	lsr.w	r3, r2, r3
 800f3c2:	4a07      	ldr	r2, [pc, #28]	@ (800f3e0 <HAL_RCC_GetHCLKFreq+0x58>)
 800f3c4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f3c6:	4a07      	ldr	r2, [pc, #28]	@ (800f3e4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f3cc:	4b04      	ldr	r3, [pc, #16]	@ (800f3e0 <HAL_RCC_GetHCLKFreq+0x58>)
 800f3ce:	681b      	ldr	r3, [r3, #0]
}
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	3708      	adds	r7, #8
 800f3d4:	46bd      	mov	sp, r7
 800f3d6:	bd80      	pop	{r7, pc}
 800f3d8:	58024400 	.word	0x58024400
 800f3dc:	0801f3b8 	.word	0x0801f3b8
 800f3e0:	24000004 	.word	0x24000004
 800f3e4:	24000000 	.word	0x24000000

0800f3e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f3e8:	b580      	push	{r7, lr}
 800f3ea:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f3ec:	f7ff ffcc 	bl	800f388 <HAL_RCC_GetHCLKFreq>
 800f3f0:	4602      	mov	r2, r0
 800f3f2:	4b06      	ldr	r3, [pc, #24]	@ (800f40c <HAL_RCC_GetPCLK1Freq+0x24>)
 800f3f4:	69db      	ldr	r3, [r3, #28]
 800f3f6:	091b      	lsrs	r3, r3, #4
 800f3f8:	f003 0307 	and.w	r3, r3, #7
 800f3fc:	4904      	ldr	r1, [pc, #16]	@ (800f410 <HAL_RCC_GetPCLK1Freq+0x28>)
 800f3fe:	5ccb      	ldrb	r3, [r1, r3]
 800f400:	f003 031f 	and.w	r3, r3, #31
 800f404:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f408:	4618      	mov	r0, r3
 800f40a:	bd80      	pop	{r7, pc}
 800f40c:	58024400 	.word	0x58024400
 800f410:	0801f3b8 	.word	0x0801f3b8

0800f414 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f414:	b580      	push	{r7, lr}
 800f416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f418:	f7ff ffb6 	bl	800f388 <HAL_RCC_GetHCLKFreq>
 800f41c:	4602      	mov	r2, r0
 800f41e:	4b06      	ldr	r3, [pc, #24]	@ (800f438 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f420:	69db      	ldr	r3, [r3, #28]
 800f422:	0a1b      	lsrs	r3, r3, #8
 800f424:	f003 0307 	and.w	r3, r3, #7
 800f428:	4904      	ldr	r1, [pc, #16]	@ (800f43c <HAL_RCC_GetPCLK2Freq+0x28>)
 800f42a:	5ccb      	ldrb	r3, [r1, r3]
 800f42c:	f003 031f 	and.w	r3, r3, #31
 800f430:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f434:	4618      	mov	r0, r3
 800f436:	bd80      	pop	{r7, pc}
 800f438:	58024400 	.word	0x58024400
 800f43c:	0801f3b8 	.word	0x0801f3b8

0800f440 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800f440:	b480      	push	{r7}
 800f442:	b083      	sub	sp, #12
 800f444:	af00      	add	r7, sp, #0
 800f446:	6078      	str	r0, [r7, #4]
 800f448:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	223f      	movs	r2, #63	@ 0x3f
 800f44e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800f450:	4b1a      	ldr	r3, [pc, #104]	@ (800f4bc <HAL_RCC_GetClockConfig+0x7c>)
 800f452:	691b      	ldr	r3, [r3, #16]
 800f454:	f003 0207 	and.w	r2, r3, #7
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800f45c:	4b17      	ldr	r3, [pc, #92]	@ (800f4bc <HAL_RCC_GetClockConfig+0x7c>)
 800f45e:	699b      	ldr	r3, [r3, #24]
 800f460:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800f468:	4b14      	ldr	r3, [pc, #80]	@ (800f4bc <HAL_RCC_GetClockConfig+0x7c>)
 800f46a:	699b      	ldr	r3, [r3, #24]
 800f46c:	f003 020f 	and.w	r2, r3, #15
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800f474:	4b11      	ldr	r3, [pc, #68]	@ (800f4bc <HAL_RCC_GetClockConfig+0x7c>)
 800f476:	699b      	ldr	r3, [r3, #24]
 800f478:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800f480:	4b0e      	ldr	r3, [pc, #56]	@ (800f4bc <HAL_RCC_GetClockConfig+0x7c>)
 800f482:	69db      	ldr	r3, [r3, #28]
 800f484:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800f48c:	4b0b      	ldr	r3, [pc, #44]	@ (800f4bc <HAL_RCC_GetClockConfig+0x7c>)
 800f48e:	69db      	ldr	r3, [r3, #28]
 800f490:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800f498:	4b08      	ldr	r3, [pc, #32]	@ (800f4bc <HAL_RCC_GetClockConfig+0x7c>)
 800f49a:	6a1b      	ldr	r3, [r3, #32]
 800f49c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800f4a4:	4b06      	ldr	r3, [pc, #24]	@ (800f4c0 <HAL_RCC_GetClockConfig+0x80>)
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	f003 020f 	and.w	r2, r3, #15
 800f4ac:	683b      	ldr	r3, [r7, #0]
 800f4ae:	601a      	str	r2, [r3, #0]
}
 800f4b0:	bf00      	nop
 800f4b2:	370c      	adds	r7, #12
 800f4b4:	46bd      	mov	sp, r7
 800f4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ba:	4770      	bx	lr
 800f4bc:	58024400 	.word	0x58024400
 800f4c0:	52002000 	.word	0x52002000

0800f4c4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f4c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f4c8:	b0c6      	sub	sp, #280	@ 0x118
 800f4ca:	af00      	add	r7, sp, #0
 800f4cc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f4dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f4e8:	2500      	movs	r5, #0
 800f4ea:	ea54 0305 	orrs.w	r3, r4, r5
 800f4ee:	d049      	beq.n	800f584 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f4f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f4f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f4f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f4fa:	d02f      	beq.n	800f55c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f4fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f500:	d828      	bhi.n	800f554 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f502:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f506:	d01a      	beq.n	800f53e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f508:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f50c:	d822      	bhi.n	800f554 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d003      	beq.n	800f51a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f512:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f516:	d007      	beq.n	800f528 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f518:	e01c      	b.n	800f554 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f51a:	4bab      	ldr	r3, [pc, #684]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f51c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f51e:	4aaa      	ldr	r2, [pc, #680]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f520:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f524:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f526:	e01a      	b.n	800f55e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f52c:	3308      	adds	r3, #8
 800f52e:	2102      	movs	r1, #2
 800f530:	4618      	mov	r0, r3
 800f532:	f002 fa49 	bl	80119c8 <RCCEx_PLL2_Config>
 800f536:	4603      	mov	r3, r0
 800f538:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f53c:	e00f      	b.n	800f55e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f53e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f542:	3328      	adds	r3, #40	@ 0x28
 800f544:	2102      	movs	r1, #2
 800f546:	4618      	mov	r0, r3
 800f548:	f002 faf0 	bl	8011b2c <RCCEx_PLL3_Config>
 800f54c:	4603      	mov	r3, r0
 800f54e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f552:	e004      	b.n	800f55e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f554:	2301      	movs	r3, #1
 800f556:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f55a:	e000      	b.n	800f55e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f55c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f55e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f562:	2b00      	cmp	r3, #0
 800f564:	d10a      	bne.n	800f57c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f566:	4b98      	ldr	r3, [pc, #608]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f568:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f56a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f56e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f574:	4a94      	ldr	r2, [pc, #592]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f576:	430b      	orrs	r3, r1
 800f578:	6513      	str	r3, [r2, #80]	@ 0x50
 800f57a:	e003      	b.n	800f584 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f57c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f580:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f58c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800f590:	f04f 0900 	mov.w	r9, #0
 800f594:	ea58 0309 	orrs.w	r3, r8, r9
 800f598:	d047      	beq.n	800f62a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f59a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f59e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f5a0:	2b04      	cmp	r3, #4
 800f5a2:	d82a      	bhi.n	800f5fa <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f5a4:	a201      	add	r2, pc, #4	@ (adr r2, 800f5ac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f5a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5aa:	bf00      	nop
 800f5ac:	0800f5c1 	.word	0x0800f5c1
 800f5b0:	0800f5cf 	.word	0x0800f5cf
 800f5b4:	0800f5e5 	.word	0x0800f5e5
 800f5b8:	0800f603 	.word	0x0800f603
 800f5bc:	0800f603 	.word	0x0800f603
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f5c0:	4b81      	ldr	r3, [pc, #516]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5c4:	4a80      	ldr	r2, [pc, #512]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f5ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f5cc:	e01a      	b.n	800f604 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f5ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5d2:	3308      	adds	r3, #8
 800f5d4:	2100      	movs	r1, #0
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	f002 f9f6 	bl	80119c8 <RCCEx_PLL2_Config>
 800f5dc:	4603      	mov	r3, r0
 800f5de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f5e2:	e00f      	b.n	800f604 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f5e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5e8:	3328      	adds	r3, #40	@ 0x28
 800f5ea:	2100      	movs	r1, #0
 800f5ec:	4618      	mov	r0, r3
 800f5ee:	f002 fa9d 	bl	8011b2c <RCCEx_PLL3_Config>
 800f5f2:	4603      	mov	r3, r0
 800f5f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f5f8:	e004      	b.n	800f604 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f5fa:	2301      	movs	r3, #1
 800f5fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f600:	e000      	b.n	800f604 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f602:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f604:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d10a      	bne.n	800f622 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f60c:	4b6e      	ldr	r3, [pc, #440]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f60e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f610:	f023 0107 	bic.w	r1, r3, #7
 800f614:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f61a:	4a6b      	ldr	r2, [pc, #428]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f61c:	430b      	orrs	r3, r1
 800f61e:	6513      	str	r3, [r2, #80]	@ 0x50
 800f620:	e003      	b.n	800f62a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f622:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f626:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f62a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f632:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800f636:	f04f 0b00 	mov.w	fp, #0
 800f63a:	ea5a 030b 	orrs.w	r3, sl, fp
 800f63e:	d05b      	beq.n	800f6f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f644:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f648:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f64c:	d03b      	beq.n	800f6c6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800f64e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f652:	d834      	bhi.n	800f6be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f654:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f658:	d037      	beq.n	800f6ca <HAL_RCCEx_PeriphCLKConfig+0x206>
 800f65a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f65e:	d82e      	bhi.n	800f6be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f660:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f664:	d033      	beq.n	800f6ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800f666:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f66a:	d828      	bhi.n	800f6be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f66c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f670:	d01a      	beq.n	800f6a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800f672:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f676:	d822      	bhi.n	800f6be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d003      	beq.n	800f684 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800f67c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f680:	d007      	beq.n	800f692 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800f682:	e01c      	b.n	800f6be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f684:	4b50      	ldr	r3, [pc, #320]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f688:	4a4f      	ldr	r2, [pc, #316]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f68a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f68e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f690:	e01e      	b.n	800f6d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f692:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f696:	3308      	adds	r3, #8
 800f698:	2100      	movs	r1, #0
 800f69a:	4618      	mov	r0, r3
 800f69c:	f002 f994 	bl	80119c8 <RCCEx_PLL2_Config>
 800f6a0:	4603      	mov	r3, r0
 800f6a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f6a6:	e013      	b.n	800f6d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f6a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6ac:	3328      	adds	r3, #40	@ 0x28
 800f6ae:	2100      	movs	r1, #0
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	f002 fa3b 	bl	8011b2c <RCCEx_PLL3_Config>
 800f6b6:	4603      	mov	r3, r0
 800f6b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f6bc:	e008      	b.n	800f6d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f6be:	2301      	movs	r3, #1
 800f6c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f6c4:	e004      	b.n	800f6d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f6c6:	bf00      	nop
 800f6c8:	e002      	b.n	800f6d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f6ca:	bf00      	nop
 800f6cc:	e000      	b.n	800f6d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f6ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f6d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d10b      	bne.n	800f6f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f6d8:	4b3b      	ldr	r3, [pc, #236]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f6da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6dc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f6e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f6e8:	4a37      	ldr	r2, [pc, #220]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f6ea:	430b      	orrs	r3, r1
 800f6ec:	6593      	str	r3, [r2, #88]	@ 0x58
 800f6ee:	e003      	b.n	800f6f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f6f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f6f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f6f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f700:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f704:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800f708:	2300      	movs	r3, #0
 800f70a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f70e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800f712:	460b      	mov	r3, r1
 800f714:	4313      	orrs	r3, r2
 800f716:	d05d      	beq.n	800f7d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f718:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f71c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f720:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f724:	d03b      	beq.n	800f79e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800f726:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f72a:	d834      	bhi.n	800f796 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f72c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f730:	d037      	beq.n	800f7a2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800f732:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f736:	d82e      	bhi.n	800f796 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f738:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f73c:	d033      	beq.n	800f7a6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800f73e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f742:	d828      	bhi.n	800f796 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f744:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f748:	d01a      	beq.n	800f780 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800f74a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f74e:	d822      	bhi.n	800f796 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f750:	2b00      	cmp	r3, #0
 800f752:	d003      	beq.n	800f75c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800f754:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f758:	d007      	beq.n	800f76a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800f75a:	e01c      	b.n	800f796 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f75c:	4b1a      	ldr	r3, [pc, #104]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f75e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f760:	4a19      	ldr	r2, [pc, #100]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f768:	e01e      	b.n	800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f76a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f76e:	3308      	adds	r3, #8
 800f770:	2100      	movs	r1, #0
 800f772:	4618      	mov	r0, r3
 800f774:	f002 f928 	bl	80119c8 <RCCEx_PLL2_Config>
 800f778:	4603      	mov	r3, r0
 800f77a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f77e:	e013      	b.n	800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f784:	3328      	adds	r3, #40	@ 0x28
 800f786:	2100      	movs	r1, #0
 800f788:	4618      	mov	r0, r3
 800f78a:	f002 f9cf 	bl	8011b2c <RCCEx_PLL3_Config>
 800f78e:	4603      	mov	r3, r0
 800f790:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f794:	e008      	b.n	800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f796:	2301      	movs	r3, #1
 800f798:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f79c:	e004      	b.n	800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f79e:	bf00      	nop
 800f7a0:	e002      	b.n	800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f7a2:	bf00      	nop
 800f7a4:	e000      	b.n	800f7a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f7a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f7a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d10d      	bne.n	800f7cc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f7b0:	4b05      	ldr	r3, [pc, #20]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f7b4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800f7b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f7c0:	4a01      	ldr	r2, [pc, #4]	@ (800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7c2:	430b      	orrs	r3, r1
 800f7c4:	6593      	str	r3, [r2, #88]	@ 0x58
 800f7c6:	e005      	b.n	800f7d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800f7c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f7cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f7d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800f7d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7dc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800f7e0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800f7ea:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800f7ee:	460b      	mov	r3, r1
 800f7f0:	4313      	orrs	r3, r2
 800f7f2:	d03a      	beq.n	800f86a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800f7f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f7fa:	2b30      	cmp	r3, #48	@ 0x30
 800f7fc:	d01f      	beq.n	800f83e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800f7fe:	2b30      	cmp	r3, #48	@ 0x30
 800f800:	d819      	bhi.n	800f836 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800f802:	2b20      	cmp	r3, #32
 800f804:	d00c      	beq.n	800f820 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800f806:	2b20      	cmp	r3, #32
 800f808:	d815      	bhi.n	800f836 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d019      	beq.n	800f842 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f80e:	2b10      	cmp	r3, #16
 800f810:	d111      	bne.n	800f836 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f812:	4baa      	ldr	r3, [pc, #680]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f816:	4aa9      	ldr	r2, [pc, #676]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f818:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f81c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800f81e:	e011      	b.n	800f844 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f824:	3308      	adds	r3, #8
 800f826:	2102      	movs	r1, #2
 800f828:	4618      	mov	r0, r3
 800f82a:	f002 f8cd 	bl	80119c8 <RCCEx_PLL2_Config>
 800f82e:	4603      	mov	r3, r0
 800f830:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800f834:	e006      	b.n	800f844 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f836:	2301      	movs	r3, #1
 800f838:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f83c:	e002      	b.n	800f844 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800f83e:	bf00      	nop
 800f840:	e000      	b.n	800f844 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800f842:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f844:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d10a      	bne.n	800f862 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800f84c:	4b9b      	ldr	r3, [pc, #620]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f84e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f850:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800f854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f85a:	4a98      	ldr	r2, [pc, #608]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f85c:	430b      	orrs	r3, r1
 800f85e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f860:	e003      	b.n	800f86a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f862:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f866:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800f86a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f872:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800f876:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800f87a:	2300      	movs	r3, #0
 800f87c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f880:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800f884:	460b      	mov	r3, r1
 800f886:	4313      	orrs	r3, r2
 800f888:	d051      	beq.n	800f92e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f88a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f88e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f890:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f894:	d035      	beq.n	800f902 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800f896:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f89a:	d82e      	bhi.n	800f8fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f89c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f8a0:	d031      	beq.n	800f906 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800f8a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f8a6:	d828      	bhi.n	800f8fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f8a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f8ac:	d01a      	beq.n	800f8e4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800f8ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f8b2:	d822      	bhi.n	800f8fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d003      	beq.n	800f8c0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800f8b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f8bc:	d007      	beq.n	800f8ce <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800f8be:	e01c      	b.n	800f8fa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f8c0:	4b7e      	ldr	r3, [pc, #504]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f8c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8c4:	4a7d      	ldr	r2, [pc, #500]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f8c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f8ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f8cc:	e01c      	b.n	800f908 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f8ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8d2:	3308      	adds	r3, #8
 800f8d4:	2100      	movs	r1, #0
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	f002 f876 	bl	80119c8 <RCCEx_PLL2_Config>
 800f8dc:	4603      	mov	r3, r0
 800f8de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f8e2:	e011      	b.n	800f908 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f8e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8e8:	3328      	adds	r3, #40	@ 0x28
 800f8ea:	2100      	movs	r1, #0
 800f8ec:	4618      	mov	r0, r3
 800f8ee:	f002 f91d 	bl	8011b2c <RCCEx_PLL3_Config>
 800f8f2:	4603      	mov	r3, r0
 800f8f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f8f8:	e006      	b.n	800f908 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f8fa:	2301      	movs	r3, #1
 800f8fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f900:	e002      	b.n	800f908 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800f902:	bf00      	nop
 800f904:	e000      	b.n	800f908 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800f906:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f908:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d10a      	bne.n	800f926 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f910:	4b6a      	ldr	r3, [pc, #424]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f914:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800f918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f91c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f91e:	4a67      	ldr	r2, [pc, #412]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f920:	430b      	orrs	r3, r1
 800f922:	6513      	str	r3, [r2, #80]	@ 0x50
 800f924:	e003      	b.n	800f92e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f926:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f92a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800f92e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f932:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f936:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800f93a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800f93e:	2300      	movs	r3, #0
 800f940:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800f944:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800f948:	460b      	mov	r3, r1
 800f94a:	4313      	orrs	r3, r2
 800f94c:	d053      	beq.n	800f9f6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800f94e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f954:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f958:	d033      	beq.n	800f9c2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800f95a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f95e:	d82c      	bhi.n	800f9ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f960:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f964:	d02f      	beq.n	800f9c6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800f966:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f96a:	d826      	bhi.n	800f9ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f96c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f970:	d02b      	beq.n	800f9ca <HAL_RCCEx_PeriphCLKConfig+0x506>
 800f972:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f976:	d820      	bhi.n	800f9ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f978:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f97c:	d012      	beq.n	800f9a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800f97e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f982:	d81a      	bhi.n	800f9ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f984:	2b00      	cmp	r3, #0
 800f986:	d022      	beq.n	800f9ce <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800f988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f98c:	d115      	bne.n	800f9ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f98e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f992:	3308      	adds	r3, #8
 800f994:	2101      	movs	r1, #1
 800f996:	4618      	mov	r0, r3
 800f998:	f002 f816 	bl	80119c8 <RCCEx_PLL2_Config>
 800f99c:	4603      	mov	r3, r0
 800f99e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f9a2:	e015      	b.n	800f9d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f9a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9a8:	3328      	adds	r3, #40	@ 0x28
 800f9aa:	2101      	movs	r1, #1
 800f9ac:	4618      	mov	r0, r3
 800f9ae:	f002 f8bd 	bl	8011b2c <RCCEx_PLL3_Config>
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f9b8:	e00a      	b.n	800f9d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f9ba:	2301      	movs	r3, #1
 800f9bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f9c0:	e006      	b.n	800f9d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800f9c2:	bf00      	nop
 800f9c4:	e004      	b.n	800f9d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800f9c6:	bf00      	nop
 800f9c8:	e002      	b.n	800f9d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800f9ca:	bf00      	nop
 800f9cc:	e000      	b.n	800f9d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800f9ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f9d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d10a      	bne.n	800f9ee <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800f9d8:	4b38      	ldr	r3, [pc, #224]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f9da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9dc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800f9e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f9e6:	4a35      	ldr	r2, [pc, #212]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f9e8:	430b      	orrs	r3, r1
 800f9ea:	6513      	str	r3, [r2, #80]	@ 0x50
 800f9ec:	e003      	b.n	800f9f6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f9ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f9f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800f9f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9fe:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800fa02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800fa06:	2300      	movs	r3, #0
 800fa08:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800fa0c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800fa10:	460b      	mov	r3, r1
 800fa12:	4313      	orrs	r3, r2
 800fa14:	d058      	beq.n	800fac8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800fa16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fa1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fa22:	d033      	beq.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800fa24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fa28:	d82c      	bhi.n	800fa84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa2e:	d02f      	beq.n	800fa90 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800fa30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa34:	d826      	bhi.n	800fa84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fa3a:	d02b      	beq.n	800fa94 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800fa3c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fa40:	d820      	bhi.n	800fa84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa46:	d012      	beq.n	800fa6e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800fa48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa4c:	d81a      	bhi.n	800fa84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d022      	beq.n	800fa98 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800fa52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa56:	d115      	bne.n	800fa84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fa58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa5c:	3308      	adds	r3, #8
 800fa5e:	2101      	movs	r1, #1
 800fa60:	4618      	mov	r0, r3
 800fa62:	f001 ffb1 	bl	80119c8 <RCCEx_PLL2_Config>
 800fa66:	4603      	mov	r3, r0
 800fa68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fa6c:	e015      	b.n	800fa9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fa6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa72:	3328      	adds	r3, #40	@ 0x28
 800fa74:	2101      	movs	r1, #1
 800fa76:	4618      	mov	r0, r3
 800fa78:	f002 f858 	bl	8011b2c <RCCEx_PLL3_Config>
 800fa7c:	4603      	mov	r3, r0
 800fa7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fa82:	e00a      	b.n	800fa9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800fa84:	2301      	movs	r3, #1
 800fa86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fa8a:	e006      	b.n	800fa9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fa8c:	bf00      	nop
 800fa8e:	e004      	b.n	800fa9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fa90:	bf00      	nop
 800fa92:	e002      	b.n	800fa9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fa94:	bf00      	nop
 800fa96:	e000      	b.n	800fa9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fa98:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d10e      	bne.n	800fac0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800faa2:	4b06      	ldr	r3, [pc, #24]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800faa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800faa6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800faaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800faae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fab2:	4a02      	ldr	r2, [pc, #8]	@ (800fabc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fab4:	430b      	orrs	r3, r1
 800fab6:	6593      	str	r3, [r2, #88]	@ 0x58
 800fab8:	e006      	b.n	800fac8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800faba:	bf00      	nop
 800fabc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fac0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fac4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800fac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800facc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fad0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800fad4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fad8:	2300      	movs	r3, #0
 800fada:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fade:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800fae2:	460b      	mov	r3, r1
 800fae4:	4313      	orrs	r3, r2
 800fae6:	d037      	beq.n	800fb58 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800fae8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800faec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800faee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800faf2:	d00e      	beq.n	800fb12 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800faf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800faf8:	d816      	bhi.n	800fb28 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d018      	beq.n	800fb30 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800fafe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb02:	d111      	bne.n	800fb28 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fb04:	4bc4      	ldr	r3, [pc, #784]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb08:	4ac3      	ldr	r2, [pc, #780]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fb0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fb10:	e00f      	b.n	800fb32 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fb12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb16:	3308      	adds	r3, #8
 800fb18:	2101      	movs	r1, #1
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	f001 ff54 	bl	80119c8 <RCCEx_PLL2_Config>
 800fb20:	4603      	mov	r3, r0
 800fb22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fb26:	e004      	b.n	800fb32 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb28:	2301      	movs	r3, #1
 800fb2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fb2e:	e000      	b.n	800fb32 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800fb30:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d10a      	bne.n	800fb50 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800fb3a:	4bb7      	ldr	r3, [pc, #732]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb3e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fb42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb48:	4ab3      	ldr	r2, [pc, #716]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb4a:	430b      	orrs	r3, r1
 800fb4c:	6513      	str	r3, [r2, #80]	@ 0x50
 800fb4e:	e003      	b.n	800fb58 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fb54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800fb58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb60:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800fb64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fb68:	2300      	movs	r3, #0
 800fb6a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800fb6e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800fb72:	460b      	mov	r3, r1
 800fb74:	4313      	orrs	r3, r2
 800fb76:	d039      	beq.n	800fbec <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800fb78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb7e:	2b03      	cmp	r3, #3
 800fb80:	d81c      	bhi.n	800fbbc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800fb82:	a201      	add	r2, pc, #4	@ (adr r2, 800fb88 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800fb84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb88:	0800fbc5 	.word	0x0800fbc5
 800fb8c:	0800fb99 	.word	0x0800fb99
 800fb90:	0800fba7 	.word	0x0800fba7
 800fb94:	0800fbc5 	.word	0x0800fbc5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fb98:	4b9f      	ldr	r3, [pc, #636]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb9c:	4a9e      	ldr	r2, [pc, #632]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fba2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fba4:	e00f      	b.n	800fbc6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbaa:	3308      	adds	r3, #8
 800fbac:	2102      	movs	r1, #2
 800fbae:	4618      	mov	r0, r3
 800fbb0:	f001 ff0a 	bl	80119c8 <RCCEx_PLL2_Config>
 800fbb4:	4603      	mov	r3, r0
 800fbb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fbba:	e004      	b.n	800fbc6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fbbc:	2301      	movs	r3, #1
 800fbbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fbc2:	e000      	b.n	800fbc6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800fbc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fbc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d10a      	bne.n	800fbe4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800fbce:	4b92      	ldr	r3, [pc, #584]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fbd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbd2:	f023 0103 	bic.w	r1, r3, #3
 800fbd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fbdc:	4a8e      	ldr	r2, [pc, #568]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fbde:	430b      	orrs	r3, r1
 800fbe0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fbe2:	e003      	b.n	800fbec <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fbe4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fbe8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800fbec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbf4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800fbf8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fc02:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800fc06:	460b      	mov	r3, r1
 800fc08:	4313      	orrs	r3, r2
 800fc0a:	f000 8099 	beq.w	800fd40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fc0e:	4b83      	ldr	r3, [pc, #524]	@ (800fe1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	4a82      	ldr	r2, [pc, #520]	@ (800fe1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fc14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fc18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800fc1a:	f7f5 ff2b 	bl	8005a74 <HAL_GetTick>
 800fc1e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fc22:	e00b      	b.n	800fc3c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fc24:	f7f5 ff26 	bl	8005a74 <HAL_GetTick>
 800fc28:	4602      	mov	r2, r0
 800fc2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800fc2e:	1ad3      	subs	r3, r2, r3
 800fc30:	2b64      	cmp	r3, #100	@ 0x64
 800fc32:	d903      	bls.n	800fc3c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800fc34:	2303      	movs	r3, #3
 800fc36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fc3a:	e005      	b.n	800fc48 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fc3c:	4b77      	ldr	r3, [pc, #476]	@ (800fe1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d0ed      	beq.n	800fc24 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800fc48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d173      	bne.n	800fd38 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800fc50:	4b71      	ldr	r3, [pc, #452]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800fc54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fc5c:	4053      	eors	r3, r2
 800fc5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d015      	beq.n	800fc92 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800fc66:	4b6c      	ldr	r3, [pc, #432]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fc6e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800fc72:	4b69      	ldr	r3, [pc, #420]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc76:	4a68      	ldr	r2, [pc, #416]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fc7c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800fc7e:	4b66      	ldr	r3, [pc, #408]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc82:	4a65      	ldr	r2, [pc, #404]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fc88:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800fc8a:	4a63      	ldr	r2, [pc, #396]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800fc90:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800fc92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc96:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fc9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fc9e:	d118      	bne.n	800fcd2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fca0:	f7f5 fee8 	bl	8005a74 <HAL_GetTick>
 800fca4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fca8:	e00d      	b.n	800fcc6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800fcaa:	f7f5 fee3 	bl	8005a74 <HAL_GetTick>
 800fcae:	4602      	mov	r2, r0
 800fcb0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800fcb4:	1ad2      	subs	r2, r2, r3
 800fcb6:	f241 3388 	movw	r3, #5000	@ 0x1388
 800fcba:	429a      	cmp	r2, r3
 800fcbc:	d903      	bls.n	800fcc6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800fcbe:	2303      	movs	r3, #3
 800fcc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800fcc4:	e005      	b.n	800fcd2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fcc6:	4b54      	ldr	r3, [pc, #336]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcca:	f003 0302 	and.w	r3, r3, #2
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d0eb      	beq.n	800fcaa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800fcd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d129      	bne.n	800fd2e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800fcda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcde:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fce6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fcea:	d10e      	bne.n	800fd0a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800fcec:	4b4a      	ldr	r3, [pc, #296]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcee:	691b      	ldr	r3, [r3, #16]
 800fcf0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800fcf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcf8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fcfc:	091a      	lsrs	r2, r3, #4
 800fcfe:	4b48      	ldr	r3, [pc, #288]	@ (800fe20 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800fd00:	4013      	ands	r3, r2
 800fd02:	4a45      	ldr	r2, [pc, #276]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd04:	430b      	orrs	r3, r1
 800fd06:	6113      	str	r3, [r2, #16]
 800fd08:	e005      	b.n	800fd16 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800fd0a:	4b43      	ldr	r3, [pc, #268]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd0c:	691b      	ldr	r3, [r3, #16]
 800fd0e:	4a42      	ldr	r2, [pc, #264]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800fd14:	6113      	str	r3, [r2, #16]
 800fd16:	4b40      	ldr	r3, [pc, #256]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd18:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fd1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fd26:	4a3c      	ldr	r2, [pc, #240]	@ (800fe18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd28:	430b      	orrs	r3, r1
 800fd2a:	6713      	str	r3, [r2, #112]	@ 0x70
 800fd2c:	e008      	b.n	800fd40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800fd2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800fd36:	e003      	b.n	800fd40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800fd40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd48:	f002 0301 	and.w	r3, r2, #1
 800fd4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fd50:	2300      	movs	r3, #0
 800fd52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fd56:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800fd5a:	460b      	mov	r3, r1
 800fd5c:	4313      	orrs	r3, r2
 800fd5e:	f000 808f 	beq.w	800fe80 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800fd62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd68:	2b28      	cmp	r3, #40	@ 0x28
 800fd6a:	d871      	bhi.n	800fe50 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800fd6c:	a201      	add	r2, pc, #4	@ (adr r2, 800fd74 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800fd6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd72:	bf00      	nop
 800fd74:	0800fe59 	.word	0x0800fe59
 800fd78:	0800fe51 	.word	0x0800fe51
 800fd7c:	0800fe51 	.word	0x0800fe51
 800fd80:	0800fe51 	.word	0x0800fe51
 800fd84:	0800fe51 	.word	0x0800fe51
 800fd88:	0800fe51 	.word	0x0800fe51
 800fd8c:	0800fe51 	.word	0x0800fe51
 800fd90:	0800fe51 	.word	0x0800fe51
 800fd94:	0800fe25 	.word	0x0800fe25
 800fd98:	0800fe51 	.word	0x0800fe51
 800fd9c:	0800fe51 	.word	0x0800fe51
 800fda0:	0800fe51 	.word	0x0800fe51
 800fda4:	0800fe51 	.word	0x0800fe51
 800fda8:	0800fe51 	.word	0x0800fe51
 800fdac:	0800fe51 	.word	0x0800fe51
 800fdb0:	0800fe51 	.word	0x0800fe51
 800fdb4:	0800fe3b 	.word	0x0800fe3b
 800fdb8:	0800fe51 	.word	0x0800fe51
 800fdbc:	0800fe51 	.word	0x0800fe51
 800fdc0:	0800fe51 	.word	0x0800fe51
 800fdc4:	0800fe51 	.word	0x0800fe51
 800fdc8:	0800fe51 	.word	0x0800fe51
 800fdcc:	0800fe51 	.word	0x0800fe51
 800fdd0:	0800fe51 	.word	0x0800fe51
 800fdd4:	0800fe59 	.word	0x0800fe59
 800fdd8:	0800fe51 	.word	0x0800fe51
 800fddc:	0800fe51 	.word	0x0800fe51
 800fde0:	0800fe51 	.word	0x0800fe51
 800fde4:	0800fe51 	.word	0x0800fe51
 800fde8:	0800fe51 	.word	0x0800fe51
 800fdec:	0800fe51 	.word	0x0800fe51
 800fdf0:	0800fe51 	.word	0x0800fe51
 800fdf4:	0800fe59 	.word	0x0800fe59
 800fdf8:	0800fe51 	.word	0x0800fe51
 800fdfc:	0800fe51 	.word	0x0800fe51
 800fe00:	0800fe51 	.word	0x0800fe51
 800fe04:	0800fe51 	.word	0x0800fe51
 800fe08:	0800fe51 	.word	0x0800fe51
 800fe0c:	0800fe51 	.word	0x0800fe51
 800fe10:	0800fe51 	.word	0x0800fe51
 800fe14:	0800fe59 	.word	0x0800fe59
 800fe18:	58024400 	.word	0x58024400
 800fe1c:	58024800 	.word	0x58024800
 800fe20:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fe24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe28:	3308      	adds	r3, #8
 800fe2a:	2101      	movs	r1, #1
 800fe2c:	4618      	mov	r0, r3
 800fe2e:	f001 fdcb 	bl	80119c8 <RCCEx_PLL2_Config>
 800fe32:	4603      	mov	r3, r0
 800fe34:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fe38:	e00f      	b.n	800fe5a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fe3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe3e:	3328      	adds	r3, #40	@ 0x28
 800fe40:	2101      	movs	r1, #1
 800fe42:	4618      	mov	r0, r3
 800fe44:	f001 fe72 	bl	8011b2c <RCCEx_PLL3_Config>
 800fe48:	4603      	mov	r3, r0
 800fe4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fe4e:	e004      	b.n	800fe5a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fe50:	2301      	movs	r3, #1
 800fe52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fe56:	e000      	b.n	800fe5a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800fe58:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fe5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d10a      	bne.n	800fe78 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800fe62:	4bbf      	ldr	r3, [pc, #764]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800fe64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe66:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800fe6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fe70:	4abb      	ldr	r2, [pc, #748]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800fe72:	430b      	orrs	r3, r1
 800fe74:	6553      	str	r3, [r2, #84]	@ 0x54
 800fe76:	e003      	b.n	800fe80 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fe78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fe7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800fe80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe88:	f002 0302 	and.w	r3, r2, #2
 800fe8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fe90:	2300      	movs	r3, #0
 800fe92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fe96:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800fe9a:	460b      	mov	r3, r1
 800fe9c:	4313      	orrs	r3, r2
 800fe9e:	d041      	beq.n	800ff24 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800fea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fea6:	2b05      	cmp	r3, #5
 800fea8:	d824      	bhi.n	800fef4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800feaa:	a201      	add	r2, pc, #4	@ (adr r2, 800feb0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800feac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800feb0:	0800fefd 	.word	0x0800fefd
 800feb4:	0800fec9 	.word	0x0800fec9
 800feb8:	0800fedf 	.word	0x0800fedf
 800febc:	0800fefd 	.word	0x0800fefd
 800fec0:	0800fefd 	.word	0x0800fefd
 800fec4:	0800fefd 	.word	0x0800fefd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fec8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fecc:	3308      	adds	r3, #8
 800fece:	2101      	movs	r1, #1
 800fed0:	4618      	mov	r0, r3
 800fed2:	f001 fd79 	bl	80119c8 <RCCEx_PLL2_Config>
 800fed6:	4603      	mov	r3, r0
 800fed8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fedc:	e00f      	b.n	800fefe <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fee2:	3328      	adds	r3, #40	@ 0x28
 800fee4:	2101      	movs	r1, #1
 800fee6:	4618      	mov	r0, r3
 800fee8:	f001 fe20 	bl	8011b2c <RCCEx_PLL3_Config>
 800feec:	4603      	mov	r3, r0
 800feee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fef2:	e004      	b.n	800fefe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fef4:	2301      	movs	r3, #1
 800fef6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fefa:	e000      	b.n	800fefe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800fefc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fefe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d10a      	bne.n	800ff1c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ff06:	4b96      	ldr	r3, [pc, #600]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ff08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff0a:	f023 0107 	bic.w	r1, r3, #7
 800ff0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff14:	4a92      	ldr	r2, [pc, #584]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ff16:	430b      	orrs	r3, r1
 800ff18:	6553      	str	r3, [r2, #84]	@ 0x54
 800ff1a:	e003      	b.n	800ff24 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ff24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff2c:	f002 0304 	and.w	r3, r2, #4
 800ff30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ff34:	2300      	movs	r3, #0
 800ff36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ff3a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ff3e:	460b      	mov	r3, r1
 800ff40:	4313      	orrs	r3, r2
 800ff42:	d044      	beq.n	800ffce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ff44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff4c:	2b05      	cmp	r3, #5
 800ff4e:	d825      	bhi.n	800ff9c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800ff50:	a201      	add	r2, pc, #4	@ (adr r2, 800ff58 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800ff52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff56:	bf00      	nop
 800ff58:	0800ffa5 	.word	0x0800ffa5
 800ff5c:	0800ff71 	.word	0x0800ff71
 800ff60:	0800ff87 	.word	0x0800ff87
 800ff64:	0800ffa5 	.word	0x0800ffa5
 800ff68:	0800ffa5 	.word	0x0800ffa5
 800ff6c:	0800ffa5 	.word	0x0800ffa5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ff70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff74:	3308      	adds	r3, #8
 800ff76:	2101      	movs	r1, #1
 800ff78:	4618      	mov	r0, r3
 800ff7a:	f001 fd25 	bl	80119c8 <RCCEx_PLL2_Config>
 800ff7e:	4603      	mov	r3, r0
 800ff80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ff84:	e00f      	b.n	800ffa6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ff86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff8a:	3328      	adds	r3, #40	@ 0x28
 800ff8c:	2101      	movs	r1, #1
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f001 fdcc 	bl	8011b2c <RCCEx_PLL3_Config>
 800ff94:	4603      	mov	r3, r0
 800ff96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ff9a:	e004      	b.n	800ffa6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ff9c:	2301      	movs	r3, #1
 800ff9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ffa2:	e000      	b.n	800ffa6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800ffa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ffa6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d10b      	bne.n	800ffc6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ffae:	4b6c      	ldr	r3, [pc, #432]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ffb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ffb2:	f023 0107 	bic.w	r1, r3, #7
 800ffb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffbe:	4a68      	ldr	r2, [pc, #416]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ffc0:	430b      	orrs	r3, r1
 800ffc2:	6593      	str	r3, [r2, #88]	@ 0x58
 800ffc4:	e003      	b.n	800ffce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ffc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ffca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ffce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd6:	f002 0320 	and.w	r3, r2, #32
 800ffda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ffde:	2300      	movs	r3, #0
 800ffe0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ffe4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ffe8:	460b      	mov	r3, r1
 800ffea:	4313      	orrs	r3, r2
 800ffec:	d055      	beq.n	801009a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800ffee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fff2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fff6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fffa:	d033      	beq.n	8010064 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800fffc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010000:	d82c      	bhi.n	801005c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8010002:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010006:	d02f      	beq.n	8010068 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8010008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801000c:	d826      	bhi.n	801005c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801000e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8010012:	d02b      	beq.n	801006c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8010014:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8010018:	d820      	bhi.n	801005c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801001a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801001e:	d012      	beq.n	8010046 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8010020:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010024:	d81a      	bhi.n	801005c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8010026:	2b00      	cmp	r3, #0
 8010028:	d022      	beq.n	8010070 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 801002a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801002e:	d115      	bne.n	801005c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010034:	3308      	adds	r3, #8
 8010036:	2100      	movs	r1, #0
 8010038:	4618      	mov	r0, r3
 801003a:	f001 fcc5 	bl	80119c8 <RCCEx_PLL2_Config>
 801003e:	4603      	mov	r3, r0
 8010040:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8010044:	e015      	b.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801004a:	3328      	adds	r3, #40	@ 0x28
 801004c:	2102      	movs	r1, #2
 801004e:	4618      	mov	r0, r3
 8010050:	f001 fd6c 	bl	8011b2c <RCCEx_PLL3_Config>
 8010054:	4603      	mov	r3, r0
 8010056:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 801005a:	e00a      	b.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801005c:	2301      	movs	r3, #1
 801005e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010062:	e006      	b.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8010064:	bf00      	nop
 8010066:	e004      	b.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8010068:	bf00      	nop
 801006a:	e002      	b.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 801006c:	bf00      	nop
 801006e:	e000      	b.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8010070:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010072:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010076:	2b00      	cmp	r3, #0
 8010078:	d10b      	bne.n	8010092 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801007a:	4b39      	ldr	r3, [pc, #228]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801007c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801007e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8010082:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010086:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801008a:	4a35      	ldr	r2, [pc, #212]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801008c:	430b      	orrs	r3, r1
 801008e:	6553      	str	r3, [r2, #84]	@ 0x54
 8010090:	e003      	b.n	801009a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010092:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010096:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 801009a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801009e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80100a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80100aa:	2300      	movs	r3, #0
 80100ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80100b0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80100b4:	460b      	mov	r3, r1
 80100b6:	4313      	orrs	r3, r2
 80100b8:	d058      	beq.n	801016c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80100ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80100c2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80100c6:	d033      	beq.n	8010130 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80100c8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80100cc:	d82c      	bhi.n	8010128 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80100ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80100d2:	d02f      	beq.n	8010134 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80100d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80100d8:	d826      	bhi.n	8010128 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80100da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100de:	d02b      	beq.n	8010138 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80100e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100e4:	d820      	bhi.n	8010128 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80100e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100ea:	d012      	beq.n	8010112 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80100ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100f0:	d81a      	bhi.n	8010128 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d022      	beq.n	801013c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80100f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80100fa:	d115      	bne.n	8010128 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80100fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010100:	3308      	adds	r3, #8
 8010102:	2100      	movs	r1, #0
 8010104:	4618      	mov	r0, r3
 8010106:	f001 fc5f 	bl	80119c8 <RCCEx_PLL2_Config>
 801010a:	4603      	mov	r3, r0
 801010c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8010110:	e015      	b.n	801013e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010112:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010116:	3328      	adds	r3, #40	@ 0x28
 8010118:	2102      	movs	r1, #2
 801011a:	4618      	mov	r0, r3
 801011c:	f001 fd06 	bl	8011b2c <RCCEx_PLL3_Config>
 8010120:	4603      	mov	r3, r0
 8010122:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8010126:	e00a      	b.n	801013e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010128:	2301      	movs	r3, #1
 801012a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801012e:	e006      	b.n	801013e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010130:	bf00      	nop
 8010132:	e004      	b.n	801013e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010134:	bf00      	nop
 8010136:	e002      	b.n	801013e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010138:	bf00      	nop
 801013a:	e000      	b.n	801013e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 801013c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801013e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010142:	2b00      	cmp	r3, #0
 8010144:	d10e      	bne.n	8010164 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8010146:	4b06      	ldr	r3, [pc, #24]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801014a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 801014e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010152:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8010156:	4a02      	ldr	r2, [pc, #8]	@ (8010160 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010158:	430b      	orrs	r3, r1
 801015a:	6593      	str	r3, [r2, #88]	@ 0x58
 801015c:	e006      	b.n	801016c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 801015e:	bf00      	nop
 8010160:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010164:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010168:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 801016c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010174:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8010178:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801017c:	2300      	movs	r3, #0
 801017e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010182:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8010186:	460b      	mov	r3, r1
 8010188:	4313      	orrs	r3, r2
 801018a:	d055      	beq.n	8010238 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 801018c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010190:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010194:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8010198:	d033      	beq.n	8010202 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 801019a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 801019e:	d82c      	bhi.n	80101fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80101a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101a4:	d02f      	beq.n	8010206 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80101a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101aa:	d826      	bhi.n	80101fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80101ac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80101b0:	d02b      	beq.n	801020a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80101b2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80101b6:	d820      	bhi.n	80101fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80101b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80101bc:	d012      	beq.n	80101e4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80101be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80101c2:	d81a      	bhi.n	80101fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d022      	beq.n	801020e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80101c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80101cc:	d115      	bne.n	80101fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80101ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101d2:	3308      	adds	r3, #8
 80101d4:	2100      	movs	r1, #0
 80101d6:	4618      	mov	r0, r3
 80101d8:	f001 fbf6 	bl	80119c8 <RCCEx_PLL2_Config>
 80101dc:	4603      	mov	r3, r0
 80101de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80101e2:	e015      	b.n	8010210 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80101e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101e8:	3328      	adds	r3, #40	@ 0x28
 80101ea:	2102      	movs	r1, #2
 80101ec:	4618      	mov	r0, r3
 80101ee:	f001 fc9d 	bl	8011b2c <RCCEx_PLL3_Config>
 80101f2:	4603      	mov	r3, r0
 80101f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80101f8:	e00a      	b.n	8010210 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80101fa:	2301      	movs	r3, #1
 80101fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010200:	e006      	b.n	8010210 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8010202:	bf00      	nop
 8010204:	e004      	b.n	8010210 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8010206:	bf00      	nop
 8010208:	e002      	b.n	8010210 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 801020a:	bf00      	nop
 801020c:	e000      	b.n	8010210 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 801020e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010210:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010214:	2b00      	cmp	r3, #0
 8010216:	d10b      	bne.n	8010230 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8010218:	4ba0      	ldr	r3, [pc, #640]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801021a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801021c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8010220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010224:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010228:	4a9c      	ldr	r2, [pc, #624]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801022a:	430b      	orrs	r3, r1
 801022c:	6593      	str	r3, [r2, #88]	@ 0x58
 801022e:	e003      	b.n	8010238 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010230:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010234:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8010238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801023c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010240:	f002 0308 	and.w	r3, r2, #8
 8010244:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010248:	2300      	movs	r3, #0
 801024a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801024e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8010252:	460b      	mov	r3, r1
 8010254:	4313      	orrs	r3, r2
 8010256:	d01e      	beq.n	8010296 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8010258:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801025c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010260:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010264:	d10c      	bne.n	8010280 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801026a:	3328      	adds	r3, #40	@ 0x28
 801026c:	2102      	movs	r1, #2
 801026e:	4618      	mov	r0, r3
 8010270:	f001 fc5c 	bl	8011b2c <RCCEx_PLL3_Config>
 8010274:	4603      	mov	r3, r0
 8010276:	2b00      	cmp	r3, #0
 8010278:	d002      	beq.n	8010280 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 801027a:	2301      	movs	r3, #1
 801027c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8010280:	4b86      	ldr	r3, [pc, #536]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010282:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010284:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801028c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010290:	4a82      	ldr	r2, [pc, #520]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010292:	430b      	orrs	r3, r1
 8010294:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8010296:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801029a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801029e:	f002 0310 	and.w	r3, r2, #16
 80102a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80102a6:	2300      	movs	r3, #0
 80102a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80102ac:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80102b0:	460b      	mov	r3, r1
 80102b2:	4313      	orrs	r3, r2
 80102b4:	d01e      	beq.n	80102f4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80102b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80102be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80102c2:	d10c      	bne.n	80102de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80102c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102c8:	3328      	adds	r3, #40	@ 0x28
 80102ca:	2102      	movs	r1, #2
 80102cc:	4618      	mov	r0, r3
 80102ce:	f001 fc2d 	bl	8011b2c <RCCEx_PLL3_Config>
 80102d2:	4603      	mov	r3, r0
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d002      	beq.n	80102de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80102d8:	2301      	movs	r3, #1
 80102da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80102de:	4b6f      	ldr	r3, [pc, #444]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80102e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80102e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80102e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80102ee:	4a6b      	ldr	r2, [pc, #428]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80102f0:	430b      	orrs	r3, r1
 80102f2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80102f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102fc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8010300:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010302:	2300      	movs	r3, #0
 8010304:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010306:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 801030a:	460b      	mov	r3, r1
 801030c:	4313      	orrs	r3, r2
 801030e:	d03e      	beq.n	801038e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8010310:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010314:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010318:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801031c:	d022      	beq.n	8010364 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 801031e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010322:	d81b      	bhi.n	801035c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8010324:	2b00      	cmp	r3, #0
 8010326:	d003      	beq.n	8010330 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8010328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801032c:	d00b      	beq.n	8010346 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 801032e:	e015      	b.n	801035c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010330:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010334:	3308      	adds	r3, #8
 8010336:	2100      	movs	r1, #0
 8010338:	4618      	mov	r0, r3
 801033a:	f001 fb45 	bl	80119c8 <RCCEx_PLL2_Config>
 801033e:	4603      	mov	r3, r0
 8010340:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8010344:	e00f      	b.n	8010366 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010346:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801034a:	3328      	adds	r3, #40	@ 0x28
 801034c:	2102      	movs	r1, #2
 801034e:	4618      	mov	r0, r3
 8010350:	f001 fbec 	bl	8011b2c <RCCEx_PLL3_Config>
 8010354:	4603      	mov	r3, r0
 8010356:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 801035a:	e004      	b.n	8010366 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801035c:	2301      	movs	r3, #1
 801035e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010362:	e000      	b.n	8010366 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8010364:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010366:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801036a:	2b00      	cmp	r3, #0
 801036c:	d10b      	bne.n	8010386 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801036e:	4b4b      	ldr	r3, [pc, #300]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010372:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8010376:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801037a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801037e:	4a47      	ldr	r2, [pc, #284]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010380:	430b      	orrs	r3, r1
 8010382:	6593      	str	r3, [r2, #88]	@ 0x58
 8010384:	e003      	b.n	801038e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010386:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801038a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 801038e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010396:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 801039a:	673b      	str	r3, [r7, #112]	@ 0x70
 801039c:	2300      	movs	r3, #0
 801039e:	677b      	str	r3, [r7, #116]	@ 0x74
 80103a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80103a4:	460b      	mov	r3, r1
 80103a6:	4313      	orrs	r3, r2
 80103a8:	d03b      	beq.n	8010422 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80103aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80103b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80103b6:	d01f      	beq.n	80103f8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80103b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80103bc:	d818      	bhi.n	80103f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80103be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80103c2:	d003      	beq.n	80103cc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80103c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80103c8:	d007      	beq.n	80103da <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80103ca:	e011      	b.n	80103f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80103cc:	4b33      	ldr	r3, [pc, #204]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80103ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103d0:	4a32      	ldr	r2, [pc, #200]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80103d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80103d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80103d8:	e00f      	b.n	80103fa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80103da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103de:	3328      	adds	r3, #40	@ 0x28
 80103e0:	2101      	movs	r1, #1
 80103e2:	4618      	mov	r0, r3
 80103e4:	f001 fba2 	bl	8011b2c <RCCEx_PLL3_Config>
 80103e8:	4603      	mov	r3, r0
 80103ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80103ee:	e004      	b.n	80103fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80103f0:	2301      	movs	r3, #1
 80103f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80103f6:	e000      	b.n	80103fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80103f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80103fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d10b      	bne.n	801041a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8010402:	4b26      	ldr	r3, [pc, #152]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010406:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 801040a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801040e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010412:	4a22      	ldr	r2, [pc, #136]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010414:	430b      	orrs	r3, r1
 8010416:	6553      	str	r3, [r2, #84]	@ 0x54
 8010418:	e003      	b.n	8010422 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801041a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801041e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8010422:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801042a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 801042e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010430:	2300      	movs	r3, #0
 8010432:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8010434:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8010438:	460b      	mov	r3, r1
 801043a:	4313      	orrs	r3, r2
 801043c:	d034      	beq.n	80104a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 801043e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010444:	2b00      	cmp	r3, #0
 8010446:	d003      	beq.n	8010450 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8010448:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801044c:	d007      	beq.n	801045e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 801044e:	e011      	b.n	8010474 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010450:	4b12      	ldr	r3, [pc, #72]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010454:	4a11      	ldr	r2, [pc, #68]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010456:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801045a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 801045c:	e00e      	b.n	801047c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801045e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010462:	3308      	adds	r3, #8
 8010464:	2102      	movs	r1, #2
 8010466:	4618      	mov	r0, r3
 8010468:	f001 faae 	bl	80119c8 <RCCEx_PLL2_Config>
 801046c:	4603      	mov	r3, r0
 801046e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8010472:	e003      	b.n	801047c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8010474:	2301      	movs	r3, #1
 8010476:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801047a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801047c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010480:	2b00      	cmp	r3, #0
 8010482:	d10d      	bne.n	80104a0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8010484:	4b05      	ldr	r3, [pc, #20]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010488:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801048c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010492:	4a02      	ldr	r2, [pc, #8]	@ (801049c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010494:	430b      	orrs	r3, r1
 8010496:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8010498:	e006      	b.n	80104a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 801049a:	bf00      	nop
 801049c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80104a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80104a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80104a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80104b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80104b6:	2300      	movs	r3, #0
 80104b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80104ba:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80104be:	460b      	mov	r3, r1
 80104c0:	4313      	orrs	r3, r2
 80104c2:	d00c      	beq.n	80104de <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80104c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104c8:	3328      	adds	r3, #40	@ 0x28
 80104ca:	2102      	movs	r1, #2
 80104cc:	4618      	mov	r0, r3
 80104ce:	f001 fb2d 	bl	8011b2c <RCCEx_PLL3_Config>
 80104d2:	4603      	mov	r3, r0
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d002      	beq.n	80104de <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80104d8:	2301      	movs	r3, #1
 80104da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80104de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80104ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80104ec:	2300      	movs	r3, #0
 80104ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80104f0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80104f4:	460b      	mov	r3, r1
 80104f6:	4313      	orrs	r3, r2
 80104f8:	d036      	beq.n	8010568 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80104fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010500:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010504:	d018      	beq.n	8010538 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8010506:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801050a:	d811      	bhi.n	8010530 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 801050c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010510:	d014      	beq.n	801053c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8010512:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010516:	d80b      	bhi.n	8010530 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8010518:	2b00      	cmp	r3, #0
 801051a:	d011      	beq.n	8010540 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 801051c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010520:	d106      	bne.n	8010530 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010522:	4bb7      	ldr	r3, [pc, #732]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010526:	4ab6      	ldr	r2, [pc, #728]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010528:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801052c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 801052e:	e008      	b.n	8010542 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010530:	2301      	movs	r3, #1
 8010532:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010536:	e004      	b.n	8010542 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010538:	bf00      	nop
 801053a:	e002      	b.n	8010542 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 801053c:	bf00      	nop
 801053e:	e000      	b.n	8010542 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010540:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010542:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010546:	2b00      	cmp	r3, #0
 8010548:	d10a      	bne.n	8010560 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801054a:	4bad      	ldr	r3, [pc, #692]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801054c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801054e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8010552:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010556:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010558:	4aa9      	ldr	r2, [pc, #676]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801055a:	430b      	orrs	r3, r1
 801055c:	6553      	str	r3, [r2, #84]	@ 0x54
 801055e:	e003      	b.n	8010568 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010560:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010564:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8010568:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801056c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010570:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8010574:	653b      	str	r3, [r7, #80]	@ 0x50
 8010576:	2300      	movs	r3, #0
 8010578:	657b      	str	r3, [r7, #84]	@ 0x54
 801057a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 801057e:	460b      	mov	r3, r1
 8010580:	4313      	orrs	r3, r2
 8010582:	d009      	beq.n	8010598 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8010584:	4b9e      	ldr	r3, [pc, #632]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010588:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801058c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010592:	4a9b      	ldr	r2, [pc, #620]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010594:	430b      	orrs	r3, r1
 8010596:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8010598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801059c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105a0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80105a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105a6:	2300      	movs	r3, #0
 80105a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80105aa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80105ae:	460b      	mov	r3, r1
 80105b0:	4313      	orrs	r3, r2
 80105b2:	d009      	beq.n	80105c8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80105b4:	4b92      	ldr	r3, [pc, #584]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105b8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80105bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80105c2:	4a8f      	ldr	r2, [pc, #572]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105c4:	430b      	orrs	r3, r1
 80105c6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80105c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105d0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80105d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80105d6:	2300      	movs	r3, #0
 80105d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80105da:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80105de:	460b      	mov	r3, r1
 80105e0:	4313      	orrs	r3, r2
 80105e2:	d00e      	beq.n	8010602 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80105e4:	4b86      	ldr	r3, [pc, #536]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105e6:	691b      	ldr	r3, [r3, #16]
 80105e8:	4a85      	ldr	r2, [pc, #532]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80105ee:	6113      	str	r3, [r2, #16]
 80105f0:	4b83      	ldr	r3, [pc, #524]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105f2:	6919      	ldr	r1, [r3, #16]
 80105f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80105fc:	4a80      	ldr	r2, [pc, #512]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105fe:	430b      	orrs	r3, r1
 8010600:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8010602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010606:	e9d3 2300 	ldrd	r2, r3, [r3]
 801060a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 801060e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010610:	2300      	movs	r3, #0
 8010612:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010614:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8010618:	460b      	mov	r3, r1
 801061a:	4313      	orrs	r3, r2
 801061c:	d009      	beq.n	8010632 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 801061e:	4b78      	ldr	r3, [pc, #480]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010622:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8010626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801062a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801062c:	4a74      	ldr	r2, [pc, #464]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801062e:	430b      	orrs	r3, r1
 8010630:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8010632:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801063a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 801063e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010640:	2300      	movs	r3, #0
 8010642:	637b      	str	r3, [r7, #52]	@ 0x34
 8010644:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8010648:	460b      	mov	r3, r1
 801064a:	4313      	orrs	r3, r2
 801064c:	d00a      	beq.n	8010664 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 801064e:	4b6c      	ldr	r3, [pc, #432]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010652:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8010656:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801065a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801065e:	4a68      	ldr	r2, [pc, #416]	@ (8010800 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010660:	430b      	orrs	r3, r1
 8010662:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8010664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010668:	e9d3 2300 	ldrd	r2, r3, [r3]
 801066c:	2100      	movs	r1, #0
 801066e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8010670:	f003 0301 	and.w	r3, r3, #1
 8010674:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010676:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 801067a:	460b      	mov	r3, r1
 801067c:	4313      	orrs	r3, r2
 801067e:	d011      	beq.n	80106a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010680:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010684:	3308      	adds	r3, #8
 8010686:	2100      	movs	r1, #0
 8010688:	4618      	mov	r0, r3
 801068a:	f001 f99d 	bl	80119c8 <RCCEx_PLL2_Config>
 801068e:	4603      	mov	r3, r0
 8010690:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010694:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010698:	2b00      	cmp	r3, #0
 801069a:	d003      	beq.n	80106a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801069c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80106a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80106a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ac:	2100      	movs	r1, #0
 80106ae:	6239      	str	r1, [r7, #32]
 80106b0:	f003 0302 	and.w	r3, r3, #2
 80106b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80106b6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80106ba:	460b      	mov	r3, r1
 80106bc:	4313      	orrs	r3, r2
 80106be:	d011      	beq.n	80106e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80106c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106c4:	3308      	adds	r3, #8
 80106c6:	2101      	movs	r1, #1
 80106c8:	4618      	mov	r0, r3
 80106ca:	f001 f97d 	bl	80119c8 <RCCEx_PLL2_Config>
 80106ce:	4603      	mov	r3, r0
 80106d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80106d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d003      	beq.n	80106e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80106dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80106e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80106e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ec:	2100      	movs	r1, #0
 80106ee:	61b9      	str	r1, [r7, #24]
 80106f0:	f003 0304 	and.w	r3, r3, #4
 80106f4:	61fb      	str	r3, [r7, #28]
 80106f6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80106fa:	460b      	mov	r3, r1
 80106fc:	4313      	orrs	r3, r2
 80106fe:	d011      	beq.n	8010724 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010700:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010704:	3308      	adds	r3, #8
 8010706:	2102      	movs	r1, #2
 8010708:	4618      	mov	r0, r3
 801070a:	f001 f95d 	bl	80119c8 <RCCEx_PLL2_Config>
 801070e:	4603      	mov	r3, r0
 8010710:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010718:	2b00      	cmp	r3, #0
 801071a:	d003      	beq.n	8010724 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801071c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010720:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8010724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010728:	e9d3 2300 	ldrd	r2, r3, [r3]
 801072c:	2100      	movs	r1, #0
 801072e:	6139      	str	r1, [r7, #16]
 8010730:	f003 0308 	and.w	r3, r3, #8
 8010734:	617b      	str	r3, [r7, #20]
 8010736:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801073a:	460b      	mov	r3, r1
 801073c:	4313      	orrs	r3, r2
 801073e:	d011      	beq.n	8010764 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8010740:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010744:	3328      	adds	r3, #40	@ 0x28
 8010746:	2100      	movs	r1, #0
 8010748:	4618      	mov	r0, r3
 801074a:	f001 f9ef 	bl	8011b2c <RCCEx_PLL3_Config>
 801074e:	4603      	mov	r3, r0
 8010750:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8010754:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010758:	2b00      	cmp	r3, #0
 801075a:	d003      	beq.n	8010764 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801075c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010760:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8010764:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801076c:	2100      	movs	r1, #0
 801076e:	60b9      	str	r1, [r7, #8]
 8010770:	f003 0310 	and.w	r3, r3, #16
 8010774:	60fb      	str	r3, [r7, #12]
 8010776:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801077a:	460b      	mov	r3, r1
 801077c:	4313      	orrs	r3, r2
 801077e:	d011      	beq.n	80107a4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010784:	3328      	adds	r3, #40	@ 0x28
 8010786:	2101      	movs	r1, #1
 8010788:	4618      	mov	r0, r3
 801078a:	f001 f9cf 	bl	8011b2c <RCCEx_PLL3_Config>
 801078e:	4603      	mov	r3, r0
 8010790:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010794:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010798:	2b00      	cmp	r3, #0
 801079a:	d003      	beq.n	80107a4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801079c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80107a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ac:	2100      	movs	r1, #0
 80107ae:	6039      	str	r1, [r7, #0]
 80107b0:	f003 0320 	and.w	r3, r3, #32
 80107b4:	607b      	str	r3, [r7, #4]
 80107b6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80107ba:	460b      	mov	r3, r1
 80107bc:	4313      	orrs	r3, r2
 80107be:	d011      	beq.n	80107e4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80107c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107c4:	3328      	adds	r3, #40	@ 0x28
 80107c6:	2102      	movs	r1, #2
 80107c8:	4618      	mov	r0, r3
 80107ca:	f001 f9af 	bl	8011b2c <RCCEx_PLL3_Config>
 80107ce:	4603      	mov	r3, r0
 80107d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80107d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d003      	beq.n	80107e4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80107e4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d101      	bne.n	80107f0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80107ec:	2300      	movs	r3, #0
 80107ee:	e000      	b.n	80107f2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80107f0:	2301      	movs	r3, #1
}
 80107f2:	4618      	mov	r0, r3
 80107f4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80107f8:	46bd      	mov	sp, r7
 80107fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80107fe:	bf00      	nop
 8010800:	58024400 	.word	0x58024400

08010804 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8010804:	b580      	push	{r7, lr}
 8010806:	b090      	sub	sp, #64	@ 0x40
 8010808:	af00      	add	r7, sp, #0
 801080a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 801080e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010812:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8010816:	430b      	orrs	r3, r1
 8010818:	f040 8094 	bne.w	8010944 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 801081c:	4b9b      	ldr	r3, [pc, #620]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801081e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010820:	f003 0307 	and.w	r3, r3, #7
 8010824:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010828:	2b04      	cmp	r3, #4
 801082a:	f200 8087 	bhi.w	801093c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 801082e:	a201      	add	r2, pc, #4	@ (adr r2, 8010834 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8010830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010834:	08010849 	.word	0x08010849
 8010838:	08010871 	.word	0x08010871
 801083c:	08010899 	.word	0x08010899
 8010840:	08010935 	.word	0x08010935
 8010844:	080108c1 	.word	0x080108c1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010848:	4b90      	ldr	r3, [pc, #576]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010850:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010854:	d108      	bne.n	8010868 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801085a:	4618      	mov	r0, r3
 801085c:	f000 ff62 	bl	8011724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010864:	f000 bc93 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010868:	2300      	movs	r3, #0
 801086a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801086c:	f000 bc8f 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010870:	4b86      	ldr	r3, [pc, #536]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010878:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801087c:	d108      	bne.n	8010890 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801087e:	f107 0318 	add.w	r3, r7, #24
 8010882:	4618      	mov	r0, r3
 8010884:	f000 fca6 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010888:	69bb      	ldr	r3, [r7, #24]
 801088a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801088c:	f000 bc7f 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010890:	2300      	movs	r3, #0
 8010892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010894:	f000 bc7b 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010898:	4b7c      	ldr	r3, [pc, #496]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80108a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80108a4:	d108      	bne.n	80108b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80108a6:	f107 030c 	add.w	r3, r7, #12
 80108aa:	4618      	mov	r0, r3
 80108ac:	f000 fde6 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108b4:	f000 bc6b 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80108b8:	2300      	movs	r3, #0
 80108ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108bc:	f000 bc67 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80108c0:	4b72      	ldr	r3, [pc, #456]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80108c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80108c8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80108ca:	4b70      	ldr	r3, [pc, #448]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	f003 0304 	and.w	r3, r3, #4
 80108d2:	2b04      	cmp	r3, #4
 80108d4:	d10c      	bne.n	80108f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80108d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d109      	bne.n	80108f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80108dc:	4b6b      	ldr	r3, [pc, #428]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	08db      	lsrs	r3, r3, #3
 80108e2:	f003 0303 	and.w	r3, r3, #3
 80108e6:	4a6a      	ldr	r2, [pc, #424]	@ (8010a90 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80108e8:	fa22 f303 	lsr.w	r3, r2, r3
 80108ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80108ee:	e01f      	b.n	8010930 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80108f0:	4b66      	ldr	r3, [pc, #408]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80108f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80108fc:	d106      	bne.n	801090c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80108fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010900:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010904:	d102      	bne.n	801090c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010906:	4b63      	ldr	r3, [pc, #396]	@ (8010a94 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010908:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801090a:	e011      	b.n	8010930 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801090c:	4b5f      	ldr	r3, [pc, #380]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010914:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010918:	d106      	bne.n	8010928 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 801091a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801091c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010920:	d102      	bne.n	8010928 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010922:	4b5d      	ldr	r3, [pc, #372]	@ (8010a98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010924:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010926:	e003      	b.n	8010930 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010928:	2300      	movs	r3, #0
 801092a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801092c:	f000 bc2f 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010930:	f000 bc2d 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010934:	4b59      	ldr	r3, [pc, #356]	@ (8010a9c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010938:	f000 bc29 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 801093c:	2300      	movs	r3, #0
 801093e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010940:	f000 bc25 	b.w	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8010944:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010948:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 801094c:	430b      	orrs	r3, r1
 801094e:	f040 80a7 	bne.w	8010aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8010952:	4b4e      	ldr	r3, [pc, #312]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010956:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 801095a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801095c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801095e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010962:	d054      	beq.n	8010a0e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8010964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010966:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801096a:	f200 808b 	bhi.w	8010a84 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 801096e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010970:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010974:	f000 8083 	beq.w	8010a7e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8010978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801097a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801097e:	f200 8081 	bhi.w	8010a84 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010984:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010988:	d02f      	beq.n	80109ea <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 801098a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801098c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010990:	d878      	bhi.n	8010a84 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010994:	2b00      	cmp	r3, #0
 8010996:	d004      	beq.n	80109a2 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8010998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801099a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801099e:	d012      	beq.n	80109c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80109a0:	e070      	b.n	8010a84 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80109a2:	4b3a      	ldr	r3, [pc, #232]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80109aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80109ae:	d107      	bne.n	80109c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80109b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80109b4:	4618      	mov	r0, r3
 80109b6:	f000 feb5 	bl	8011724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80109ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80109be:	e3e6      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80109c0:	2300      	movs	r3, #0
 80109c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109c4:	e3e3      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80109c6:	4b31      	ldr	r3, [pc, #196]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80109ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80109d2:	d107      	bne.n	80109e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80109d4:	f107 0318 	add.w	r3, r7, #24
 80109d8:	4618      	mov	r0, r3
 80109da:	f000 fbfb 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80109de:	69bb      	ldr	r3, [r7, #24]
 80109e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80109e2:	e3d4      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80109e4:	2300      	movs	r3, #0
 80109e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109e8:	e3d1      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80109ea:	4b28      	ldr	r3, [pc, #160]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80109f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80109f6:	d107      	bne.n	8010a08 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80109f8:	f107 030c 	add.w	r3, r7, #12
 80109fc:	4618      	mov	r0, r3
 80109fe:	f000 fd3d 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a06:	e3c2      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010a08:	2300      	movs	r3, #0
 8010a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a0c:	e3bf      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010a16:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010a18:	4b1c      	ldr	r3, [pc, #112]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a1a:	681b      	ldr	r3, [r3, #0]
 8010a1c:	f003 0304 	and.w	r3, r3, #4
 8010a20:	2b04      	cmp	r3, #4
 8010a22:	d10c      	bne.n	8010a3e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8010a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d109      	bne.n	8010a3e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010a2a:	4b18      	ldr	r3, [pc, #96]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	08db      	lsrs	r3, r3, #3
 8010a30:	f003 0303 	and.w	r3, r3, #3
 8010a34:	4a16      	ldr	r2, [pc, #88]	@ (8010a90 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010a36:	fa22 f303 	lsr.w	r3, r2, r3
 8010a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a3c:	e01e      	b.n	8010a7c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010a3e:	4b13      	ldr	r3, [pc, #76]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010a46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010a4a:	d106      	bne.n	8010a5a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8010a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010a52:	d102      	bne.n	8010a5a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010a54:	4b0f      	ldr	r3, [pc, #60]	@ (8010a94 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a58:	e010      	b.n	8010a7c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8010a8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a5c:	681b      	ldr	r3, [r3, #0]
 8010a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010a62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010a66:	d106      	bne.n	8010a76 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8010a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010a6e:	d102      	bne.n	8010a76 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010a70:	4b09      	ldr	r3, [pc, #36]	@ (8010a98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a74:	e002      	b.n	8010a7c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010a76:	2300      	movs	r3, #0
 8010a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010a7a:	e388      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010a7c:	e387      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010a7e:	4b07      	ldr	r3, [pc, #28]	@ (8010a9c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a82:	e384      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010a84:	2300      	movs	r3, #0
 8010a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a88:	e381      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010a8a:	bf00      	nop
 8010a8c:	58024400 	.word	0x58024400
 8010a90:	03d09000 	.word	0x03d09000
 8010a94:	003d0900 	.word	0x003d0900
 8010a98:	016e3600 	.word	0x016e3600
 8010a9c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010aa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010aa4:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8010aa8:	430b      	orrs	r3, r1
 8010aaa:	f040 809c 	bne.w	8010be6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8010aae:	4b9e      	ldr	r3, [pc, #632]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ab2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8010ab6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010abe:	d054      	beq.n	8010b6a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8010ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ac2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010ac6:	f200 808b 	bhi.w	8010be0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010acc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010ad0:	f000 8083 	beq.w	8010bda <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8010ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ad6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010ada:	f200 8081 	bhi.w	8010be0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ae0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010ae4:	d02f      	beq.n	8010b46 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8010ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ae8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010aec:	d878      	bhi.n	8010be0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d004      	beq.n	8010afe <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8010af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010af6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010afa:	d012      	beq.n	8010b22 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8010afc:	e070      	b.n	8010be0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010afe:	4b8a      	ldr	r3, [pc, #552]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010b06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b0a:	d107      	bne.n	8010b1c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010b0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b10:	4618      	mov	r0, r3
 8010b12:	f000 fe07 	bl	8011724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b1a:	e338      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b1c:	2300      	movs	r3, #0
 8010b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b20:	e335      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010b22:	4b81      	ldr	r3, [pc, #516]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010b2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010b2e:	d107      	bne.n	8010b40 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b30:	f107 0318 	add.w	r3, r7, #24
 8010b34:	4618      	mov	r0, r3
 8010b36:	f000 fb4d 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010b3a:	69bb      	ldr	r3, [r7, #24]
 8010b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b3e:	e326      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b40:	2300      	movs	r3, #0
 8010b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b44:	e323      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010b46:	4b78      	ldr	r3, [pc, #480]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b48:	681b      	ldr	r3, [r3, #0]
 8010b4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010b4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010b52:	d107      	bne.n	8010b64 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b54:	f107 030c 	add.w	r3, r7, #12
 8010b58:	4618      	mov	r0, r3
 8010b5a:	f000 fc8f 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b62:	e314      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b64:	2300      	movs	r3, #0
 8010b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b68:	e311      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010b6a:	4b6f      	ldr	r3, [pc, #444]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010b6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010b72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010b74:	4b6c      	ldr	r3, [pc, #432]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	f003 0304 	and.w	r3, r3, #4
 8010b7c:	2b04      	cmp	r3, #4
 8010b7e:	d10c      	bne.n	8010b9a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8010b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d109      	bne.n	8010b9a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010b86:	4b68      	ldr	r3, [pc, #416]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	08db      	lsrs	r3, r3, #3
 8010b8c:	f003 0303 	and.w	r3, r3, #3
 8010b90:	4a66      	ldr	r2, [pc, #408]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010b92:	fa22 f303 	lsr.w	r3, r2, r3
 8010b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b98:	e01e      	b.n	8010bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010b9a:	4b63      	ldr	r3, [pc, #396]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010ba2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010ba6:	d106      	bne.n	8010bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8010ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010baa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010bae:	d102      	bne.n	8010bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010bb0:	4b5f      	ldr	r3, [pc, #380]	@ (8010d30 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bb4:	e010      	b.n	8010bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010bb6:	4b5c      	ldr	r3, [pc, #368]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010bbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010bc2:	d106      	bne.n	8010bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8010bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010bca:	d102      	bne.n	8010bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010bcc:	4b59      	ldr	r3, [pc, #356]	@ (8010d34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bd0:	e002      	b.n	8010bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010bd6:	e2da      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010bd8:	e2d9      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010bda:	4b57      	ldr	r3, [pc, #348]	@ (8010d38 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bde:	e2d6      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010be0:	2300      	movs	r3, #0
 8010be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010be4:	e2d3      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8010be6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010bea:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8010bee:	430b      	orrs	r3, r1
 8010bf0:	f040 80a7 	bne.w	8010d42 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8010bf4:	4b4c      	ldr	r3, [pc, #304]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010bf8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010bfc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010c04:	d055      	beq.n	8010cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8010c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010c0c:	f200 8096 	bhi.w	8010d3c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c12:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010c16:	f000 8084 	beq.w	8010d22 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8010c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c1c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010c20:	f200 808c 	bhi.w	8010d3c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010c2a:	d030      	beq.n	8010c8e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8010c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010c32:	f200 8083 	bhi.w	8010d3c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d004      	beq.n	8010c46 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8010c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010c42:	d012      	beq.n	8010c6a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8010c44:	e07a      	b.n	8010d3c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010c46:	4b38      	ldr	r3, [pc, #224]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010c4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c52:	d107      	bne.n	8010c64 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010c54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010c58:	4618      	mov	r0, r3
 8010c5a:	f000 fd63 	bl	8011724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c62:	e294      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010c64:	2300      	movs	r3, #0
 8010c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c68:	e291      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010c72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010c76:	d107      	bne.n	8010c88 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010c78:	f107 0318 	add.w	r3, r7, #24
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	f000 faa9 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010c82:	69bb      	ldr	r3, [r7, #24]
 8010c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c86:	e282      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010c88:	2300      	movs	r3, #0
 8010c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c8c:	e27f      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010c8e:	4b26      	ldr	r3, [pc, #152]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c90:	681b      	ldr	r3, [r3, #0]
 8010c92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010c96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010c9a:	d107      	bne.n	8010cac <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010c9c:	f107 030c 	add.w	r3, r7, #12
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	f000 fbeb 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010caa:	e270      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010cac:	2300      	movs	r3, #0
 8010cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cb0:	e26d      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010cb6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010cba:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	f003 0304 	and.w	r3, r3, #4
 8010cc4:	2b04      	cmp	r3, #4
 8010cc6:	d10c      	bne.n	8010ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8010cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d109      	bne.n	8010ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010cce:	4b16      	ldr	r3, [pc, #88]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	08db      	lsrs	r3, r3, #3
 8010cd4:	f003 0303 	and.w	r3, r3, #3
 8010cd8:	4a14      	ldr	r2, [pc, #80]	@ (8010d2c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010cda:	fa22 f303 	lsr.w	r3, r2, r3
 8010cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ce0:	e01e      	b.n	8010d20 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010ce2:	4b11      	ldr	r3, [pc, #68]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010cea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010cee:	d106      	bne.n	8010cfe <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8010cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010cf6:	d102      	bne.n	8010cfe <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8010d30 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010cfc:	e010      	b.n	8010d20 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8010d28 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010d06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010d0a:	d106      	bne.n	8010d1a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8010d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010d12:	d102      	bne.n	8010d1a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010d14:	4b07      	ldr	r3, [pc, #28]	@ (8010d34 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d18:	e002      	b.n	8010d20 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010d1e:	e236      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010d20:	e235      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010d22:	4b05      	ldr	r3, [pc, #20]	@ (8010d38 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d26:	e232      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010d28:	58024400 	.word	0x58024400
 8010d2c:	03d09000 	.word	0x03d09000
 8010d30:	003d0900 	.word	0x003d0900
 8010d34:	016e3600 	.word	0x016e3600
 8010d38:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8010d3c:	2300      	movs	r3, #0
 8010d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d40:	e225      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8010d42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d46:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8010d4a:	430b      	orrs	r3, r1
 8010d4c:	f040 8085 	bne.w	8010e5a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8010d50:	4b9c      	ldr	r3, [pc, #624]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d54:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8010d58:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8010d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010d60:	d06b      	beq.n	8010e3a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8010d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010d68:	d874      	bhi.n	8010e54 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010d70:	d056      	beq.n	8010e20 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8010d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d74:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010d78:	d86c      	bhi.n	8010e54 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d7c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010d80:	d03b      	beq.n	8010dfa <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8010d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d84:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010d88:	d864      	bhi.n	8010e54 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010d90:	d021      	beq.n	8010dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8010d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010d98:	d85c      	bhi.n	8010e54 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d004      	beq.n	8010daa <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8010da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010da2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010da6:	d004      	beq.n	8010db2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8010da8:	e054      	b.n	8010e54 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8010daa:	f7fe fb1d 	bl	800f3e8 <HAL_RCC_GetPCLK1Freq>
 8010dae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010db0:	e1ed      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010db2:	4b84      	ldr	r3, [pc, #528]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010dba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010dbe:	d107      	bne.n	8010dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010dc0:	f107 0318 	add.w	r3, r7, #24
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	f000 fa05 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010dca:	69fb      	ldr	r3, [r7, #28]
 8010dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010dce:	e1de      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010dd0:	2300      	movs	r3, #0
 8010dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010dd4:	e1db      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010dd6:	4b7b      	ldr	r3, [pc, #492]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010dde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010de2:	d107      	bne.n	8010df4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010de4:	f107 030c 	add.w	r3, r7, #12
 8010de8:	4618      	mov	r0, r3
 8010dea:	f000 fb47 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010dee:	693b      	ldr	r3, [r7, #16]
 8010df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010df2:	e1cc      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010df4:	2300      	movs	r3, #0
 8010df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010df8:	e1c9      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010dfa:	4b72      	ldr	r3, [pc, #456]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	f003 0304 	and.w	r3, r3, #4
 8010e02:	2b04      	cmp	r3, #4
 8010e04:	d109      	bne.n	8010e1a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010e06:	4b6f      	ldr	r3, [pc, #444]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	08db      	lsrs	r3, r3, #3
 8010e0c:	f003 0303 	and.w	r3, r3, #3
 8010e10:	4a6d      	ldr	r2, [pc, #436]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8010e12:	fa22 f303 	lsr.w	r3, r2, r3
 8010e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e18:	e1b9      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e1e:	e1b6      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010e20:	4b68      	ldr	r3, [pc, #416]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010e28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e2c:	d102      	bne.n	8010e34 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8010e2e:	4b67      	ldr	r3, [pc, #412]	@ (8010fcc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8010e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e32:	e1ac      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e34:	2300      	movs	r3, #0
 8010e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e38:	e1a9      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010e3a:	4b62      	ldr	r3, [pc, #392]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e46:	d102      	bne.n	8010e4e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8010e48:	4b61      	ldr	r3, [pc, #388]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8010e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e4c:	e19f      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e4e:	2300      	movs	r3, #0
 8010e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e52:	e19c      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8010e54:	2300      	movs	r3, #0
 8010e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e58:	e199      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8010e5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e5e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8010e62:	430b      	orrs	r3, r1
 8010e64:	d173      	bne.n	8010f4e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8010e66:	4b57      	ldr	r3, [pc, #348]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010e6a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010e6e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e76:	d02f      	beq.n	8010ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8010e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e7e:	d863      	bhi.n	8010f48 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8010e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d004      	beq.n	8010e90 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8010e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010e8c:	d012      	beq.n	8010eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8010e8e:	e05b      	b.n	8010f48 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010e90:	4b4c      	ldr	r3, [pc, #304]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010e98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010e9c:	d107      	bne.n	8010eae <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010e9e:	f107 0318 	add.w	r3, r7, #24
 8010ea2:	4618      	mov	r0, r3
 8010ea4:	f000 f996 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010ea8:	69bb      	ldr	r3, [r7, #24]
 8010eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010eac:	e16f      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010eae:	2300      	movs	r3, #0
 8010eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010eb2:	e16c      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010eb4:	4b43      	ldr	r3, [pc, #268]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010ebc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010ec0:	d107      	bne.n	8010ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010ec2:	f107 030c 	add.w	r3, r7, #12
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	f000 fad8 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8010ecc:	697b      	ldr	r3, [r7, #20]
 8010ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ed0:	e15d      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ed2:	2300      	movs	r3, #0
 8010ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ed6:	e15a      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010ed8:	4b3a      	ldr	r3, [pc, #232]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010edc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010ee0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010ee2:	4b38      	ldr	r3, [pc, #224]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	f003 0304 	and.w	r3, r3, #4
 8010eea:	2b04      	cmp	r3, #4
 8010eec:	d10c      	bne.n	8010f08 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8010eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d109      	bne.n	8010f08 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010ef4:	4b33      	ldr	r3, [pc, #204]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	08db      	lsrs	r3, r3, #3
 8010efa:	f003 0303 	and.w	r3, r3, #3
 8010efe:	4a32      	ldr	r2, [pc, #200]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8010f00:	fa22 f303 	lsr.w	r3, r2, r3
 8010f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f06:	e01e      	b.n	8010f46 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010f08:	4b2e      	ldr	r3, [pc, #184]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010f10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f14:	d106      	bne.n	8010f24 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8010f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f1c:	d102      	bne.n	8010f24 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010f1e:	4b2b      	ldr	r3, [pc, #172]	@ (8010fcc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8010f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f22:	e010      	b.n	8010f46 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010f24:	4b27      	ldr	r3, [pc, #156]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f30:	d106      	bne.n	8010f40 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8010f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f38:	d102      	bne.n	8010f40 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010f3a:	4b25      	ldr	r3, [pc, #148]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8010f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f3e:	e002      	b.n	8010f46 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010f40:	2300      	movs	r3, #0
 8010f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010f44:	e123      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010f46:	e122      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010f48:	2300      	movs	r3, #0
 8010f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f4c:	e11f      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8010f4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f52:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8010f56:	430b      	orrs	r3, r1
 8010f58:	d13c      	bne.n	8010fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8010f5a:	4b1a      	ldr	r3, [pc, #104]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010f5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010f62:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d004      	beq.n	8010f74 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8010f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010f70:	d012      	beq.n	8010f98 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8010f72:	e023      	b.n	8010fbc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010f74:	4b13      	ldr	r3, [pc, #76]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010f7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010f80:	d107      	bne.n	8010f92 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010f82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010f86:	4618      	mov	r0, r3
 8010f88:	f000 fbcc 	bl	8011724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f90:	e0fd      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010f92:	2300      	movs	r3, #0
 8010f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f96:	e0fa      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010f98:	4b0a      	ldr	r3, [pc, #40]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010fa0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010fa4:	d107      	bne.n	8010fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010fa6:	f107 0318 	add.w	r3, r7, #24
 8010faa:	4618      	mov	r0, r3
 8010fac:	f000 f912 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8010fb0:	6a3b      	ldr	r3, [r7, #32]
 8010fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010fb4:	e0eb      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fba:	e0e8      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010fbc:	2300      	movs	r3, #0
 8010fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fc0:	e0e5      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010fc2:	bf00      	nop
 8010fc4:	58024400 	.word	0x58024400
 8010fc8:	03d09000 	.word	0x03d09000
 8010fcc:	003d0900 	.word	0x003d0900
 8010fd0:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8010fd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010fd8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8010fdc:	430b      	orrs	r3, r1
 8010fde:	f040 8085 	bne.w	80110ec <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8010fe2:	4b6d      	ldr	r3, [pc, #436]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8010fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010fe6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8010fea:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010ff2:	d06b      	beq.n	80110cc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8010ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ff6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010ffa:	d874      	bhi.n	80110e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8010ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011002:	d056      	beq.n	80110b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8011004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011006:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801100a:	d86c      	bhi.n	80110e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 801100c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801100e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8011012:	d03b      	beq.n	801108c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8011014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011016:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801101a:	d864      	bhi.n	80110e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 801101c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801101e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011022:	d021      	beq.n	8011068 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8011024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011026:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801102a:	d85c      	bhi.n	80110e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 801102c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801102e:	2b00      	cmp	r3, #0
 8011030:	d004      	beq.n	801103c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8011032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011034:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011038:	d004      	beq.n	8011044 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 801103a:	e054      	b.n	80110e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 801103c:	f000 f8b4 	bl	80111a8 <HAL_RCCEx_GetD3PCLK1Freq>
 8011040:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011042:	e0a4      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011044:	4b54      	ldr	r3, [pc, #336]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011046:	681b      	ldr	r3, [r3, #0]
 8011048:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801104c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011050:	d107      	bne.n	8011062 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011052:	f107 0318 	add.w	r3, r7, #24
 8011056:	4618      	mov	r0, r3
 8011058:	f000 f8bc 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 801105c:	69fb      	ldr	r3, [r7, #28]
 801105e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011060:	e095      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011062:	2300      	movs	r3, #0
 8011064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011066:	e092      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8011068:	4b4b      	ldr	r3, [pc, #300]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011070:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011074:	d107      	bne.n	8011086 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011076:	f107 030c 	add.w	r3, r7, #12
 801107a:	4618      	mov	r0, r3
 801107c:	f000 f9fe 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8011080:	693b      	ldr	r3, [r7, #16]
 8011082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011084:	e083      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011086:	2300      	movs	r3, #0
 8011088:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801108a:	e080      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801108c:	4b42      	ldr	r3, [pc, #264]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	f003 0304 	and.w	r3, r3, #4
 8011094:	2b04      	cmp	r3, #4
 8011096:	d109      	bne.n	80110ac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011098:	4b3f      	ldr	r3, [pc, #252]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	08db      	lsrs	r3, r3, #3
 801109e:	f003 0303 	and.w	r3, r3, #3
 80110a2:	4a3e      	ldr	r2, [pc, #248]	@ (801119c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 80110a4:	fa22 f303 	lsr.w	r3, r2, r3
 80110a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110aa:	e070      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110ac:	2300      	movs	r3, #0
 80110ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110b0:	e06d      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80110b2:	4b39      	ldr	r3, [pc, #228]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80110ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80110be:	d102      	bne.n	80110c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 80110c0:	4b37      	ldr	r3, [pc, #220]	@ (80111a0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80110c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110c4:	e063      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110c6:	2300      	movs	r3, #0
 80110c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110ca:	e060      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80110cc:	4b32      	ldr	r3, [pc, #200]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80110d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80110d8:	d102      	bne.n	80110e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 80110da:	4b32      	ldr	r3, [pc, #200]	@ (80111a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80110dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110de:	e056      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110e0:	2300      	movs	r3, #0
 80110e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110e4:	e053      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80110e6:	2300      	movs	r3, #0
 80110e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110ea:	e050      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80110ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80110f0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80110f4:	430b      	orrs	r3, r1
 80110f6:	d148      	bne.n	801118a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80110f8:	4b27      	ldr	r3, [pc, #156]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80110fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8011100:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8011102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011104:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011108:	d02a      	beq.n	8011160 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 801110a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801110c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011110:	d838      	bhi.n	8011184 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8011112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011114:	2b00      	cmp	r3, #0
 8011116:	d004      	beq.n	8011122 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8011118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801111a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801111e:	d00d      	beq.n	801113c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8011120:	e030      	b.n	8011184 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8011122:	4b1d      	ldr	r3, [pc, #116]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801112a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801112e:	d102      	bne.n	8011136 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8011130:	4b1c      	ldr	r3, [pc, #112]	@ (80111a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8011132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011134:	e02b      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011136:	2300      	movs	r3, #0
 8011138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801113a:	e028      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801113c:	4b16      	ldr	r3, [pc, #88]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011144:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011148:	d107      	bne.n	801115a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801114a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801114e:	4618      	mov	r0, r3
 8011150:	f000 fae8 	bl	8011724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011158:	e019      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801115a:	2300      	movs	r3, #0
 801115c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801115e:	e016      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011160:	4b0d      	ldr	r3, [pc, #52]	@ (8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011162:	681b      	ldr	r3, [r3, #0]
 8011164:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011168:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801116c:	d107      	bne.n	801117e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801116e:	f107 0318 	add.w	r3, r7, #24
 8011172:	4618      	mov	r0, r3
 8011174:	f000 f82e 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8011178:	69fb      	ldr	r3, [r7, #28]
 801117a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801117c:	e007      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801117e:	2300      	movs	r3, #0
 8011180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011182:	e004      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8011184:	2300      	movs	r3, #0
 8011186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011188:	e001      	b.n	801118e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 801118a:	2300      	movs	r3, #0
 801118c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 801118e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011190:	4618      	mov	r0, r3
 8011192:	3740      	adds	r7, #64	@ 0x40
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}
 8011198:	58024400 	.word	0x58024400
 801119c:	03d09000 	.word	0x03d09000
 80111a0:	003d0900 	.word	0x003d0900
 80111a4:	016e3600 	.word	0x016e3600

080111a8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80111a8:	b580      	push	{r7, lr}
 80111aa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80111ac:	f7fe f8ec 	bl	800f388 <HAL_RCC_GetHCLKFreq>
 80111b0:	4602      	mov	r2, r0
 80111b2:	4b06      	ldr	r3, [pc, #24]	@ (80111cc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80111b4:	6a1b      	ldr	r3, [r3, #32]
 80111b6:	091b      	lsrs	r3, r3, #4
 80111b8:	f003 0307 	and.w	r3, r3, #7
 80111bc:	4904      	ldr	r1, [pc, #16]	@ (80111d0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80111be:	5ccb      	ldrb	r3, [r1, r3]
 80111c0:	f003 031f 	and.w	r3, r3, #31
 80111c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80111c8:	4618      	mov	r0, r3
 80111ca:	bd80      	pop	{r7, pc}
 80111cc:	58024400 	.word	0x58024400
 80111d0:	0801f3b8 	.word	0x0801f3b8

080111d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80111d4:	b480      	push	{r7}
 80111d6:	b089      	sub	sp, #36	@ 0x24
 80111d8:	af00      	add	r7, sp, #0
 80111da:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80111dc:	4ba1      	ldr	r3, [pc, #644]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80111de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111e0:	f003 0303 	and.w	r3, r3, #3
 80111e4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80111e6:	4b9f      	ldr	r3, [pc, #636]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80111e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111ea:	0b1b      	lsrs	r3, r3, #12
 80111ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80111f0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80111f2:	4b9c      	ldr	r3, [pc, #624]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80111f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111f6:	091b      	lsrs	r3, r3, #4
 80111f8:	f003 0301 	and.w	r3, r3, #1
 80111fc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80111fe:	4b99      	ldr	r3, [pc, #612]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011202:	08db      	lsrs	r3, r3, #3
 8011204:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011208:	693a      	ldr	r2, [r7, #16]
 801120a:	fb02 f303 	mul.w	r3, r2, r3
 801120e:	ee07 3a90 	vmov	s15, r3
 8011212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011216:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 801121a:	697b      	ldr	r3, [r7, #20]
 801121c:	2b00      	cmp	r3, #0
 801121e:	f000 8111 	beq.w	8011444 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8011222:	69bb      	ldr	r3, [r7, #24]
 8011224:	2b02      	cmp	r3, #2
 8011226:	f000 8083 	beq.w	8011330 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 801122a:	69bb      	ldr	r3, [r7, #24]
 801122c:	2b02      	cmp	r3, #2
 801122e:	f200 80a1 	bhi.w	8011374 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8011232:	69bb      	ldr	r3, [r7, #24]
 8011234:	2b00      	cmp	r3, #0
 8011236:	d003      	beq.n	8011240 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8011238:	69bb      	ldr	r3, [r7, #24]
 801123a:	2b01      	cmp	r3, #1
 801123c:	d056      	beq.n	80112ec <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 801123e:	e099      	b.n	8011374 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011240:	4b88      	ldr	r3, [pc, #544]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	f003 0320 	and.w	r3, r3, #32
 8011248:	2b00      	cmp	r3, #0
 801124a:	d02d      	beq.n	80112a8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801124c:	4b85      	ldr	r3, [pc, #532]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	08db      	lsrs	r3, r3, #3
 8011252:	f003 0303 	and.w	r3, r3, #3
 8011256:	4a84      	ldr	r2, [pc, #528]	@ (8011468 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8011258:	fa22 f303 	lsr.w	r3, r2, r3
 801125c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801125e:	68bb      	ldr	r3, [r7, #8]
 8011260:	ee07 3a90 	vmov	s15, r3
 8011264:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011268:	697b      	ldr	r3, [r7, #20]
 801126a:	ee07 3a90 	vmov	s15, r3
 801126e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011276:	4b7b      	ldr	r3, [pc, #492]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801127a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801127e:	ee07 3a90 	vmov	s15, r3
 8011282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011286:	ed97 6a03 	vldr	s12, [r7, #12]
 801128a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 801146c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801128e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801129a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801129e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80112a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80112a6:	e087      	b.n	80113b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80112a8:	697b      	ldr	r3, [r7, #20]
 80112aa:	ee07 3a90 	vmov	s15, r3
 80112ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80112b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011470 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80112b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80112ba:	4b6a      	ldr	r3, [pc, #424]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80112bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80112be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112c2:	ee07 3a90 	vmov	s15, r3
 80112c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80112ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80112ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 801146c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80112d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80112d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80112da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80112de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80112e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80112e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80112ea:	e065      	b.n	80113b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80112ec:	697b      	ldr	r3, [r7, #20]
 80112ee:	ee07 3a90 	vmov	s15, r3
 80112f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80112f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8011474 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80112fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80112fe:	4b59      	ldr	r3, [pc, #356]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011306:	ee07 3a90 	vmov	s15, r3
 801130a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801130e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011312:	eddf 5a56 	vldr	s11, [pc, #344]	@ 801146c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801131a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801131e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011326:	ee67 7a27 	vmul.f32	s15, s14, s15
 801132a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801132e:	e043      	b.n	80113b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011330:	697b      	ldr	r3, [r7, #20]
 8011332:	ee07 3a90 	vmov	s15, r3
 8011336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801133a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8011478 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 801133e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011342:	4b48      	ldr	r3, [pc, #288]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801134a:	ee07 3a90 	vmov	s15, r3
 801134e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011352:	ed97 6a03 	vldr	s12, [r7, #12]
 8011356:	eddf 5a45 	vldr	s11, [pc, #276]	@ 801146c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801135a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801135e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011362:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801136a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801136e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011372:	e021      	b.n	80113b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011374:	697b      	ldr	r3, [r7, #20]
 8011376:	ee07 3a90 	vmov	s15, r3
 801137a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801137e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8011474 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8011382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011386:	4b37      	ldr	r3, [pc, #220]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801138a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801138e:	ee07 3a90 	vmov	s15, r3
 8011392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011396:	ed97 6a03 	vldr	s12, [r7, #12]
 801139a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 801146c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801139e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80113a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80113a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80113aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80113ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80113b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80113b6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80113b8:	4b2a      	ldr	r3, [pc, #168]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113bc:	0a5b      	lsrs	r3, r3, #9
 80113be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80113c2:	ee07 3a90 	vmov	s15, r3
 80113c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80113ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80113d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80113d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80113da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80113de:	ee17 2a90 	vmov	r2, s15
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80113e6:	4b1f      	ldr	r3, [pc, #124]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113ea:	0c1b      	lsrs	r3, r3, #16
 80113ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80113f0:	ee07 3a90 	vmov	s15, r3
 80113f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80113fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011400:	edd7 6a07 	vldr	s13, [r7, #28]
 8011404:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011408:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801140c:	ee17 2a90 	vmov	r2, s15
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8011414:	4b13      	ldr	r3, [pc, #76]	@ (8011464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011418:	0e1b      	lsrs	r3, r3, #24
 801141a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801141e:	ee07 3a90 	vmov	s15, r3
 8011422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011426:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801142a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801142e:	edd7 6a07 	vldr	s13, [r7, #28]
 8011432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801143a:	ee17 2a90 	vmov	r2, s15
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8011442:	e008      	b.n	8011456 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	2200      	movs	r2, #0
 8011448:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	2200      	movs	r2, #0
 801144e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	2200      	movs	r2, #0
 8011454:	609a      	str	r2, [r3, #8]
}
 8011456:	bf00      	nop
 8011458:	3724      	adds	r7, #36	@ 0x24
 801145a:	46bd      	mov	sp, r7
 801145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011460:	4770      	bx	lr
 8011462:	bf00      	nop
 8011464:	58024400 	.word	0x58024400
 8011468:	03d09000 	.word	0x03d09000
 801146c:	46000000 	.word	0x46000000
 8011470:	4c742400 	.word	0x4c742400
 8011474:	4a742400 	.word	0x4a742400
 8011478:	4bb71b00 	.word	0x4bb71b00

0801147c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 801147c:	b480      	push	{r7}
 801147e:	b089      	sub	sp, #36	@ 0x24
 8011480:	af00      	add	r7, sp, #0
 8011482:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011484:	4ba1      	ldr	r3, [pc, #644]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011488:	f003 0303 	and.w	r3, r3, #3
 801148c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 801148e:	4b9f      	ldr	r3, [pc, #636]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011492:	0d1b      	lsrs	r3, r3, #20
 8011494:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011498:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 801149a:	4b9c      	ldr	r3, [pc, #624]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801149c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801149e:	0a1b      	lsrs	r3, r3, #8
 80114a0:	f003 0301 	and.w	r3, r3, #1
 80114a4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80114a6:	4b99      	ldr	r3, [pc, #612]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80114aa:	08db      	lsrs	r3, r3, #3
 80114ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80114b0:	693a      	ldr	r2, [r7, #16]
 80114b2:	fb02 f303 	mul.w	r3, r2, r3
 80114b6:	ee07 3a90 	vmov	s15, r3
 80114ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114be:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80114c2:	697b      	ldr	r3, [r7, #20]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	f000 8111 	beq.w	80116ec <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80114ca:	69bb      	ldr	r3, [r7, #24]
 80114cc:	2b02      	cmp	r3, #2
 80114ce:	f000 8083 	beq.w	80115d8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80114d2:	69bb      	ldr	r3, [r7, #24]
 80114d4:	2b02      	cmp	r3, #2
 80114d6:	f200 80a1 	bhi.w	801161c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80114da:	69bb      	ldr	r3, [r7, #24]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d003      	beq.n	80114e8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80114e0:	69bb      	ldr	r3, [r7, #24]
 80114e2:	2b01      	cmp	r3, #1
 80114e4:	d056      	beq.n	8011594 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80114e6:	e099      	b.n	801161c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80114e8:	4b88      	ldr	r3, [pc, #544]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	f003 0320 	and.w	r3, r3, #32
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d02d      	beq.n	8011550 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80114f4:	4b85      	ldr	r3, [pc, #532]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114f6:	681b      	ldr	r3, [r3, #0]
 80114f8:	08db      	lsrs	r3, r3, #3
 80114fa:	f003 0303 	and.w	r3, r3, #3
 80114fe:	4a84      	ldr	r2, [pc, #528]	@ (8011710 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8011500:	fa22 f303 	lsr.w	r3, r2, r3
 8011504:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011506:	68bb      	ldr	r3, [r7, #8]
 8011508:	ee07 3a90 	vmov	s15, r3
 801150c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011510:	697b      	ldr	r3, [r7, #20]
 8011512:	ee07 3a90 	vmov	s15, r3
 8011516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801151a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801151e:	4b7b      	ldr	r3, [pc, #492]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011526:	ee07 3a90 	vmov	s15, r3
 801152a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801152e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011532:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8011714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801153a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801153e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011546:	ee67 7a27 	vmul.f32	s15, s14, s15
 801154a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801154e:	e087      	b.n	8011660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011550:	697b      	ldr	r3, [r7, #20]
 8011552:	ee07 3a90 	vmov	s15, r3
 8011556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801155a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011718 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 801155e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011562:	4b6a      	ldr	r3, [pc, #424]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801156a:	ee07 3a90 	vmov	s15, r3
 801156e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011572:	ed97 6a03 	vldr	s12, [r7, #12]
 8011576:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8011714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801157a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801157e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801158a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801158e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011592:	e065      	b.n	8011660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011594:	697b      	ldr	r3, [r7, #20]
 8011596:	ee07 3a90 	vmov	s15, r3
 801159a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801159e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801171c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80115a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80115a6:	4b59      	ldr	r3, [pc, #356]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80115a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80115aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115ae:	ee07 3a90 	vmov	s15, r3
 80115b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80115b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80115ba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8011714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80115be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80115c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80115c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80115ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80115ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80115d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80115d6:	e043      	b.n	8011660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80115d8:	697b      	ldr	r3, [r7, #20]
 80115da:	ee07 3a90 	vmov	s15, r3
 80115de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80115e2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8011720 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80115e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80115ea:	4b48      	ldr	r3, [pc, #288]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80115ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80115ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115f2:	ee07 3a90 	vmov	s15, r3
 80115f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80115fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80115fe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8011714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011602:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011606:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801160a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801160e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011616:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801161a:	e021      	b.n	8011660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801161c:	697b      	ldr	r3, [r7, #20]
 801161e:	ee07 3a90 	vmov	s15, r3
 8011622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011626:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801171c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801162a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801162e:	4b37      	ldr	r3, [pc, #220]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011636:	ee07 3a90 	vmov	s15, r3
 801163a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801163e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011642:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011646:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801164a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801164e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011652:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011656:	ee67 7a27 	vmul.f32	s15, s14, s15
 801165a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801165e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8011660:	4b2a      	ldr	r3, [pc, #168]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011664:	0a5b      	lsrs	r3, r3, #9
 8011666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801166a:	ee07 3a90 	vmov	s15, r3
 801166e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011672:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011676:	ee37 7a87 	vadd.f32	s14, s15, s14
 801167a:	edd7 6a07 	vldr	s13, [r7, #28]
 801167e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011682:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011686:	ee17 2a90 	vmov	r2, s15
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 801168e:	4b1f      	ldr	r3, [pc, #124]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011692:	0c1b      	lsrs	r3, r3, #16
 8011694:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011698:	ee07 3a90 	vmov	s15, r3
 801169c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80116a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80116a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80116ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80116b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80116b4:	ee17 2a90 	vmov	r2, s15
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80116bc:	4b13      	ldr	r3, [pc, #76]	@ (801170c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80116be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116c0:	0e1b      	lsrs	r3, r3, #24
 80116c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80116c6:	ee07 3a90 	vmov	s15, r3
 80116ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80116d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80116d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80116da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80116de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80116e2:	ee17 2a90 	vmov	r2, s15
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80116ea:	e008      	b.n	80116fe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	2200      	movs	r2, #0
 80116f0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	2200      	movs	r2, #0
 80116f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	2200      	movs	r2, #0
 80116fc:	609a      	str	r2, [r3, #8]
}
 80116fe:	bf00      	nop
 8011700:	3724      	adds	r7, #36	@ 0x24
 8011702:	46bd      	mov	sp, r7
 8011704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011708:	4770      	bx	lr
 801170a:	bf00      	nop
 801170c:	58024400 	.word	0x58024400
 8011710:	03d09000 	.word	0x03d09000
 8011714:	46000000 	.word	0x46000000
 8011718:	4c742400 	.word	0x4c742400
 801171c:	4a742400 	.word	0x4a742400
 8011720:	4bb71b00 	.word	0x4bb71b00

08011724 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8011724:	b480      	push	{r7}
 8011726:	b089      	sub	sp, #36	@ 0x24
 8011728:	af00      	add	r7, sp, #0
 801172a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801172c:	4ba0      	ldr	r3, [pc, #640]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801172e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011730:	f003 0303 	and.w	r3, r3, #3
 8011734:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8011736:	4b9e      	ldr	r3, [pc, #632]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801173a:	091b      	lsrs	r3, r3, #4
 801173c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011740:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8011742:	4b9b      	ldr	r3, [pc, #620]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011746:	f003 0301 	and.w	r3, r3, #1
 801174a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 801174c:	4b98      	ldr	r3, [pc, #608]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801174e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011750:	08db      	lsrs	r3, r3, #3
 8011752:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011756:	693a      	ldr	r2, [r7, #16]
 8011758:	fb02 f303 	mul.w	r3, r2, r3
 801175c:	ee07 3a90 	vmov	s15, r3
 8011760:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011764:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8011768:	697b      	ldr	r3, [r7, #20]
 801176a:	2b00      	cmp	r3, #0
 801176c:	f000 8111 	beq.w	8011992 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8011770:	69bb      	ldr	r3, [r7, #24]
 8011772:	2b02      	cmp	r3, #2
 8011774:	f000 8083 	beq.w	801187e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8011778:	69bb      	ldr	r3, [r7, #24]
 801177a:	2b02      	cmp	r3, #2
 801177c:	f200 80a1 	bhi.w	80118c2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8011780:	69bb      	ldr	r3, [r7, #24]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d003      	beq.n	801178e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8011786:	69bb      	ldr	r3, [r7, #24]
 8011788:	2b01      	cmp	r3, #1
 801178a:	d056      	beq.n	801183a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 801178c:	e099      	b.n	80118c2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801178e:	4b88      	ldr	r3, [pc, #544]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	f003 0320 	and.w	r3, r3, #32
 8011796:	2b00      	cmp	r3, #0
 8011798:	d02d      	beq.n	80117f6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801179a:	4b85      	ldr	r3, [pc, #532]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	08db      	lsrs	r3, r3, #3
 80117a0:	f003 0303 	and.w	r3, r3, #3
 80117a4:	4a83      	ldr	r2, [pc, #524]	@ (80119b4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80117a6:	fa22 f303 	lsr.w	r3, r2, r3
 80117aa:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80117ac:	68bb      	ldr	r3, [r7, #8]
 80117ae:	ee07 3a90 	vmov	s15, r3
 80117b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80117b6:	697b      	ldr	r3, [r7, #20]
 80117b8:	ee07 3a90 	vmov	s15, r3
 80117bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80117c4:	4b7a      	ldr	r3, [pc, #488]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80117c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80117c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117cc:	ee07 3a90 	vmov	s15, r3
 80117d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80117d4:	ed97 6a03 	vldr	s12, [r7, #12]
 80117d8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80119b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80117dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80117e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80117e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80117e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80117ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80117f0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80117f4:	e087      	b.n	8011906 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80117f6:	697b      	ldr	r3, [r7, #20]
 80117f8:	ee07 3a90 	vmov	s15, r3
 80117fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011800:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80119bc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011804:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011808:	4b69      	ldr	r3, [pc, #420]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801180a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801180c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011810:	ee07 3a90 	vmov	s15, r3
 8011814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011818:	ed97 6a03 	vldr	s12, [r7, #12]
 801181c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80119b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011820:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011824:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011828:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801182c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011834:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011838:	e065      	b.n	8011906 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801183a:	697b      	ldr	r3, [r7, #20]
 801183c:	ee07 3a90 	vmov	s15, r3
 8011840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011844:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80119c0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8011848:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801184c:	4b58      	ldr	r3, [pc, #352]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801184e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011854:	ee07 3a90 	vmov	s15, r3
 8011858:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801185c:	ed97 6a03 	vldr	s12, [r7, #12]
 8011860:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80119b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011864:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011868:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801186c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011870:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011874:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011878:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801187c:	e043      	b.n	8011906 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801187e:	697b      	ldr	r3, [r7, #20]
 8011880:	ee07 3a90 	vmov	s15, r3
 8011884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011888:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80119c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 801188c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011890:	4b47      	ldr	r3, [pc, #284]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011898:	ee07 3a90 	vmov	s15, r3
 801189c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80118a4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80119b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80118a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80118ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80118b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80118b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80118b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80118bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80118c0:	e021      	b.n	8011906 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80118c2:	697b      	ldr	r3, [r7, #20]
 80118c4:	ee07 3a90 	vmov	s15, r3
 80118c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118cc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80119bc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80118d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80118d4:	4b36      	ldr	r3, [pc, #216]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118dc:	ee07 3a90 	vmov	s15, r3
 80118e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118e4:	ed97 6a03 	vldr	s12, [r7, #12]
 80118e8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80119b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80118ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80118f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80118f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80118f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80118fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011900:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011904:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8011906:	4b2a      	ldr	r3, [pc, #168]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801190a:	0a5b      	lsrs	r3, r3, #9
 801190c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011910:	ee07 3a90 	vmov	s15, r3
 8011914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011918:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801191c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011920:	edd7 6a07 	vldr	s13, [r7, #28]
 8011924:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011928:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801192c:	ee17 2a90 	vmov	r2, s15
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011934:	4b1e      	ldr	r3, [pc, #120]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011938:	0c1b      	lsrs	r3, r3, #16
 801193a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801193e:	ee07 3a90 	vmov	s15, r3
 8011942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011946:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801194a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801194e:	edd7 6a07 	vldr	s13, [r7, #28]
 8011952:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011956:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801195a:	ee17 2a90 	vmov	r2, s15
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8011962:	4b13      	ldr	r3, [pc, #76]	@ (80119b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011966:	0e1b      	lsrs	r3, r3, #24
 8011968:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801196c:	ee07 3a90 	vmov	s15, r3
 8011970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011974:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011978:	ee37 7a87 	vadd.f32	s14, s15, s14
 801197c:	edd7 6a07 	vldr	s13, [r7, #28]
 8011980:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011988:	ee17 2a90 	vmov	r2, s15
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8011990:	e008      	b.n	80119a4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	2200      	movs	r2, #0
 8011996:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	2200      	movs	r2, #0
 801199c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	2200      	movs	r2, #0
 80119a2:	609a      	str	r2, [r3, #8]
}
 80119a4:	bf00      	nop
 80119a6:	3724      	adds	r7, #36	@ 0x24
 80119a8:	46bd      	mov	sp, r7
 80119aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ae:	4770      	bx	lr
 80119b0:	58024400 	.word	0x58024400
 80119b4:	03d09000 	.word	0x03d09000
 80119b8:	46000000 	.word	0x46000000
 80119bc:	4c742400 	.word	0x4c742400
 80119c0:	4a742400 	.word	0x4a742400
 80119c4:	4bb71b00 	.word	0x4bb71b00

080119c8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b084      	sub	sp, #16
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	6078      	str	r0, [r7, #4]
 80119d0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80119d2:	2300      	movs	r3, #0
 80119d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80119d6:	4b53      	ldr	r3, [pc, #332]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 80119d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119da:	f003 0303 	and.w	r3, r3, #3
 80119de:	2b03      	cmp	r3, #3
 80119e0:	d101      	bne.n	80119e6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80119e2:	2301      	movs	r3, #1
 80119e4:	e099      	b.n	8011b1a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80119e6:	4b4f      	ldr	r3, [pc, #316]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	4a4e      	ldr	r2, [pc, #312]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 80119ec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80119f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80119f2:	f7f4 f83f 	bl	8005a74 <HAL_GetTick>
 80119f6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80119f8:	e008      	b.n	8011a0c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80119fa:	f7f4 f83b 	bl	8005a74 <HAL_GetTick>
 80119fe:	4602      	mov	r2, r0
 8011a00:	68bb      	ldr	r3, [r7, #8]
 8011a02:	1ad3      	subs	r3, r2, r3
 8011a04:	2b02      	cmp	r3, #2
 8011a06:	d901      	bls.n	8011a0c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011a08:	2303      	movs	r3, #3
 8011a0a:	e086      	b.n	8011b1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011a0c:	4b45      	ldr	r3, [pc, #276]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d1f0      	bne.n	80119fa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011a18:	4b42      	ldr	r3, [pc, #264]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a1c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	031b      	lsls	r3, r3, #12
 8011a26:	493f      	ldr	r1, [pc, #252]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a28:	4313      	orrs	r3, r2
 8011a2a:	628b      	str	r3, [r1, #40]	@ 0x28
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	685b      	ldr	r3, [r3, #4]
 8011a30:	3b01      	subs	r3, #1
 8011a32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	689b      	ldr	r3, [r3, #8]
 8011a3a:	3b01      	subs	r3, #1
 8011a3c:	025b      	lsls	r3, r3, #9
 8011a3e:	b29b      	uxth	r3, r3
 8011a40:	431a      	orrs	r2, r3
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	68db      	ldr	r3, [r3, #12]
 8011a46:	3b01      	subs	r3, #1
 8011a48:	041b      	lsls	r3, r3, #16
 8011a4a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011a4e:	431a      	orrs	r2, r3
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	691b      	ldr	r3, [r3, #16]
 8011a54:	3b01      	subs	r3, #1
 8011a56:	061b      	lsls	r3, r3, #24
 8011a58:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011a5c:	4931      	ldr	r1, [pc, #196]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a5e:	4313      	orrs	r3, r2
 8011a60:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011a62:	4b30      	ldr	r3, [pc, #192]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	695b      	ldr	r3, [r3, #20]
 8011a6e:	492d      	ldr	r1, [pc, #180]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a70:	4313      	orrs	r3, r2
 8011a72:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011a74:	4b2b      	ldr	r3, [pc, #172]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a78:	f023 0220 	bic.w	r2, r3, #32
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	699b      	ldr	r3, [r3, #24]
 8011a80:	4928      	ldr	r1, [pc, #160]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a82:	4313      	orrs	r3, r2
 8011a84:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011a86:	4b27      	ldr	r3, [pc, #156]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a8a:	4a26      	ldr	r2, [pc, #152]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a8c:	f023 0310 	bic.w	r3, r3, #16
 8011a90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011a92:	4b24      	ldr	r3, [pc, #144]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011a94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011a96:	4b24      	ldr	r3, [pc, #144]	@ (8011b28 <RCCEx_PLL2_Config+0x160>)
 8011a98:	4013      	ands	r3, r2
 8011a9a:	687a      	ldr	r2, [r7, #4]
 8011a9c:	69d2      	ldr	r2, [r2, #28]
 8011a9e:	00d2      	lsls	r2, r2, #3
 8011aa0:	4920      	ldr	r1, [pc, #128]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011aa2:	4313      	orrs	r3, r2
 8011aa4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8011aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011aac:	f043 0310 	orr.w	r3, r3, #16
 8011ab0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011ab2:	683b      	ldr	r3, [r7, #0]
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d106      	bne.n	8011ac6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8011ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011abc:	4a19      	ldr	r2, [pc, #100]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011abe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011ac2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011ac4:	e00f      	b.n	8011ae6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011ac6:	683b      	ldr	r3, [r7, #0]
 8011ac8:	2b01      	cmp	r3, #1
 8011aca:	d106      	bne.n	8011ada <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8011acc:	4b15      	ldr	r3, [pc, #84]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ad0:	4a14      	ldr	r2, [pc, #80]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011ad6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011ad8:	e005      	b.n	8011ae6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8011ada:	4b12      	ldr	r3, [pc, #72]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ade:	4a11      	ldr	r2, [pc, #68]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011ae0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011ae4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8011ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	4a0e      	ldr	r2, [pc, #56]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011aec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011af0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011af2:	f7f3 ffbf 	bl	8005a74 <HAL_GetTick>
 8011af6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011af8:	e008      	b.n	8011b0c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011afa:	f7f3 ffbb 	bl	8005a74 <HAL_GetTick>
 8011afe:	4602      	mov	r2, r0
 8011b00:	68bb      	ldr	r3, [r7, #8]
 8011b02:	1ad3      	subs	r3, r2, r3
 8011b04:	2b02      	cmp	r3, #2
 8011b06:	d901      	bls.n	8011b0c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011b08:	2303      	movs	r3, #3
 8011b0a:	e006      	b.n	8011b1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011b0c:	4b05      	ldr	r3, [pc, #20]	@ (8011b24 <RCCEx_PLL2_Config+0x15c>)
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d0f0      	beq.n	8011afa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8011b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b1a:	4618      	mov	r0, r3
 8011b1c:	3710      	adds	r7, #16
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	bd80      	pop	{r7, pc}
 8011b22:	bf00      	nop
 8011b24:	58024400 	.word	0x58024400
 8011b28:	ffff0007 	.word	0xffff0007

08011b2c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011b2c:	b580      	push	{r7, lr}
 8011b2e:	b084      	sub	sp, #16
 8011b30:	af00      	add	r7, sp, #0
 8011b32:	6078      	str	r0, [r7, #4]
 8011b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011b36:	2300      	movs	r3, #0
 8011b38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011b3a:	4b53      	ldr	r3, [pc, #332]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b3e:	f003 0303 	and.w	r3, r3, #3
 8011b42:	2b03      	cmp	r3, #3
 8011b44:	d101      	bne.n	8011b4a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8011b46:	2301      	movs	r3, #1
 8011b48:	e099      	b.n	8011c7e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8011b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011b4c:	681b      	ldr	r3, [r3, #0]
 8011b4e:	4a4e      	ldr	r2, [pc, #312]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011b50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011b54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011b56:	f7f3 ff8d 	bl	8005a74 <HAL_GetTick>
 8011b5a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011b5c:	e008      	b.n	8011b70 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011b5e:	f7f3 ff89 	bl	8005a74 <HAL_GetTick>
 8011b62:	4602      	mov	r2, r0
 8011b64:	68bb      	ldr	r3, [r7, #8]
 8011b66:	1ad3      	subs	r3, r2, r3
 8011b68:	2b02      	cmp	r3, #2
 8011b6a:	d901      	bls.n	8011b70 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011b6c:	2303      	movs	r3, #3
 8011b6e:	e086      	b.n	8011c7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011b70:	4b45      	ldr	r3, [pc, #276]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d1f0      	bne.n	8011b5e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011b7c:	4b42      	ldr	r3, [pc, #264]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b80:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	681b      	ldr	r3, [r3, #0]
 8011b88:	051b      	lsls	r3, r3, #20
 8011b8a:	493f      	ldr	r1, [pc, #252]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011b8c:	4313      	orrs	r3, r2
 8011b8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	685b      	ldr	r3, [r3, #4]
 8011b94:	3b01      	subs	r3, #1
 8011b96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	689b      	ldr	r3, [r3, #8]
 8011b9e:	3b01      	subs	r3, #1
 8011ba0:	025b      	lsls	r3, r3, #9
 8011ba2:	b29b      	uxth	r3, r3
 8011ba4:	431a      	orrs	r2, r3
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	68db      	ldr	r3, [r3, #12]
 8011baa:	3b01      	subs	r3, #1
 8011bac:	041b      	lsls	r3, r3, #16
 8011bae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011bb2:	431a      	orrs	r2, r3
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	691b      	ldr	r3, [r3, #16]
 8011bb8:	3b01      	subs	r3, #1
 8011bba:	061b      	lsls	r3, r3, #24
 8011bbc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011bc0:	4931      	ldr	r1, [pc, #196]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011bc2:	4313      	orrs	r3, r2
 8011bc4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8011bc6:	4b30      	ldr	r3, [pc, #192]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	695b      	ldr	r3, [r3, #20]
 8011bd2:	492d      	ldr	r1, [pc, #180]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011bd4:	4313      	orrs	r3, r2
 8011bd6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8011bd8:	4b2b      	ldr	r3, [pc, #172]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bdc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	699b      	ldr	r3, [r3, #24]
 8011be4:	4928      	ldr	r1, [pc, #160]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011be6:	4313      	orrs	r3, r2
 8011be8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8011bea:	4b27      	ldr	r3, [pc, #156]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bee:	4a26      	ldr	r2, [pc, #152]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011bf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011bf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8011bf6:	4b24      	ldr	r3, [pc, #144]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011bf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011bfa:	4b24      	ldr	r3, [pc, #144]	@ (8011c8c <RCCEx_PLL3_Config+0x160>)
 8011bfc:	4013      	ands	r3, r2
 8011bfe:	687a      	ldr	r2, [r7, #4]
 8011c00:	69d2      	ldr	r2, [r2, #28]
 8011c02:	00d2      	lsls	r2, r2, #3
 8011c04:	4920      	ldr	r1, [pc, #128]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c06:	4313      	orrs	r3, r2
 8011c08:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8011c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011c14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011c16:	683b      	ldr	r3, [r7, #0]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d106      	bne.n	8011c2a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c20:	4a19      	ldr	r2, [pc, #100]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8011c26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011c28:	e00f      	b.n	8011c4a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011c2a:	683b      	ldr	r3, [r7, #0]
 8011c2c:	2b01      	cmp	r3, #1
 8011c2e:	d106      	bne.n	8011c3e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011c30:	4b15      	ldr	r3, [pc, #84]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c34:	4a14      	ldr	r2, [pc, #80]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011c3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011c3c:	e005      	b.n	8011c4a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011c3e:	4b12      	ldr	r3, [pc, #72]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c42:	4a11      	ldr	r2, [pc, #68]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011c48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8011c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	4a0e      	ldr	r2, [pc, #56]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011c54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011c56:	f7f3 ff0d 	bl	8005a74 <HAL_GetTick>
 8011c5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011c5c:	e008      	b.n	8011c70 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011c5e:	f7f3 ff09 	bl	8005a74 <HAL_GetTick>
 8011c62:	4602      	mov	r2, r0
 8011c64:	68bb      	ldr	r3, [r7, #8]
 8011c66:	1ad3      	subs	r3, r2, r3
 8011c68:	2b02      	cmp	r3, #2
 8011c6a:	d901      	bls.n	8011c70 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011c6c:	2303      	movs	r3, #3
 8011c6e:	e006      	b.n	8011c7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011c70:	4b05      	ldr	r3, [pc, #20]	@ (8011c88 <RCCEx_PLL3_Config+0x15c>)
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d0f0      	beq.n	8011c5e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8011c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c7e:	4618      	mov	r0, r3
 8011c80:	3710      	adds	r7, #16
 8011c82:	46bd      	mov	sp, r7
 8011c84:	bd80      	pop	{r7, pc}
 8011c86:	bf00      	nop
 8011c88:	58024400 	.word	0x58024400
 8011c8c:	ffff0007 	.word	0xffff0007

08011c90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011c90:	b580      	push	{r7, lr}
 8011c92:	b082      	sub	sp, #8
 8011c94:	af00      	add	r7, sp, #0
 8011c96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d101      	bne.n	8011ca2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011c9e:	2301      	movs	r3, #1
 8011ca0:	e049      	b.n	8011d36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011ca8:	b2db      	uxtb	r3, r3
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d106      	bne.n	8011cbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	2200      	movs	r2, #0
 8011cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011cb6:	6878      	ldr	r0, [r7, #4]
 8011cb8:	f7f3 fc36 	bl	8005528 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	2202      	movs	r2, #2
 8011cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	681a      	ldr	r2, [r3, #0]
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	3304      	adds	r3, #4
 8011ccc:	4619      	mov	r1, r3
 8011cce:	4610      	mov	r0, r2
 8011cd0:	f000 fd76 	bl	80127c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	2201      	movs	r2, #1
 8011cd8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	2201      	movs	r2, #1
 8011ce0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	2201      	movs	r2, #1
 8011ce8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	2201      	movs	r2, #1
 8011cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	2201      	movs	r2, #1
 8011cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	2201      	movs	r2, #1
 8011d00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	2201      	movs	r2, #1
 8011d08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2201      	movs	r2, #1
 8011d10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2201      	movs	r2, #1
 8011d18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	2201      	movs	r2, #1
 8011d20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	2201      	movs	r2, #1
 8011d28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	2201      	movs	r2, #1
 8011d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011d34:	2300      	movs	r3, #0
}
 8011d36:	4618      	mov	r0, r3
 8011d38:	3708      	adds	r7, #8
 8011d3a:	46bd      	mov	sp, r7
 8011d3c:	bd80      	pop	{r7, pc}
	...

08011d40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011d40:	b480      	push	{r7}
 8011d42:	b085      	sub	sp, #20
 8011d44:	af00      	add	r7, sp, #0
 8011d46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011d4e:	b2db      	uxtb	r3, r3
 8011d50:	2b01      	cmp	r3, #1
 8011d52:	d001      	beq.n	8011d58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011d54:	2301      	movs	r3, #1
 8011d56:	e05e      	b.n	8011e16 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2202      	movs	r2, #2
 8011d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	68da      	ldr	r2, [r3, #12]
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	f042 0201 	orr.w	r2, r2, #1
 8011d6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	4a2b      	ldr	r2, [pc, #172]	@ (8011e24 <HAL_TIM_Base_Start_IT+0xe4>)
 8011d76:	4293      	cmp	r3, r2
 8011d78:	d02c      	beq.n	8011dd4 <HAL_TIM_Base_Start_IT+0x94>
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011d82:	d027      	beq.n	8011dd4 <HAL_TIM_Base_Start_IT+0x94>
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	4a27      	ldr	r2, [pc, #156]	@ (8011e28 <HAL_TIM_Base_Start_IT+0xe8>)
 8011d8a:	4293      	cmp	r3, r2
 8011d8c:	d022      	beq.n	8011dd4 <HAL_TIM_Base_Start_IT+0x94>
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	681b      	ldr	r3, [r3, #0]
 8011d92:	4a26      	ldr	r2, [pc, #152]	@ (8011e2c <HAL_TIM_Base_Start_IT+0xec>)
 8011d94:	4293      	cmp	r3, r2
 8011d96:	d01d      	beq.n	8011dd4 <HAL_TIM_Base_Start_IT+0x94>
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	4a24      	ldr	r2, [pc, #144]	@ (8011e30 <HAL_TIM_Base_Start_IT+0xf0>)
 8011d9e:	4293      	cmp	r3, r2
 8011da0:	d018      	beq.n	8011dd4 <HAL_TIM_Base_Start_IT+0x94>
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	4a23      	ldr	r2, [pc, #140]	@ (8011e34 <HAL_TIM_Base_Start_IT+0xf4>)
 8011da8:	4293      	cmp	r3, r2
 8011daa:	d013      	beq.n	8011dd4 <HAL_TIM_Base_Start_IT+0x94>
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	4a21      	ldr	r2, [pc, #132]	@ (8011e38 <HAL_TIM_Base_Start_IT+0xf8>)
 8011db2:	4293      	cmp	r3, r2
 8011db4:	d00e      	beq.n	8011dd4 <HAL_TIM_Base_Start_IT+0x94>
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	4a20      	ldr	r2, [pc, #128]	@ (8011e3c <HAL_TIM_Base_Start_IT+0xfc>)
 8011dbc:	4293      	cmp	r3, r2
 8011dbe:	d009      	beq.n	8011dd4 <HAL_TIM_Base_Start_IT+0x94>
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	4a1e      	ldr	r2, [pc, #120]	@ (8011e40 <HAL_TIM_Base_Start_IT+0x100>)
 8011dc6:	4293      	cmp	r3, r2
 8011dc8:	d004      	beq.n	8011dd4 <HAL_TIM_Base_Start_IT+0x94>
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	681b      	ldr	r3, [r3, #0]
 8011dce:	4a1d      	ldr	r2, [pc, #116]	@ (8011e44 <HAL_TIM_Base_Start_IT+0x104>)
 8011dd0:	4293      	cmp	r3, r2
 8011dd2:	d115      	bne.n	8011e00 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	689a      	ldr	r2, [r3, #8]
 8011dda:	4b1b      	ldr	r3, [pc, #108]	@ (8011e48 <HAL_TIM_Base_Start_IT+0x108>)
 8011ddc:	4013      	ands	r3, r2
 8011dde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	2b06      	cmp	r3, #6
 8011de4:	d015      	beq.n	8011e12 <HAL_TIM_Base_Start_IT+0xd2>
 8011de6:	68fb      	ldr	r3, [r7, #12]
 8011de8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011dec:	d011      	beq.n	8011e12 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	681a      	ldr	r2, [r3, #0]
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	f042 0201 	orr.w	r2, r2, #1
 8011dfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011dfe:	e008      	b.n	8011e12 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	681a      	ldr	r2, [r3, #0]
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	f042 0201 	orr.w	r2, r2, #1
 8011e0e:	601a      	str	r2, [r3, #0]
 8011e10:	e000      	b.n	8011e14 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011e12:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011e14:	2300      	movs	r3, #0
}
 8011e16:	4618      	mov	r0, r3
 8011e18:	3714      	adds	r7, #20
 8011e1a:	46bd      	mov	sp, r7
 8011e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e20:	4770      	bx	lr
 8011e22:	bf00      	nop
 8011e24:	40010000 	.word	0x40010000
 8011e28:	40000400 	.word	0x40000400
 8011e2c:	40000800 	.word	0x40000800
 8011e30:	40000c00 	.word	0x40000c00
 8011e34:	40010400 	.word	0x40010400
 8011e38:	40001800 	.word	0x40001800
 8011e3c:	40014000 	.word	0x40014000
 8011e40:	4000e000 	.word	0x4000e000
 8011e44:	4000e400 	.word	0x4000e400
 8011e48:	00010007 	.word	0x00010007

08011e4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011e4c:	b580      	push	{r7, lr}
 8011e4e:	b082      	sub	sp, #8
 8011e50:	af00      	add	r7, sp, #0
 8011e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d101      	bne.n	8011e5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011e5a:	2301      	movs	r3, #1
 8011e5c:	e049      	b.n	8011ef2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011e64:	b2db      	uxtb	r3, r3
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d106      	bne.n	8011e78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	2200      	movs	r2, #0
 8011e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011e72:	6878      	ldr	r0, [r7, #4]
 8011e74:	f000 f841 	bl	8011efa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	2202      	movs	r2, #2
 8011e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	681a      	ldr	r2, [r3, #0]
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	3304      	adds	r3, #4
 8011e88:	4619      	mov	r1, r3
 8011e8a:	4610      	mov	r0, r2
 8011e8c:	f000 fc98 	bl	80127c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	2201      	movs	r2, #1
 8011e94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	2201      	movs	r2, #1
 8011e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	2201      	movs	r2, #1
 8011ea4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	2201      	movs	r2, #1
 8011eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	2201      	movs	r2, #1
 8011eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	2201      	movs	r2, #1
 8011ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	2201      	movs	r2, #1
 8011ec4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	2201      	movs	r2, #1
 8011ecc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	2201      	movs	r2, #1
 8011ed4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	2201      	movs	r2, #1
 8011edc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	2201      	movs	r2, #1
 8011ee4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	2201      	movs	r2, #1
 8011eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011ef0:	2300      	movs	r3, #0
}
 8011ef2:	4618      	mov	r0, r3
 8011ef4:	3708      	adds	r7, #8
 8011ef6:	46bd      	mov	sp, r7
 8011ef8:	bd80      	pop	{r7, pc}

08011efa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8011efa:	b480      	push	{r7}
 8011efc:	b083      	sub	sp, #12
 8011efe:	af00      	add	r7, sp, #0
 8011f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011f02:	bf00      	nop
 8011f04:	370c      	adds	r7, #12
 8011f06:	46bd      	mov	sp, r7
 8011f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0c:	4770      	bx	lr
	...

08011f10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011f10:	b580      	push	{r7, lr}
 8011f12:	b084      	sub	sp, #16
 8011f14:	af00      	add	r7, sp, #0
 8011f16:	6078      	str	r0, [r7, #4]
 8011f18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8011f1a:	683b      	ldr	r3, [r7, #0]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d109      	bne.n	8011f34 <HAL_TIM_PWM_Start+0x24>
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011f26:	b2db      	uxtb	r3, r3
 8011f28:	2b01      	cmp	r3, #1
 8011f2a:	bf14      	ite	ne
 8011f2c:	2301      	movne	r3, #1
 8011f2e:	2300      	moveq	r3, #0
 8011f30:	b2db      	uxtb	r3, r3
 8011f32:	e03c      	b.n	8011fae <HAL_TIM_PWM_Start+0x9e>
 8011f34:	683b      	ldr	r3, [r7, #0]
 8011f36:	2b04      	cmp	r3, #4
 8011f38:	d109      	bne.n	8011f4e <HAL_TIM_PWM_Start+0x3e>
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011f40:	b2db      	uxtb	r3, r3
 8011f42:	2b01      	cmp	r3, #1
 8011f44:	bf14      	ite	ne
 8011f46:	2301      	movne	r3, #1
 8011f48:	2300      	moveq	r3, #0
 8011f4a:	b2db      	uxtb	r3, r3
 8011f4c:	e02f      	b.n	8011fae <HAL_TIM_PWM_Start+0x9e>
 8011f4e:	683b      	ldr	r3, [r7, #0]
 8011f50:	2b08      	cmp	r3, #8
 8011f52:	d109      	bne.n	8011f68 <HAL_TIM_PWM_Start+0x58>
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011f5a:	b2db      	uxtb	r3, r3
 8011f5c:	2b01      	cmp	r3, #1
 8011f5e:	bf14      	ite	ne
 8011f60:	2301      	movne	r3, #1
 8011f62:	2300      	moveq	r3, #0
 8011f64:	b2db      	uxtb	r3, r3
 8011f66:	e022      	b.n	8011fae <HAL_TIM_PWM_Start+0x9e>
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	2b0c      	cmp	r3, #12
 8011f6c:	d109      	bne.n	8011f82 <HAL_TIM_PWM_Start+0x72>
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011f74:	b2db      	uxtb	r3, r3
 8011f76:	2b01      	cmp	r3, #1
 8011f78:	bf14      	ite	ne
 8011f7a:	2301      	movne	r3, #1
 8011f7c:	2300      	moveq	r3, #0
 8011f7e:	b2db      	uxtb	r3, r3
 8011f80:	e015      	b.n	8011fae <HAL_TIM_PWM_Start+0x9e>
 8011f82:	683b      	ldr	r3, [r7, #0]
 8011f84:	2b10      	cmp	r3, #16
 8011f86:	d109      	bne.n	8011f9c <HAL_TIM_PWM_Start+0x8c>
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011f8e:	b2db      	uxtb	r3, r3
 8011f90:	2b01      	cmp	r3, #1
 8011f92:	bf14      	ite	ne
 8011f94:	2301      	movne	r3, #1
 8011f96:	2300      	moveq	r3, #0
 8011f98:	b2db      	uxtb	r3, r3
 8011f9a:	e008      	b.n	8011fae <HAL_TIM_PWM_Start+0x9e>
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011fa2:	b2db      	uxtb	r3, r3
 8011fa4:	2b01      	cmp	r3, #1
 8011fa6:	bf14      	ite	ne
 8011fa8:	2301      	movne	r3, #1
 8011faa:	2300      	moveq	r3, #0
 8011fac:	b2db      	uxtb	r3, r3
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d001      	beq.n	8011fb6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8011fb2:	2301      	movs	r3, #1
 8011fb4:	e0ab      	b.n	801210e <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011fb6:	683b      	ldr	r3, [r7, #0]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d104      	bne.n	8011fc6 <HAL_TIM_PWM_Start+0xb6>
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	2202      	movs	r2, #2
 8011fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011fc4:	e023      	b.n	801200e <HAL_TIM_PWM_Start+0xfe>
 8011fc6:	683b      	ldr	r3, [r7, #0]
 8011fc8:	2b04      	cmp	r3, #4
 8011fca:	d104      	bne.n	8011fd6 <HAL_TIM_PWM_Start+0xc6>
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	2202      	movs	r2, #2
 8011fd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011fd4:	e01b      	b.n	801200e <HAL_TIM_PWM_Start+0xfe>
 8011fd6:	683b      	ldr	r3, [r7, #0]
 8011fd8:	2b08      	cmp	r3, #8
 8011fda:	d104      	bne.n	8011fe6 <HAL_TIM_PWM_Start+0xd6>
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	2202      	movs	r2, #2
 8011fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011fe4:	e013      	b.n	801200e <HAL_TIM_PWM_Start+0xfe>
 8011fe6:	683b      	ldr	r3, [r7, #0]
 8011fe8:	2b0c      	cmp	r3, #12
 8011fea:	d104      	bne.n	8011ff6 <HAL_TIM_PWM_Start+0xe6>
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	2202      	movs	r2, #2
 8011ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011ff4:	e00b      	b.n	801200e <HAL_TIM_PWM_Start+0xfe>
 8011ff6:	683b      	ldr	r3, [r7, #0]
 8011ff8:	2b10      	cmp	r3, #16
 8011ffa:	d104      	bne.n	8012006 <HAL_TIM_PWM_Start+0xf6>
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	2202      	movs	r2, #2
 8012000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012004:	e003      	b.n	801200e <HAL_TIM_PWM_Start+0xfe>
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	2202      	movs	r2, #2
 801200a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	2201      	movs	r2, #1
 8012014:	6839      	ldr	r1, [r7, #0]
 8012016:	4618      	mov	r0, r3
 8012018:	f000 fff2 	bl	8013000 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	4a3d      	ldr	r2, [pc, #244]	@ (8012118 <HAL_TIM_PWM_Start+0x208>)
 8012022:	4293      	cmp	r3, r2
 8012024:	d013      	beq.n	801204e <HAL_TIM_PWM_Start+0x13e>
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	681b      	ldr	r3, [r3, #0]
 801202a:	4a3c      	ldr	r2, [pc, #240]	@ (801211c <HAL_TIM_PWM_Start+0x20c>)
 801202c:	4293      	cmp	r3, r2
 801202e:	d00e      	beq.n	801204e <HAL_TIM_PWM_Start+0x13e>
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	4a3a      	ldr	r2, [pc, #232]	@ (8012120 <HAL_TIM_PWM_Start+0x210>)
 8012036:	4293      	cmp	r3, r2
 8012038:	d009      	beq.n	801204e <HAL_TIM_PWM_Start+0x13e>
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	4a39      	ldr	r2, [pc, #228]	@ (8012124 <HAL_TIM_PWM_Start+0x214>)
 8012040:	4293      	cmp	r3, r2
 8012042:	d004      	beq.n	801204e <HAL_TIM_PWM_Start+0x13e>
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	4a37      	ldr	r2, [pc, #220]	@ (8012128 <HAL_TIM_PWM_Start+0x218>)
 801204a:	4293      	cmp	r3, r2
 801204c:	d101      	bne.n	8012052 <HAL_TIM_PWM_Start+0x142>
 801204e:	2301      	movs	r3, #1
 8012050:	e000      	b.n	8012054 <HAL_TIM_PWM_Start+0x144>
 8012052:	2300      	movs	r3, #0
 8012054:	2b00      	cmp	r3, #0
 8012056:	d007      	beq.n	8012068 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012066:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	4a2a      	ldr	r2, [pc, #168]	@ (8012118 <HAL_TIM_PWM_Start+0x208>)
 801206e:	4293      	cmp	r3, r2
 8012070:	d02c      	beq.n	80120cc <HAL_TIM_PWM_Start+0x1bc>
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801207a:	d027      	beq.n	80120cc <HAL_TIM_PWM_Start+0x1bc>
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	4a2a      	ldr	r2, [pc, #168]	@ (801212c <HAL_TIM_PWM_Start+0x21c>)
 8012082:	4293      	cmp	r3, r2
 8012084:	d022      	beq.n	80120cc <HAL_TIM_PWM_Start+0x1bc>
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	4a29      	ldr	r2, [pc, #164]	@ (8012130 <HAL_TIM_PWM_Start+0x220>)
 801208c:	4293      	cmp	r3, r2
 801208e:	d01d      	beq.n	80120cc <HAL_TIM_PWM_Start+0x1bc>
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	4a27      	ldr	r2, [pc, #156]	@ (8012134 <HAL_TIM_PWM_Start+0x224>)
 8012096:	4293      	cmp	r3, r2
 8012098:	d018      	beq.n	80120cc <HAL_TIM_PWM_Start+0x1bc>
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	681b      	ldr	r3, [r3, #0]
 801209e:	4a1f      	ldr	r2, [pc, #124]	@ (801211c <HAL_TIM_PWM_Start+0x20c>)
 80120a0:	4293      	cmp	r3, r2
 80120a2:	d013      	beq.n	80120cc <HAL_TIM_PWM_Start+0x1bc>
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	4a23      	ldr	r2, [pc, #140]	@ (8012138 <HAL_TIM_PWM_Start+0x228>)
 80120aa:	4293      	cmp	r3, r2
 80120ac:	d00e      	beq.n	80120cc <HAL_TIM_PWM_Start+0x1bc>
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	4a1b      	ldr	r2, [pc, #108]	@ (8012120 <HAL_TIM_PWM_Start+0x210>)
 80120b4:	4293      	cmp	r3, r2
 80120b6:	d009      	beq.n	80120cc <HAL_TIM_PWM_Start+0x1bc>
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	681b      	ldr	r3, [r3, #0]
 80120bc:	4a1f      	ldr	r2, [pc, #124]	@ (801213c <HAL_TIM_PWM_Start+0x22c>)
 80120be:	4293      	cmp	r3, r2
 80120c0:	d004      	beq.n	80120cc <HAL_TIM_PWM_Start+0x1bc>
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	681b      	ldr	r3, [r3, #0]
 80120c6:	4a1e      	ldr	r2, [pc, #120]	@ (8012140 <HAL_TIM_PWM_Start+0x230>)
 80120c8:	4293      	cmp	r3, r2
 80120ca:	d115      	bne.n	80120f8 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	689a      	ldr	r2, [r3, #8]
 80120d2:	4b1c      	ldr	r3, [pc, #112]	@ (8012144 <HAL_TIM_PWM_Start+0x234>)
 80120d4:	4013      	ands	r3, r2
 80120d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	2b06      	cmp	r3, #6
 80120dc:	d015      	beq.n	801210a <HAL_TIM_PWM_Start+0x1fa>
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80120e4:	d011      	beq.n	801210a <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	681a      	ldr	r2, [r3, #0]
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	f042 0201 	orr.w	r2, r2, #1
 80120f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80120f6:	e008      	b.n	801210a <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	681a      	ldr	r2, [r3, #0]
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	f042 0201 	orr.w	r2, r2, #1
 8012106:	601a      	str	r2, [r3, #0]
 8012108:	e000      	b.n	801210c <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801210a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801210c:	2300      	movs	r3, #0
}
 801210e:	4618      	mov	r0, r3
 8012110:	3710      	adds	r7, #16
 8012112:	46bd      	mov	sp, r7
 8012114:	bd80      	pop	{r7, pc}
 8012116:	bf00      	nop
 8012118:	40010000 	.word	0x40010000
 801211c:	40010400 	.word	0x40010400
 8012120:	40014000 	.word	0x40014000
 8012124:	40014400 	.word	0x40014400
 8012128:	40014800 	.word	0x40014800
 801212c:	40000400 	.word	0x40000400
 8012130:	40000800 	.word	0x40000800
 8012134:	40000c00 	.word	0x40000c00
 8012138:	40001800 	.word	0x40001800
 801213c:	4000e000 	.word	0x4000e000
 8012140:	4000e400 	.word	0x4000e400
 8012144:	00010007 	.word	0x00010007

08012148 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012148:	b580      	push	{r7, lr}
 801214a:	b084      	sub	sp, #16
 801214c:	af00      	add	r7, sp, #0
 801214e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	68db      	ldr	r3, [r3, #12]
 8012156:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	691b      	ldr	r3, [r3, #16]
 801215e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8012160:	68bb      	ldr	r3, [r7, #8]
 8012162:	f003 0302 	and.w	r3, r3, #2
 8012166:	2b00      	cmp	r3, #0
 8012168:	d020      	beq.n	80121ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801216a:	68fb      	ldr	r3, [r7, #12]
 801216c:	f003 0302 	and.w	r3, r3, #2
 8012170:	2b00      	cmp	r3, #0
 8012172:	d01b      	beq.n	80121ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	f06f 0202 	mvn.w	r2, #2
 801217c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	2201      	movs	r2, #1
 8012182:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	699b      	ldr	r3, [r3, #24]
 801218a:	f003 0303 	and.w	r3, r3, #3
 801218e:	2b00      	cmp	r3, #0
 8012190:	d003      	beq.n	801219a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012192:	6878      	ldr	r0, [r7, #4]
 8012194:	f000 faf6 	bl	8012784 <HAL_TIM_IC_CaptureCallback>
 8012198:	e005      	b.n	80121a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801219a:	6878      	ldr	r0, [r7, #4]
 801219c:	f000 fae8 	bl	8012770 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80121a0:	6878      	ldr	r0, [r7, #4]
 80121a2:	f000 faf9 	bl	8012798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	2200      	movs	r2, #0
 80121aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80121ac:	68bb      	ldr	r3, [r7, #8]
 80121ae:	f003 0304 	and.w	r3, r3, #4
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d020      	beq.n	80121f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80121b6:	68fb      	ldr	r3, [r7, #12]
 80121b8:	f003 0304 	and.w	r3, r3, #4
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d01b      	beq.n	80121f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	f06f 0204 	mvn.w	r2, #4
 80121c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	2202      	movs	r2, #2
 80121ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	699b      	ldr	r3, [r3, #24]
 80121d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d003      	beq.n	80121e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80121de:	6878      	ldr	r0, [r7, #4]
 80121e0:	f000 fad0 	bl	8012784 <HAL_TIM_IC_CaptureCallback>
 80121e4:	e005      	b.n	80121f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80121e6:	6878      	ldr	r0, [r7, #4]
 80121e8:	f000 fac2 	bl	8012770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80121ec:	6878      	ldr	r0, [r7, #4]
 80121ee:	f000 fad3 	bl	8012798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	2200      	movs	r2, #0
 80121f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80121f8:	68bb      	ldr	r3, [r7, #8]
 80121fa:	f003 0308 	and.w	r3, r3, #8
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d020      	beq.n	8012244 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	f003 0308 	and.w	r3, r3, #8
 8012208:	2b00      	cmp	r3, #0
 801220a:	d01b      	beq.n	8012244 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	f06f 0208 	mvn.w	r2, #8
 8012214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	2204      	movs	r2, #4
 801221a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	69db      	ldr	r3, [r3, #28]
 8012222:	f003 0303 	and.w	r3, r3, #3
 8012226:	2b00      	cmp	r3, #0
 8012228:	d003      	beq.n	8012232 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801222a:	6878      	ldr	r0, [r7, #4]
 801222c:	f000 faaa 	bl	8012784 <HAL_TIM_IC_CaptureCallback>
 8012230:	e005      	b.n	801223e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012232:	6878      	ldr	r0, [r7, #4]
 8012234:	f000 fa9c 	bl	8012770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012238:	6878      	ldr	r0, [r7, #4]
 801223a:	f000 faad 	bl	8012798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	2200      	movs	r2, #0
 8012242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8012244:	68bb      	ldr	r3, [r7, #8]
 8012246:	f003 0310 	and.w	r3, r3, #16
 801224a:	2b00      	cmp	r3, #0
 801224c:	d020      	beq.n	8012290 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	f003 0310 	and.w	r3, r3, #16
 8012254:	2b00      	cmp	r3, #0
 8012256:	d01b      	beq.n	8012290 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	f06f 0210 	mvn.w	r2, #16
 8012260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	2208      	movs	r2, #8
 8012266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	69db      	ldr	r3, [r3, #28]
 801226e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012272:	2b00      	cmp	r3, #0
 8012274:	d003      	beq.n	801227e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012276:	6878      	ldr	r0, [r7, #4]
 8012278:	f000 fa84 	bl	8012784 <HAL_TIM_IC_CaptureCallback>
 801227c:	e005      	b.n	801228a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801227e:	6878      	ldr	r0, [r7, #4]
 8012280:	f000 fa76 	bl	8012770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012284:	6878      	ldr	r0, [r7, #4]
 8012286:	f000 fa87 	bl	8012798 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	2200      	movs	r2, #0
 801228e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8012290:	68bb      	ldr	r3, [r7, #8]
 8012292:	f003 0301 	and.w	r3, r3, #1
 8012296:	2b00      	cmp	r3, #0
 8012298:	d00c      	beq.n	80122b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	f003 0301 	and.w	r3, r3, #1
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d007      	beq.n	80122b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	f06f 0201 	mvn.w	r2, #1
 80122ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80122ae:	6878      	ldr	r0, [r7, #4]
 80122b0:	f7f0 fe84 	bl	8002fbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80122b4:	68bb      	ldr	r3, [r7, #8]
 80122b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d104      	bne.n	80122c8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80122be:	68bb      	ldr	r3, [r7, #8]
 80122c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d00c      	beq.n	80122e2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d007      	beq.n	80122e2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80122da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80122dc:	6878      	ldr	r0, [r7, #4]
 80122de:	f000 ffe7 	bl	80132b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80122e2:	68bb      	ldr	r3, [r7, #8]
 80122e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d00c      	beq.n	8012306 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d007      	beq.n	8012306 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	681b      	ldr	r3, [r3, #0]
 80122fa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80122fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8012300:	6878      	ldr	r0, [r7, #4]
 8012302:	f000 ffdf 	bl	80132c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8012306:	68bb      	ldr	r3, [r7, #8]
 8012308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801230c:	2b00      	cmp	r3, #0
 801230e:	d00c      	beq.n	801232a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012310:	68fb      	ldr	r3, [r7, #12]
 8012312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012316:	2b00      	cmp	r3, #0
 8012318:	d007      	beq.n	801232a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8012322:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8012324:	6878      	ldr	r0, [r7, #4]
 8012326:	f000 fa41 	bl	80127ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801232a:	68bb      	ldr	r3, [r7, #8]
 801232c:	f003 0320 	and.w	r3, r3, #32
 8012330:	2b00      	cmp	r3, #0
 8012332:	d00c      	beq.n	801234e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	f003 0320 	and.w	r3, r3, #32
 801233a:	2b00      	cmp	r3, #0
 801233c:	d007      	beq.n	801234e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	f06f 0220 	mvn.w	r2, #32
 8012346:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012348:	6878      	ldr	r0, [r7, #4]
 801234a:	f000 ffa7 	bl	801329c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801234e:	bf00      	nop
 8012350:	3710      	adds	r7, #16
 8012352:	46bd      	mov	sp, r7
 8012354:	bd80      	pop	{r7, pc}
	...

08012358 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8012358:	b580      	push	{r7, lr}
 801235a:	b086      	sub	sp, #24
 801235c:	af00      	add	r7, sp, #0
 801235e:	60f8      	str	r0, [r7, #12]
 8012360:	60b9      	str	r1, [r7, #8]
 8012362:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8012364:	2300      	movs	r3, #0
 8012366:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801236e:	2b01      	cmp	r3, #1
 8012370:	d101      	bne.n	8012376 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8012372:	2302      	movs	r3, #2
 8012374:	e0ff      	b.n	8012576 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	2201      	movs	r2, #1
 801237a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	2b14      	cmp	r3, #20
 8012382:	f200 80f0 	bhi.w	8012566 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8012386:	a201      	add	r2, pc, #4	@ (adr r2, 801238c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8012388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801238c:	080123e1 	.word	0x080123e1
 8012390:	08012567 	.word	0x08012567
 8012394:	08012567 	.word	0x08012567
 8012398:	08012567 	.word	0x08012567
 801239c:	08012421 	.word	0x08012421
 80123a0:	08012567 	.word	0x08012567
 80123a4:	08012567 	.word	0x08012567
 80123a8:	08012567 	.word	0x08012567
 80123ac:	08012463 	.word	0x08012463
 80123b0:	08012567 	.word	0x08012567
 80123b4:	08012567 	.word	0x08012567
 80123b8:	08012567 	.word	0x08012567
 80123bc:	080124a3 	.word	0x080124a3
 80123c0:	08012567 	.word	0x08012567
 80123c4:	08012567 	.word	0x08012567
 80123c8:	08012567 	.word	0x08012567
 80123cc:	080124e5 	.word	0x080124e5
 80123d0:	08012567 	.word	0x08012567
 80123d4:	08012567 	.word	0x08012567
 80123d8:	08012567 	.word	0x08012567
 80123dc:	08012525 	.word	0x08012525
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	68b9      	ldr	r1, [r7, #8]
 80123e6:	4618      	mov	r0, r3
 80123e8:	f000 fa96 	bl	8012918 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80123ec:	68fb      	ldr	r3, [r7, #12]
 80123ee:	681b      	ldr	r3, [r3, #0]
 80123f0:	699a      	ldr	r2, [r3, #24]
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	f042 0208 	orr.w	r2, r2, #8
 80123fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80123fc:	68fb      	ldr	r3, [r7, #12]
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	699a      	ldr	r2, [r3, #24]
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	f022 0204 	bic.w	r2, r2, #4
 801240a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	6999      	ldr	r1, [r3, #24]
 8012412:	68bb      	ldr	r3, [r7, #8]
 8012414:	691a      	ldr	r2, [r3, #16]
 8012416:	68fb      	ldr	r3, [r7, #12]
 8012418:	681b      	ldr	r3, [r3, #0]
 801241a:	430a      	orrs	r2, r1
 801241c:	619a      	str	r2, [r3, #24]
      break;
 801241e:	e0a5      	b.n	801256c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012420:	68fb      	ldr	r3, [r7, #12]
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	68b9      	ldr	r1, [r7, #8]
 8012426:	4618      	mov	r0, r3
 8012428:	f000 fb06 	bl	8012a38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801242c:	68fb      	ldr	r3, [r7, #12]
 801242e:	681b      	ldr	r3, [r3, #0]
 8012430:	699a      	ldr	r2, [r3, #24]
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801243a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	699a      	ldr	r2, [r3, #24]
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801244a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	6999      	ldr	r1, [r3, #24]
 8012452:	68bb      	ldr	r3, [r7, #8]
 8012454:	691b      	ldr	r3, [r3, #16]
 8012456:	021a      	lsls	r2, r3, #8
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	430a      	orrs	r2, r1
 801245e:	619a      	str	r2, [r3, #24]
      break;
 8012460:	e084      	b.n	801256c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8012462:	68fb      	ldr	r3, [r7, #12]
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	68b9      	ldr	r1, [r7, #8]
 8012468:	4618      	mov	r0, r3
 801246a:	f000 fb6f 	bl	8012b4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801246e:	68fb      	ldr	r3, [r7, #12]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	69da      	ldr	r2, [r3, #28]
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	f042 0208 	orr.w	r2, r2, #8
 801247c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	69da      	ldr	r2, [r3, #28]
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	f022 0204 	bic.w	r2, r2, #4
 801248c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801248e:	68fb      	ldr	r3, [r7, #12]
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	69d9      	ldr	r1, [r3, #28]
 8012494:	68bb      	ldr	r3, [r7, #8]
 8012496:	691a      	ldr	r2, [r3, #16]
 8012498:	68fb      	ldr	r3, [r7, #12]
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	430a      	orrs	r2, r1
 801249e:	61da      	str	r2, [r3, #28]
      break;
 80124a0:	e064      	b.n	801256c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80124a2:	68fb      	ldr	r3, [r7, #12]
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	68b9      	ldr	r1, [r7, #8]
 80124a8:	4618      	mov	r0, r3
 80124aa:	f000 fbd7 	bl	8012c5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80124ae:	68fb      	ldr	r3, [r7, #12]
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	69da      	ldr	r2, [r3, #28]
 80124b4:	68fb      	ldr	r3, [r7, #12]
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80124bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80124be:	68fb      	ldr	r3, [r7, #12]
 80124c0:	681b      	ldr	r3, [r3, #0]
 80124c2:	69da      	ldr	r2, [r3, #28]
 80124c4:	68fb      	ldr	r3, [r7, #12]
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80124cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	681b      	ldr	r3, [r3, #0]
 80124d2:	69d9      	ldr	r1, [r3, #28]
 80124d4:	68bb      	ldr	r3, [r7, #8]
 80124d6:	691b      	ldr	r3, [r3, #16]
 80124d8:	021a      	lsls	r2, r3, #8
 80124da:	68fb      	ldr	r3, [r7, #12]
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	430a      	orrs	r2, r1
 80124e0:	61da      	str	r2, [r3, #28]
      break;
 80124e2:	e043      	b.n	801256c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	68b9      	ldr	r1, [r7, #8]
 80124ea:	4618      	mov	r0, r3
 80124ec:	f000 fc20 	bl	8012d30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80124f6:	68fb      	ldr	r3, [r7, #12]
 80124f8:	681b      	ldr	r3, [r3, #0]
 80124fa:	f042 0208 	orr.w	r2, r2, #8
 80124fe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	f022 0204 	bic.w	r2, r2, #4
 801250e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8012516:	68bb      	ldr	r3, [r7, #8]
 8012518:	691a      	ldr	r2, [r3, #16]
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	430a      	orrs	r2, r1
 8012520:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8012522:	e023      	b.n	801256c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	68b9      	ldr	r1, [r7, #8]
 801252a:	4618      	mov	r0, r3
 801252c:	f000 fc64 	bl	8012df8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	681b      	ldr	r3, [r3, #0]
 8012534:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801253e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8012540:	68fb      	ldr	r3, [r7, #12]
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801254e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8012556:	68bb      	ldr	r3, [r7, #8]
 8012558:	691b      	ldr	r3, [r3, #16]
 801255a:	021a      	lsls	r2, r3, #8
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	430a      	orrs	r2, r1
 8012562:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8012564:	e002      	b.n	801256c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8012566:	2301      	movs	r3, #1
 8012568:	75fb      	strb	r3, [r7, #23]
      break;
 801256a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	2200      	movs	r2, #0
 8012570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8012574:	7dfb      	ldrb	r3, [r7, #23]
}
 8012576:	4618      	mov	r0, r3
 8012578:	3718      	adds	r7, #24
 801257a:	46bd      	mov	sp, r7
 801257c:	bd80      	pop	{r7, pc}
 801257e:	bf00      	nop

08012580 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012580:	b580      	push	{r7, lr}
 8012582:	b084      	sub	sp, #16
 8012584:	af00      	add	r7, sp, #0
 8012586:	6078      	str	r0, [r7, #4]
 8012588:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801258a:	2300      	movs	r3, #0
 801258c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012594:	2b01      	cmp	r3, #1
 8012596:	d101      	bne.n	801259c <HAL_TIM_ConfigClockSource+0x1c>
 8012598:	2302      	movs	r3, #2
 801259a:	e0dc      	b.n	8012756 <HAL_TIM_ConfigClockSource+0x1d6>
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	2201      	movs	r2, #1
 80125a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	2202      	movs	r2, #2
 80125a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	689b      	ldr	r3, [r3, #8]
 80125b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80125b4:	68ba      	ldr	r2, [r7, #8]
 80125b6:	4b6a      	ldr	r3, [pc, #424]	@ (8012760 <HAL_TIM_ConfigClockSource+0x1e0>)
 80125b8:	4013      	ands	r3, r2
 80125ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80125bc:	68bb      	ldr	r3, [r7, #8]
 80125be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80125c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	68ba      	ldr	r2, [r7, #8]
 80125ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80125cc:	683b      	ldr	r3, [r7, #0]
 80125ce:	681b      	ldr	r3, [r3, #0]
 80125d0:	4a64      	ldr	r2, [pc, #400]	@ (8012764 <HAL_TIM_ConfigClockSource+0x1e4>)
 80125d2:	4293      	cmp	r3, r2
 80125d4:	f000 80a9 	beq.w	801272a <HAL_TIM_ConfigClockSource+0x1aa>
 80125d8:	4a62      	ldr	r2, [pc, #392]	@ (8012764 <HAL_TIM_ConfigClockSource+0x1e4>)
 80125da:	4293      	cmp	r3, r2
 80125dc:	f200 80ae 	bhi.w	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 80125e0:	4a61      	ldr	r2, [pc, #388]	@ (8012768 <HAL_TIM_ConfigClockSource+0x1e8>)
 80125e2:	4293      	cmp	r3, r2
 80125e4:	f000 80a1 	beq.w	801272a <HAL_TIM_ConfigClockSource+0x1aa>
 80125e8:	4a5f      	ldr	r2, [pc, #380]	@ (8012768 <HAL_TIM_ConfigClockSource+0x1e8>)
 80125ea:	4293      	cmp	r3, r2
 80125ec:	f200 80a6 	bhi.w	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 80125f0:	4a5e      	ldr	r2, [pc, #376]	@ (801276c <HAL_TIM_ConfigClockSource+0x1ec>)
 80125f2:	4293      	cmp	r3, r2
 80125f4:	f000 8099 	beq.w	801272a <HAL_TIM_ConfigClockSource+0x1aa>
 80125f8:	4a5c      	ldr	r2, [pc, #368]	@ (801276c <HAL_TIM_ConfigClockSource+0x1ec>)
 80125fa:	4293      	cmp	r3, r2
 80125fc:	f200 809e 	bhi.w	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 8012600:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012604:	f000 8091 	beq.w	801272a <HAL_TIM_ConfigClockSource+0x1aa>
 8012608:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801260c:	f200 8096 	bhi.w	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 8012610:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012614:	f000 8089 	beq.w	801272a <HAL_TIM_ConfigClockSource+0x1aa>
 8012618:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801261c:	f200 808e 	bhi.w	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 8012620:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012624:	d03e      	beq.n	80126a4 <HAL_TIM_ConfigClockSource+0x124>
 8012626:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801262a:	f200 8087 	bhi.w	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 801262e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012632:	f000 8086 	beq.w	8012742 <HAL_TIM_ConfigClockSource+0x1c2>
 8012636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801263a:	d87f      	bhi.n	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 801263c:	2b70      	cmp	r3, #112	@ 0x70
 801263e:	d01a      	beq.n	8012676 <HAL_TIM_ConfigClockSource+0xf6>
 8012640:	2b70      	cmp	r3, #112	@ 0x70
 8012642:	d87b      	bhi.n	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 8012644:	2b60      	cmp	r3, #96	@ 0x60
 8012646:	d050      	beq.n	80126ea <HAL_TIM_ConfigClockSource+0x16a>
 8012648:	2b60      	cmp	r3, #96	@ 0x60
 801264a:	d877      	bhi.n	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 801264c:	2b50      	cmp	r3, #80	@ 0x50
 801264e:	d03c      	beq.n	80126ca <HAL_TIM_ConfigClockSource+0x14a>
 8012650:	2b50      	cmp	r3, #80	@ 0x50
 8012652:	d873      	bhi.n	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 8012654:	2b40      	cmp	r3, #64	@ 0x40
 8012656:	d058      	beq.n	801270a <HAL_TIM_ConfigClockSource+0x18a>
 8012658:	2b40      	cmp	r3, #64	@ 0x40
 801265a:	d86f      	bhi.n	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 801265c:	2b30      	cmp	r3, #48	@ 0x30
 801265e:	d064      	beq.n	801272a <HAL_TIM_ConfigClockSource+0x1aa>
 8012660:	2b30      	cmp	r3, #48	@ 0x30
 8012662:	d86b      	bhi.n	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 8012664:	2b20      	cmp	r3, #32
 8012666:	d060      	beq.n	801272a <HAL_TIM_ConfigClockSource+0x1aa>
 8012668:	2b20      	cmp	r3, #32
 801266a:	d867      	bhi.n	801273c <HAL_TIM_ConfigClockSource+0x1bc>
 801266c:	2b00      	cmp	r3, #0
 801266e:	d05c      	beq.n	801272a <HAL_TIM_ConfigClockSource+0x1aa>
 8012670:	2b10      	cmp	r3, #16
 8012672:	d05a      	beq.n	801272a <HAL_TIM_ConfigClockSource+0x1aa>
 8012674:	e062      	b.n	801273c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801267a:	683b      	ldr	r3, [r7, #0]
 801267c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801267e:	683b      	ldr	r3, [r7, #0]
 8012680:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012682:	683b      	ldr	r3, [r7, #0]
 8012684:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012686:	f000 fc9b 	bl	8012fc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	689b      	ldr	r3, [r3, #8]
 8012690:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012692:	68bb      	ldr	r3, [r7, #8]
 8012694:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8012698:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	68ba      	ldr	r2, [r7, #8]
 80126a0:	609a      	str	r2, [r3, #8]
      break;
 80126a2:	e04f      	b.n	8012744 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80126a8:	683b      	ldr	r3, [r7, #0]
 80126aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80126ac:	683b      	ldr	r3, [r7, #0]
 80126ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80126b0:	683b      	ldr	r3, [r7, #0]
 80126b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80126b4:	f000 fc84 	bl	8012fc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	689a      	ldr	r2, [r3, #8]
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80126c6:	609a      	str	r2, [r3, #8]
      break;
 80126c8:	e03c      	b.n	8012744 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80126ce:	683b      	ldr	r3, [r7, #0]
 80126d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80126d2:	683b      	ldr	r3, [r7, #0]
 80126d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80126d6:	461a      	mov	r2, r3
 80126d8:	f000 fbf4 	bl	8012ec4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	2150      	movs	r1, #80	@ 0x50
 80126e2:	4618      	mov	r0, r3
 80126e4:	f000 fc4e 	bl	8012f84 <TIM_ITRx_SetConfig>
      break;
 80126e8:	e02c      	b.n	8012744 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80126ee:	683b      	ldr	r3, [r7, #0]
 80126f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80126f2:	683b      	ldr	r3, [r7, #0]
 80126f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80126f6:	461a      	mov	r2, r3
 80126f8:	f000 fc13 	bl	8012f22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	2160      	movs	r1, #96	@ 0x60
 8012702:	4618      	mov	r0, r3
 8012704:	f000 fc3e 	bl	8012f84 <TIM_ITRx_SetConfig>
      break;
 8012708:	e01c      	b.n	8012744 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801270e:	683b      	ldr	r3, [r7, #0]
 8012710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8012712:	683b      	ldr	r3, [r7, #0]
 8012714:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012716:	461a      	mov	r2, r3
 8012718:	f000 fbd4 	bl	8012ec4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	2140      	movs	r1, #64	@ 0x40
 8012722:	4618      	mov	r0, r3
 8012724:	f000 fc2e 	bl	8012f84 <TIM_ITRx_SetConfig>
      break;
 8012728:	e00c      	b.n	8012744 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	681a      	ldr	r2, [r3, #0]
 801272e:	683b      	ldr	r3, [r7, #0]
 8012730:	681b      	ldr	r3, [r3, #0]
 8012732:	4619      	mov	r1, r3
 8012734:	4610      	mov	r0, r2
 8012736:	f000 fc25 	bl	8012f84 <TIM_ITRx_SetConfig>
      break;
 801273a:	e003      	b.n	8012744 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 801273c:	2301      	movs	r3, #1
 801273e:	73fb      	strb	r3, [r7, #15]
      break;
 8012740:	e000      	b.n	8012744 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8012742:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	2201      	movs	r2, #1
 8012748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	2200      	movs	r2, #0
 8012750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8012754:	7bfb      	ldrb	r3, [r7, #15]
}
 8012756:	4618      	mov	r0, r3
 8012758:	3710      	adds	r7, #16
 801275a:	46bd      	mov	sp, r7
 801275c:	bd80      	pop	{r7, pc}
 801275e:	bf00      	nop
 8012760:	ffceff88 	.word	0xffceff88
 8012764:	00100040 	.word	0x00100040
 8012768:	00100030 	.word	0x00100030
 801276c:	00100020 	.word	0x00100020

08012770 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012770:	b480      	push	{r7}
 8012772:	b083      	sub	sp, #12
 8012774:	af00      	add	r7, sp, #0
 8012776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012778:	bf00      	nop
 801277a:	370c      	adds	r7, #12
 801277c:	46bd      	mov	sp, r7
 801277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012782:	4770      	bx	lr

08012784 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012784:	b480      	push	{r7}
 8012786:	b083      	sub	sp, #12
 8012788:	af00      	add	r7, sp, #0
 801278a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801278c:	bf00      	nop
 801278e:	370c      	adds	r7, #12
 8012790:	46bd      	mov	sp, r7
 8012792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012796:	4770      	bx	lr

08012798 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012798:	b480      	push	{r7}
 801279a:	b083      	sub	sp, #12
 801279c:	af00      	add	r7, sp, #0
 801279e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80127a0:	bf00      	nop
 80127a2:	370c      	adds	r7, #12
 80127a4:	46bd      	mov	sp, r7
 80127a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127aa:	4770      	bx	lr

080127ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80127ac:	b480      	push	{r7}
 80127ae:	b083      	sub	sp, #12
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80127b4:	bf00      	nop
 80127b6:	370c      	adds	r7, #12
 80127b8:	46bd      	mov	sp, r7
 80127ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127be:	4770      	bx	lr

080127c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80127c0:	b480      	push	{r7}
 80127c2:	b085      	sub	sp, #20
 80127c4:	af00      	add	r7, sp, #0
 80127c6:	6078      	str	r0, [r7, #4]
 80127c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	4a47      	ldr	r2, [pc, #284]	@ (80128f0 <TIM_Base_SetConfig+0x130>)
 80127d4:	4293      	cmp	r3, r2
 80127d6:	d013      	beq.n	8012800 <TIM_Base_SetConfig+0x40>
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80127de:	d00f      	beq.n	8012800 <TIM_Base_SetConfig+0x40>
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	4a44      	ldr	r2, [pc, #272]	@ (80128f4 <TIM_Base_SetConfig+0x134>)
 80127e4:	4293      	cmp	r3, r2
 80127e6:	d00b      	beq.n	8012800 <TIM_Base_SetConfig+0x40>
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	4a43      	ldr	r2, [pc, #268]	@ (80128f8 <TIM_Base_SetConfig+0x138>)
 80127ec:	4293      	cmp	r3, r2
 80127ee:	d007      	beq.n	8012800 <TIM_Base_SetConfig+0x40>
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	4a42      	ldr	r2, [pc, #264]	@ (80128fc <TIM_Base_SetConfig+0x13c>)
 80127f4:	4293      	cmp	r3, r2
 80127f6:	d003      	beq.n	8012800 <TIM_Base_SetConfig+0x40>
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	4a41      	ldr	r2, [pc, #260]	@ (8012900 <TIM_Base_SetConfig+0x140>)
 80127fc:	4293      	cmp	r3, r2
 80127fe:	d108      	bne.n	8012812 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012808:	683b      	ldr	r3, [r7, #0]
 801280a:	685b      	ldr	r3, [r3, #4]
 801280c:	68fa      	ldr	r2, [r7, #12]
 801280e:	4313      	orrs	r3, r2
 8012810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	4a36      	ldr	r2, [pc, #216]	@ (80128f0 <TIM_Base_SetConfig+0x130>)
 8012816:	4293      	cmp	r3, r2
 8012818:	d027      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012820:	d023      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	4a33      	ldr	r2, [pc, #204]	@ (80128f4 <TIM_Base_SetConfig+0x134>)
 8012826:	4293      	cmp	r3, r2
 8012828:	d01f      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	4a32      	ldr	r2, [pc, #200]	@ (80128f8 <TIM_Base_SetConfig+0x138>)
 801282e:	4293      	cmp	r3, r2
 8012830:	d01b      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	4a31      	ldr	r2, [pc, #196]	@ (80128fc <TIM_Base_SetConfig+0x13c>)
 8012836:	4293      	cmp	r3, r2
 8012838:	d017      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	4a30      	ldr	r2, [pc, #192]	@ (8012900 <TIM_Base_SetConfig+0x140>)
 801283e:	4293      	cmp	r3, r2
 8012840:	d013      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	4a2f      	ldr	r2, [pc, #188]	@ (8012904 <TIM_Base_SetConfig+0x144>)
 8012846:	4293      	cmp	r3, r2
 8012848:	d00f      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 801284a:	687b      	ldr	r3, [r7, #4]
 801284c:	4a2e      	ldr	r2, [pc, #184]	@ (8012908 <TIM_Base_SetConfig+0x148>)
 801284e:	4293      	cmp	r3, r2
 8012850:	d00b      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	4a2d      	ldr	r2, [pc, #180]	@ (801290c <TIM_Base_SetConfig+0x14c>)
 8012856:	4293      	cmp	r3, r2
 8012858:	d007      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	4a2c      	ldr	r2, [pc, #176]	@ (8012910 <TIM_Base_SetConfig+0x150>)
 801285e:	4293      	cmp	r3, r2
 8012860:	d003      	beq.n	801286a <TIM_Base_SetConfig+0xaa>
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	4a2b      	ldr	r2, [pc, #172]	@ (8012914 <TIM_Base_SetConfig+0x154>)
 8012866:	4293      	cmp	r3, r2
 8012868:	d108      	bne.n	801287c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801286a:	68fb      	ldr	r3, [r7, #12]
 801286c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012870:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012872:	683b      	ldr	r3, [r7, #0]
 8012874:	68db      	ldr	r3, [r3, #12]
 8012876:	68fa      	ldr	r2, [r7, #12]
 8012878:	4313      	orrs	r3, r2
 801287a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012882:	683b      	ldr	r3, [r7, #0]
 8012884:	695b      	ldr	r3, [r3, #20]
 8012886:	4313      	orrs	r3, r2
 8012888:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801288a:	683b      	ldr	r3, [r7, #0]
 801288c:	689a      	ldr	r2, [r3, #8]
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012892:	683b      	ldr	r3, [r7, #0]
 8012894:	681a      	ldr	r2, [r3, #0]
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	4a14      	ldr	r2, [pc, #80]	@ (80128f0 <TIM_Base_SetConfig+0x130>)
 801289e:	4293      	cmp	r3, r2
 80128a0:	d00f      	beq.n	80128c2 <TIM_Base_SetConfig+0x102>
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	4a16      	ldr	r2, [pc, #88]	@ (8012900 <TIM_Base_SetConfig+0x140>)
 80128a6:	4293      	cmp	r3, r2
 80128a8:	d00b      	beq.n	80128c2 <TIM_Base_SetConfig+0x102>
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	4a15      	ldr	r2, [pc, #84]	@ (8012904 <TIM_Base_SetConfig+0x144>)
 80128ae:	4293      	cmp	r3, r2
 80128b0:	d007      	beq.n	80128c2 <TIM_Base_SetConfig+0x102>
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	4a14      	ldr	r2, [pc, #80]	@ (8012908 <TIM_Base_SetConfig+0x148>)
 80128b6:	4293      	cmp	r3, r2
 80128b8:	d003      	beq.n	80128c2 <TIM_Base_SetConfig+0x102>
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	4a13      	ldr	r2, [pc, #76]	@ (801290c <TIM_Base_SetConfig+0x14c>)
 80128be:	4293      	cmp	r3, r2
 80128c0:	d103      	bne.n	80128ca <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80128c2:	683b      	ldr	r3, [r7, #0]
 80128c4:	691a      	ldr	r2, [r3, #16]
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	f043 0204 	orr.w	r2, r3, #4
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	2201      	movs	r2, #1
 80128da:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	68fa      	ldr	r2, [r7, #12]
 80128e0:	601a      	str	r2, [r3, #0]
}
 80128e2:	bf00      	nop
 80128e4:	3714      	adds	r7, #20
 80128e6:	46bd      	mov	sp, r7
 80128e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ec:	4770      	bx	lr
 80128ee:	bf00      	nop
 80128f0:	40010000 	.word	0x40010000
 80128f4:	40000400 	.word	0x40000400
 80128f8:	40000800 	.word	0x40000800
 80128fc:	40000c00 	.word	0x40000c00
 8012900:	40010400 	.word	0x40010400
 8012904:	40014000 	.word	0x40014000
 8012908:	40014400 	.word	0x40014400
 801290c:	40014800 	.word	0x40014800
 8012910:	4000e000 	.word	0x4000e000
 8012914:	4000e400 	.word	0x4000e400

08012918 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012918:	b480      	push	{r7}
 801291a:	b087      	sub	sp, #28
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
 8012920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	6a1b      	ldr	r3, [r3, #32]
 8012926:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	6a1b      	ldr	r3, [r3, #32]
 801292c:	f023 0201 	bic.w	r2, r3, #1
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	685b      	ldr	r3, [r3, #4]
 8012938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	699b      	ldr	r3, [r3, #24]
 801293e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012940:	68fa      	ldr	r2, [r7, #12]
 8012942:	4b37      	ldr	r3, [pc, #220]	@ (8012a20 <TIM_OC1_SetConfig+0x108>)
 8012944:	4013      	ands	r3, r2
 8012946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	f023 0303 	bic.w	r3, r3, #3
 801294e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012950:	683b      	ldr	r3, [r7, #0]
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	68fa      	ldr	r2, [r7, #12]
 8012956:	4313      	orrs	r3, r2
 8012958:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801295a:	697b      	ldr	r3, [r7, #20]
 801295c:	f023 0302 	bic.w	r3, r3, #2
 8012960:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012962:	683b      	ldr	r3, [r7, #0]
 8012964:	689b      	ldr	r3, [r3, #8]
 8012966:	697a      	ldr	r2, [r7, #20]
 8012968:	4313      	orrs	r3, r2
 801296a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	4a2d      	ldr	r2, [pc, #180]	@ (8012a24 <TIM_OC1_SetConfig+0x10c>)
 8012970:	4293      	cmp	r3, r2
 8012972:	d00f      	beq.n	8012994 <TIM_OC1_SetConfig+0x7c>
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	4a2c      	ldr	r2, [pc, #176]	@ (8012a28 <TIM_OC1_SetConfig+0x110>)
 8012978:	4293      	cmp	r3, r2
 801297a:	d00b      	beq.n	8012994 <TIM_OC1_SetConfig+0x7c>
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	4a2b      	ldr	r2, [pc, #172]	@ (8012a2c <TIM_OC1_SetConfig+0x114>)
 8012980:	4293      	cmp	r3, r2
 8012982:	d007      	beq.n	8012994 <TIM_OC1_SetConfig+0x7c>
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	4a2a      	ldr	r2, [pc, #168]	@ (8012a30 <TIM_OC1_SetConfig+0x118>)
 8012988:	4293      	cmp	r3, r2
 801298a:	d003      	beq.n	8012994 <TIM_OC1_SetConfig+0x7c>
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	4a29      	ldr	r2, [pc, #164]	@ (8012a34 <TIM_OC1_SetConfig+0x11c>)
 8012990:	4293      	cmp	r3, r2
 8012992:	d10c      	bne.n	80129ae <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012994:	697b      	ldr	r3, [r7, #20]
 8012996:	f023 0308 	bic.w	r3, r3, #8
 801299a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801299c:	683b      	ldr	r3, [r7, #0]
 801299e:	68db      	ldr	r3, [r3, #12]
 80129a0:	697a      	ldr	r2, [r7, #20]
 80129a2:	4313      	orrs	r3, r2
 80129a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80129a6:	697b      	ldr	r3, [r7, #20]
 80129a8:	f023 0304 	bic.w	r3, r3, #4
 80129ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	4a1c      	ldr	r2, [pc, #112]	@ (8012a24 <TIM_OC1_SetConfig+0x10c>)
 80129b2:	4293      	cmp	r3, r2
 80129b4:	d00f      	beq.n	80129d6 <TIM_OC1_SetConfig+0xbe>
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	4a1b      	ldr	r2, [pc, #108]	@ (8012a28 <TIM_OC1_SetConfig+0x110>)
 80129ba:	4293      	cmp	r3, r2
 80129bc:	d00b      	beq.n	80129d6 <TIM_OC1_SetConfig+0xbe>
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	4a1a      	ldr	r2, [pc, #104]	@ (8012a2c <TIM_OC1_SetConfig+0x114>)
 80129c2:	4293      	cmp	r3, r2
 80129c4:	d007      	beq.n	80129d6 <TIM_OC1_SetConfig+0xbe>
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	4a19      	ldr	r2, [pc, #100]	@ (8012a30 <TIM_OC1_SetConfig+0x118>)
 80129ca:	4293      	cmp	r3, r2
 80129cc:	d003      	beq.n	80129d6 <TIM_OC1_SetConfig+0xbe>
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	4a18      	ldr	r2, [pc, #96]	@ (8012a34 <TIM_OC1_SetConfig+0x11c>)
 80129d2:	4293      	cmp	r3, r2
 80129d4:	d111      	bne.n	80129fa <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80129d6:	693b      	ldr	r3, [r7, #16]
 80129d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80129dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80129de:	693b      	ldr	r3, [r7, #16]
 80129e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80129e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80129e6:	683b      	ldr	r3, [r7, #0]
 80129e8:	695b      	ldr	r3, [r3, #20]
 80129ea:	693a      	ldr	r2, [r7, #16]
 80129ec:	4313      	orrs	r3, r2
 80129ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80129f0:	683b      	ldr	r3, [r7, #0]
 80129f2:	699b      	ldr	r3, [r3, #24]
 80129f4:	693a      	ldr	r2, [r7, #16]
 80129f6:	4313      	orrs	r3, r2
 80129f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	693a      	ldr	r2, [r7, #16]
 80129fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	68fa      	ldr	r2, [r7, #12]
 8012a04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012a06:	683b      	ldr	r3, [r7, #0]
 8012a08:	685a      	ldr	r2, [r3, #4]
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	697a      	ldr	r2, [r7, #20]
 8012a12:	621a      	str	r2, [r3, #32]
}
 8012a14:	bf00      	nop
 8012a16:	371c      	adds	r7, #28
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1e:	4770      	bx	lr
 8012a20:	fffeff8f 	.word	0xfffeff8f
 8012a24:	40010000 	.word	0x40010000
 8012a28:	40010400 	.word	0x40010400
 8012a2c:	40014000 	.word	0x40014000
 8012a30:	40014400 	.word	0x40014400
 8012a34:	40014800 	.word	0x40014800

08012a38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012a38:	b480      	push	{r7}
 8012a3a:	b087      	sub	sp, #28
 8012a3c:	af00      	add	r7, sp, #0
 8012a3e:	6078      	str	r0, [r7, #4]
 8012a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	6a1b      	ldr	r3, [r3, #32]
 8012a46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	6a1b      	ldr	r3, [r3, #32]
 8012a4c:	f023 0210 	bic.w	r2, r3, #16
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	685b      	ldr	r3, [r3, #4]
 8012a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	699b      	ldr	r3, [r3, #24]
 8012a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012a60:	68fa      	ldr	r2, [r7, #12]
 8012a62:	4b34      	ldr	r3, [pc, #208]	@ (8012b34 <TIM_OC2_SetConfig+0xfc>)
 8012a64:	4013      	ands	r3, r2
 8012a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012a70:	683b      	ldr	r3, [r7, #0]
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	021b      	lsls	r3, r3, #8
 8012a76:	68fa      	ldr	r2, [r7, #12]
 8012a78:	4313      	orrs	r3, r2
 8012a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012a7c:	697b      	ldr	r3, [r7, #20]
 8012a7e:	f023 0320 	bic.w	r3, r3, #32
 8012a82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012a84:	683b      	ldr	r3, [r7, #0]
 8012a86:	689b      	ldr	r3, [r3, #8]
 8012a88:	011b      	lsls	r3, r3, #4
 8012a8a:	697a      	ldr	r2, [r7, #20]
 8012a8c:	4313      	orrs	r3, r2
 8012a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	4a29      	ldr	r2, [pc, #164]	@ (8012b38 <TIM_OC2_SetConfig+0x100>)
 8012a94:	4293      	cmp	r3, r2
 8012a96:	d003      	beq.n	8012aa0 <TIM_OC2_SetConfig+0x68>
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	4a28      	ldr	r2, [pc, #160]	@ (8012b3c <TIM_OC2_SetConfig+0x104>)
 8012a9c:	4293      	cmp	r3, r2
 8012a9e:	d10d      	bne.n	8012abc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012aa0:	697b      	ldr	r3, [r7, #20]
 8012aa2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012aa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012aa8:	683b      	ldr	r3, [r7, #0]
 8012aaa:	68db      	ldr	r3, [r3, #12]
 8012aac:	011b      	lsls	r3, r3, #4
 8012aae:	697a      	ldr	r2, [r7, #20]
 8012ab0:	4313      	orrs	r3, r2
 8012ab2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012ab4:	697b      	ldr	r3, [r7, #20]
 8012ab6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012aba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	4a1e      	ldr	r2, [pc, #120]	@ (8012b38 <TIM_OC2_SetConfig+0x100>)
 8012ac0:	4293      	cmp	r3, r2
 8012ac2:	d00f      	beq.n	8012ae4 <TIM_OC2_SetConfig+0xac>
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	4a1d      	ldr	r2, [pc, #116]	@ (8012b3c <TIM_OC2_SetConfig+0x104>)
 8012ac8:	4293      	cmp	r3, r2
 8012aca:	d00b      	beq.n	8012ae4 <TIM_OC2_SetConfig+0xac>
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	4a1c      	ldr	r2, [pc, #112]	@ (8012b40 <TIM_OC2_SetConfig+0x108>)
 8012ad0:	4293      	cmp	r3, r2
 8012ad2:	d007      	beq.n	8012ae4 <TIM_OC2_SetConfig+0xac>
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	4a1b      	ldr	r2, [pc, #108]	@ (8012b44 <TIM_OC2_SetConfig+0x10c>)
 8012ad8:	4293      	cmp	r3, r2
 8012ada:	d003      	beq.n	8012ae4 <TIM_OC2_SetConfig+0xac>
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	4a1a      	ldr	r2, [pc, #104]	@ (8012b48 <TIM_OC2_SetConfig+0x110>)
 8012ae0:	4293      	cmp	r3, r2
 8012ae2:	d113      	bne.n	8012b0c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012ae4:	693b      	ldr	r3, [r7, #16]
 8012ae6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012aea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012aec:	693b      	ldr	r3, [r7, #16]
 8012aee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012af2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012af4:	683b      	ldr	r3, [r7, #0]
 8012af6:	695b      	ldr	r3, [r3, #20]
 8012af8:	009b      	lsls	r3, r3, #2
 8012afa:	693a      	ldr	r2, [r7, #16]
 8012afc:	4313      	orrs	r3, r2
 8012afe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012b00:	683b      	ldr	r3, [r7, #0]
 8012b02:	699b      	ldr	r3, [r3, #24]
 8012b04:	009b      	lsls	r3, r3, #2
 8012b06:	693a      	ldr	r2, [r7, #16]
 8012b08:	4313      	orrs	r3, r2
 8012b0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	693a      	ldr	r2, [r7, #16]
 8012b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	68fa      	ldr	r2, [r7, #12]
 8012b16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012b18:	683b      	ldr	r3, [r7, #0]
 8012b1a:	685a      	ldr	r2, [r3, #4]
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	697a      	ldr	r2, [r7, #20]
 8012b24:	621a      	str	r2, [r3, #32]
}
 8012b26:	bf00      	nop
 8012b28:	371c      	adds	r7, #28
 8012b2a:	46bd      	mov	sp, r7
 8012b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b30:	4770      	bx	lr
 8012b32:	bf00      	nop
 8012b34:	feff8fff 	.word	0xfeff8fff
 8012b38:	40010000 	.word	0x40010000
 8012b3c:	40010400 	.word	0x40010400
 8012b40:	40014000 	.word	0x40014000
 8012b44:	40014400 	.word	0x40014400
 8012b48:	40014800 	.word	0x40014800

08012b4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012b4c:	b480      	push	{r7}
 8012b4e:	b087      	sub	sp, #28
 8012b50:	af00      	add	r7, sp, #0
 8012b52:	6078      	str	r0, [r7, #4]
 8012b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	6a1b      	ldr	r3, [r3, #32]
 8012b5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	6a1b      	ldr	r3, [r3, #32]
 8012b60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	685b      	ldr	r3, [r3, #4]
 8012b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	69db      	ldr	r3, [r3, #28]
 8012b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012b74:	68fa      	ldr	r2, [r7, #12]
 8012b76:	4b33      	ldr	r3, [pc, #204]	@ (8012c44 <TIM_OC3_SetConfig+0xf8>)
 8012b78:	4013      	ands	r3, r2
 8012b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012b7c:	68fb      	ldr	r3, [r7, #12]
 8012b7e:	f023 0303 	bic.w	r3, r3, #3
 8012b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012b84:	683b      	ldr	r3, [r7, #0]
 8012b86:	681b      	ldr	r3, [r3, #0]
 8012b88:	68fa      	ldr	r2, [r7, #12]
 8012b8a:	4313      	orrs	r3, r2
 8012b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012b8e:	697b      	ldr	r3, [r7, #20]
 8012b90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012b96:	683b      	ldr	r3, [r7, #0]
 8012b98:	689b      	ldr	r3, [r3, #8]
 8012b9a:	021b      	lsls	r3, r3, #8
 8012b9c:	697a      	ldr	r2, [r7, #20]
 8012b9e:	4313      	orrs	r3, r2
 8012ba0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	4a28      	ldr	r2, [pc, #160]	@ (8012c48 <TIM_OC3_SetConfig+0xfc>)
 8012ba6:	4293      	cmp	r3, r2
 8012ba8:	d003      	beq.n	8012bb2 <TIM_OC3_SetConfig+0x66>
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	4a27      	ldr	r2, [pc, #156]	@ (8012c4c <TIM_OC3_SetConfig+0x100>)
 8012bae:	4293      	cmp	r3, r2
 8012bb0:	d10d      	bne.n	8012bce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012bb2:	697b      	ldr	r3, [r7, #20]
 8012bb4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012bb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012bba:	683b      	ldr	r3, [r7, #0]
 8012bbc:	68db      	ldr	r3, [r3, #12]
 8012bbe:	021b      	lsls	r3, r3, #8
 8012bc0:	697a      	ldr	r2, [r7, #20]
 8012bc2:	4313      	orrs	r3, r2
 8012bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012bc6:	697b      	ldr	r3, [r7, #20]
 8012bc8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8012c48 <TIM_OC3_SetConfig+0xfc>)
 8012bd2:	4293      	cmp	r3, r2
 8012bd4:	d00f      	beq.n	8012bf6 <TIM_OC3_SetConfig+0xaa>
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8012c4c <TIM_OC3_SetConfig+0x100>)
 8012bda:	4293      	cmp	r3, r2
 8012bdc:	d00b      	beq.n	8012bf6 <TIM_OC3_SetConfig+0xaa>
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	4a1b      	ldr	r2, [pc, #108]	@ (8012c50 <TIM_OC3_SetConfig+0x104>)
 8012be2:	4293      	cmp	r3, r2
 8012be4:	d007      	beq.n	8012bf6 <TIM_OC3_SetConfig+0xaa>
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	4a1a      	ldr	r2, [pc, #104]	@ (8012c54 <TIM_OC3_SetConfig+0x108>)
 8012bea:	4293      	cmp	r3, r2
 8012bec:	d003      	beq.n	8012bf6 <TIM_OC3_SetConfig+0xaa>
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	4a19      	ldr	r2, [pc, #100]	@ (8012c58 <TIM_OC3_SetConfig+0x10c>)
 8012bf2:	4293      	cmp	r3, r2
 8012bf4:	d113      	bne.n	8012c1e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012bf6:	693b      	ldr	r3, [r7, #16]
 8012bf8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012bfe:	693b      	ldr	r3, [r7, #16]
 8012c00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012c06:	683b      	ldr	r3, [r7, #0]
 8012c08:	695b      	ldr	r3, [r3, #20]
 8012c0a:	011b      	lsls	r3, r3, #4
 8012c0c:	693a      	ldr	r2, [r7, #16]
 8012c0e:	4313      	orrs	r3, r2
 8012c10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012c12:	683b      	ldr	r3, [r7, #0]
 8012c14:	699b      	ldr	r3, [r3, #24]
 8012c16:	011b      	lsls	r3, r3, #4
 8012c18:	693a      	ldr	r2, [r7, #16]
 8012c1a:	4313      	orrs	r3, r2
 8012c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	693a      	ldr	r2, [r7, #16]
 8012c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	68fa      	ldr	r2, [r7, #12]
 8012c28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012c2a:	683b      	ldr	r3, [r7, #0]
 8012c2c:	685a      	ldr	r2, [r3, #4]
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	697a      	ldr	r2, [r7, #20]
 8012c36:	621a      	str	r2, [r3, #32]
}
 8012c38:	bf00      	nop
 8012c3a:	371c      	adds	r7, #28
 8012c3c:	46bd      	mov	sp, r7
 8012c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c42:	4770      	bx	lr
 8012c44:	fffeff8f 	.word	0xfffeff8f
 8012c48:	40010000 	.word	0x40010000
 8012c4c:	40010400 	.word	0x40010400
 8012c50:	40014000 	.word	0x40014000
 8012c54:	40014400 	.word	0x40014400
 8012c58:	40014800 	.word	0x40014800

08012c5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012c5c:	b480      	push	{r7}
 8012c5e:	b087      	sub	sp, #28
 8012c60:	af00      	add	r7, sp, #0
 8012c62:	6078      	str	r0, [r7, #4]
 8012c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	6a1b      	ldr	r3, [r3, #32]
 8012c6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	6a1b      	ldr	r3, [r3, #32]
 8012c70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	685b      	ldr	r3, [r3, #4]
 8012c7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	69db      	ldr	r3, [r3, #28]
 8012c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012c84:	68fa      	ldr	r2, [r7, #12]
 8012c86:	4b24      	ldr	r3, [pc, #144]	@ (8012d18 <TIM_OC4_SetConfig+0xbc>)
 8012c88:	4013      	ands	r3, r2
 8012c8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012c8c:	68fb      	ldr	r3, [r7, #12]
 8012c8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012c92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012c94:	683b      	ldr	r3, [r7, #0]
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	021b      	lsls	r3, r3, #8
 8012c9a:	68fa      	ldr	r2, [r7, #12]
 8012c9c:	4313      	orrs	r3, r2
 8012c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012ca0:	693b      	ldr	r3, [r7, #16]
 8012ca2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012ca6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012ca8:	683b      	ldr	r3, [r7, #0]
 8012caa:	689b      	ldr	r3, [r3, #8]
 8012cac:	031b      	lsls	r3, r3, #12
 8012cae:	693a      	ldr	r2, [r7, #16]
 8012cb0:	4313      	orrs	r3, r2
 8012cb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	4a19      	ldr	r2, [pc, #100]	@ (8012d1c <TIM_OC4_SetConfig+0xc0>)
 8012cb8:	4293      	cmp	r3, r2
 8012cba:	d00f      	beq.n	8012cdc <TIM_OC4_SetConfig+0x80>
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	4a18      	ldr	r2, [pc, #96]	@ (8012d20 <TIM_OC4_SetConfig+0xc4>)
 8012cc0:	4293      	cmp	r3, r2
 8012cc2:	d00b      	beq.n	8012cdc <TIM_OC4_SetConfig+0x80>
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	4a17      	ldr	r2, [pc, #92]	@ (8012d24 <TIM_OC4_SetConfig+0xc8>)
 8012cc8:	4293      	cmp	r3, r2
 8012cca:	d007      	beq.n	8012cdc <TIM_OC4_SetConfig+0x80>
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	4a16      	ldr	r2, [pc, #88]	@ (8012d28 <TIM_OC4_SetConfig+0xcc>)
 8012cd0:	4293      	cmp	r3, r2
 8012cd2:	d003      	beq.n	8012cdc <TIM_OC4_SetConfig+0x80>
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	4a15      	ldr	r2, [pc, #84]	@ (8012d2c <TIM_OC4_SetConfig+0xd0>)
 8012cd8:	4293      	cmp	r3, r2
 8012cda:	d109      	bne.n	8012cf0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012cdc:	697b      	ldr	r3, [r7, #20]
 8012cde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012ce2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012ce4:	683b      	ldr	r3, [r7, #0]
 8012ce6:	695b      	ldr	r3, [r3, #20]
 8012ce8:	019b      	lsls	r3, r3, #6
 8012cea:	697a      	ldr	r2, [r7, #20]
 8012cec:	4313      	orrs	r3, r2
 8012cee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	697a      	ldr	r2, [r7, #20]
 8012cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	68fa      	ldr	r2, [r7, #12]
 8012cfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012cfc:	683b      	ldr	r3, [r7, #0]
 8012cfe:	685a      	ldr	r2, [r3, #4]
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	693a      	ldr	r2, [r7, #16]
 8012d08:	621a      	str	r2, [r3, #32]
}
 8012d0a:	bf00      	nop
 8012d0c:	371c      	adds	r7, #28
 8012d0e:	46bd      	mov	sp, r7
 8012d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d14:	4770      	bx	lr
 8012d16:	bf00      	nop
 8012d18:	feff8fff 	.word	0xfeff8fff
 8012d1c:	40010000 	.word	0x40010000
 8012d20:	40010400 	.word	0x40010400
 8012d24:	40014000 	.word	0x40014000
 8012d28:	40014400 	.word	0x40014400
 8012d2c:	40014800 	.word	0x40014800

08012d30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012d30:	b480      	push	{r7}
 8012d32:	b087      	sub	sp, #28
 8012d34:	af00      	add	r7, sp, #0
 8012d36:	6078      	str	r0, [r7, #4]
 8012d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	6a1b      	ldr	r3, [r3, #32]
 8012d3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	6a1b      	ldr	r3, [r3, #32]
 8012d44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	685b      	ldr	r3, [r3, #4]
 8012d50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8012d58:	68fa      	ldr	r2, [r7, #12]
 8012d5a:	4b21      	ldr	r3, [pc, #132]	@ (8012de0 <TIM_OC5_SetConfig+0xb0>)
 8012d5c:	4013      	ands	r3, r2
 8012d5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012d60:	683b      	ldr	r3, [r7, #0]
 8012d62:	681b      	ldr	r3, [r3, #0]
 8012d64:	68fa      	ldr	r2, [r7, #12]
 8012d66:	4313      	orrs	r3, r2
 8012d68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8012d6a:	693b      	ldr	r3, [r7, #16]
 8012d6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8012d70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8012d72:	683b      	ldr	r3, [r7, #0]
 8012d74:	689b      	ldr	r3, [r3, #8]
 8012d76:	041b      	lsls	r3, r3, #16
 8012d78:	693a      	ldr	r2, [r7, #16]
 8012d7a:	4313      	orrs	r3, r2
 8012d7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	4a18      	ldr	r2, [pc, #96]	@ (8012de4 <TIM_OC5_SetConfig+0xb4>)
 8012d82:	4293      	cmp	r3, r2
 8012d84:	d00f      	beq.n	8012da6 <TIM_OC5_SetConfig+0x76>
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	4a17      	ldr	r2, [pc, #92]	@ (8012de8 <TIM_OC5_SetConfig+0xb8>)
 8012d8a:	4293      	cmp	r3, r2
 8012d8c:	d00b      	beq.n	8012da6 <TIM_OC5_SetConfig+0x76>
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	4a16      	ldr	r2, [pc, #88]	@ (8012dec <TIM_OC5_SetConfig+0xbc>)
 8012d92:	4293      	cmp	r3, r2
 8012d94:	d007      	beq.n	8012da6 <TIM_OC5_SetConfig+0x76>
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	4a15      	ldr	r2, [pc, #84]	@ (8012df0 <TIM_OC5_SetConfig+0xc0>)
 8012d9a:	4293      	cmp	r3, r2
 8012d9c:	d003      	beq.n	8012da6 <TIM_OC5_SetConfig+0x76>
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	4a14      	ldr	r2, [pc, #80]	@ (8012df4 <TIM_OC5_SetConfig+0xc4>)
 8012da2:	4293      	cmp	r3, r2
 8012da4:	d109      	bne.n	8012dba <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8012da6:	697b      	ldr	r3, [r7, #20]
 8012da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012dac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8012dae:	683b      	ldr	r3, [r7, #0]
 8012db0:	695b      	ldr	r3, [r3, #20]
 8012db2:	021b      	lsls	r3, r3, #8
 8012db4:	697a      	ldr	r2, [r7, #20]
 8012db6:	4313      	orrs	r3, r2
 8012db8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	697a      	ldr	r2, [r7, #20]
 8012dbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	68fa      	ldr	r2, [r7, #12]
 8012dc4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8012dc6:	683b      	ldr	r3, [r7, #0]
 8012dc8:	685a      	ldr	r2, [r3, #4]
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	693a      	ldr	r2, [r7, #16]
 8012dd2:	621a      	str	r2, [r3, #32]
}
 8012dd4:	bf00      	nop
 8012dd6:	371c      	adds	r7, #28
 8012dd8:	46bd      	mov	sp, r7
 8012dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dde:	4770      	bx	lr
 8012de0:	fffeff8f 	.word	0xfffeff8f
 8012de4:	40010000 	.word	0x40010000
 8012de8:	40010400 	.word	0x40010400
 8012dec:	40014000 	.word	0x40014000
 8012df0:	40014400 	.word	0x40014400
 8012df4:	40014800 	.word	0x40014800

08012df8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012df8:	b480      	push	{r7}
 8012dfa:	b087      	sub	sp, #28
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]
 8012e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	6a1b      	ldr	r3, [r3, #32]
 8012e06:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	6a1b      	ldr	r3, [r3, #32]
 8012e0c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	685b      	ldr	r3, [r3, #4]
 8012e18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8012e20:	68fa      	ldr	r2, [r7, #12]
 8012e22:	4b22      	ldr	r3, [pc, #136]	@ (8012eac <TIM_OC6_SetConfig+0xb4>)
 8012e24:	4013      	ands	r3, r2
 8012e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012e28:	683b      	ldr	r3, [r7, #0]
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	021b      	lsls	r3, r3, #8
 8012e2e:	68fa      	ldr	r2, [r7, #12]
 8012e30:	4313      	orrs	r3, r2
 8012e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8012e34:	693b      	ldr	r3, [r7, #16]
 8012e36:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8012e3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8012e3c:	683b      	ldr	r3, [r7, #0]
 8012e3e:	689b      	ldr	r3, [r3, #8]
 8012e40:	051b      	lsls	r3, r3, #20
 8012e42:	693a      	ldr	r2, [r7, #16]
 8012e44:	4313      	orrs	r3, r2
 8012e46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	4a19      	ldr	r2, [pc, #100]	@ (8012eb0 <TIM_OC6_SetConfig+0xb8>)
 8012e4c:	4293      	cmp	r3, r2
 8012e4e:	d00f      	beq.n	8012e70 <TIM_OC6_SetConfig+0x78>
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	4a18      	ldr	r2, [pc, #96]	@ (8012eb4 <TIM_OC6_SetConfig+0xbc>)
 8012e54:	4293      	cmp	r3, r2
 8012e56:	d00b      	beq.n	8012e70 <TIM_OC6_SetConfig+0x78>
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	4a17      	ldr	r2, [pc, #92]	@ (8012eb8 <TIM_OC6_SetConfig+0xc0>)
 8012e5c:	4293      	cmp	r3, r2
 8012e5e:	d007      	beq.n	8012e70 <TIM_OC6_SetConfig+0x78>
 8012e60:	687b      	ldr	r3, [r7, #4]
 8012e62:	4a16      	ldr	r2, [pc, #88]	@ (8012ebc <TIM_OC6_SetConfig+0xc4>)
 8012e64:	4293      	cmp	r3, r2
 8012e66:	d003      	beq.n	8012e70 <TIM_OC6_SetConfig+0x78>
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	4a15      	ldr	r2, [pc, #84]	@ (8012ec0 <TIM_OC6_SetConfig+0xc8>)
 8012e6c:	4293      	cmp	r3, r2
 8012e6e:	d109      	bne.n	8012e84 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8012e70:	697b      	ldr	r3, [r7, #20]
 8012e72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8012e76:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8012e78:	683b      	ldr	r3, [r7, #0]
 8012e7a:	695b      	ldr	r3, [r3, #20]
 8012e7c:	029b      	lsls	r3, r3, #10
 8012e7e:	697a      	ldr	r2, [r7, #20]
 8012e80:	4313      	orrs	r3, r2
 8012e82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	697a      	ldr	r2, [r7, #20]
 8012e88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	68fa      	ldr	r2, [r7, #12]
 8012e8e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8012e90:	683b      	ldr	r3, [r7, #0]
 8012e92:	685a      	ldr	r2, [r3, #4]
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	693a      	ldr	r2, [r7, #16]
 8012e9c:	621a      	str	r2, [r3, #32]
}
 8012e9e:	bf00      	nop
 8012ea0:	371c      	adds	r7, #28
 8012ea2:	46bd      	mov	sp, r7
 8012ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ea8:	4770      	bx	lr
 8012eaa:	bf00      	nop
 8012eac:	feff8fff 	.word	0xfeff8fff
 8012eb0:	40010000 	.word	0x40010000
 8012eb4:	40010400 	.word	0x40010400
 8012eb8:	40014000 	.word	0x40014000
 8012ebc:	40014400 	.word	0x40014400
 8012ec0:	40014800 	.word	0x40014800

08012ec4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012ec4:	b480      	push	{r7}
 8012ec6:	b087      	sub	sp, #28
 8012ec8:	af00      	add	r7, sp, #0
 8012eca:	60f8      	str	r0, [r7, #12]
 8012ecc:	60b9      	str	r1, [r7, #8]
 8012ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	6a1b      	ldr	r3, [r3, #32]
 8012ed4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	6a1b      	ldr	r3, [r3, #32]
 8012eda:	f023 0201 	bic.w	r2, r3, #1
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	699b      	ldr	r3, [r3, #24]
 8012ee6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012ee8:	693b      	ldr	r3, [r7, #16]
 8012eea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8012eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	011b      	lsls	r3, r3, #4
 8012ef4:	693a      	ldr	r2, [r7, #16]
 8012ef6:	4313      	orrs	r3, r2
 8012ef8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012efa:	697b      	ldr	r3, [r7, #20]
 8012efc:	f023 030a 	bic.w	r3, r3, #10
 8012f00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012f02:	697a      	ldr	r2, [r7, #20]
 8012f04:	68bb      	ldr	r3, [r7, #8]
 8012f06:	4313      	orrs	r3, r2
 8012f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012f0a:	68fb      	ldr	r3, [r7, #12]
 8012f0c:	693a      	ldr	r2, [r7, #16]
 8012f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012f10:	68fb      	ldr	r3, [r7, #12]
 8012f12:	697a      	ldr	r2, [r7, #20]
 8012f14:	621a      	str	r2, [r3, #32]
}
 8012f16:	bf00      	nop
 8012f18:	371c      	adds	r7, #28
 8012f1a:	46bd      	mov	sp, r7
 8012f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f20:	4770      	bx	lr

08012f22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012f22:	b480      	push	{r7}
 8012f24:	b087      	sub	sp, #28
 8012f26:	af00      	add	r7, sp, #0
 8012f28:	60f8      	str	r0, [r7, #12]
 8012f2a:	60b9      	str	r1, [r7, #8]
 8012f2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8012f2e:	68fb      	ldr	r3, [r7, #12]
 8012f30:	6a1b      	ldr	r3, [r3, #32]
 8012f32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	6a1b      	ldr	r3, [r3, #32]
 8012f38:	f023 0210 	bic.w	r2, r3, #16
 8012f3c:	68fb      	ldr	r3, [r7, #12]
 8012f3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012f40:	68fb      	ldr	r3, [r7, #12]
 8012f42:	699b      	ldr	r3, [r3, #24]
 8012f44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012f46:	693b      	ldr	r3, [r7, #16]
 8012f48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8012f4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	031b      	lsls	r3, r3, #12
 8012f52:	693a      	ldr	r2, [r7, #16]
 8012f54:	4313      	orrs	r3, r2
 8012f56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012f58:	697b      	ldr	r3, [r7, #20]
 8012f5a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8012f5e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012f60:	68bb      	ldr	r3, [r7, #8]
 8012f62:	011b      	lsls	r3, r3, #4
 8012f64:	697a      	ldr	r2, [r7, #20]
 8012f66:	4313      	orrs	r3, r2
 8012f68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	693a      	ldr	r2, [r7, #16]
 8012f6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	697a      	ldr	r2, [r7, #20]
 8012f74:	621a      	str	r2, [r3, #32]
}
 8012f76:	bf00      	nop
 8012f78:	371c      	adds	r7, #28
 8012f7a:	46bd      	mov	sp, r7
 8012f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f80:	4770      	bx	lr
	...

08012f84 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012f84:	b480      	push	{r7}
 8012f86:	b085      	sub	sp, #20
 8012f88:	af00      	add	r7, sp, #0
 8012f8a:	6078      	str	r0, [r7, #4]
 8012f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	689b      	ldr	r3, [r3, #8]
 8012f92:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012f94:	68fa      	ldr	r2, [r7, #12]
 8012f96:	4b09      	ldr	r3, [pc, #36]	@ (8012fbc <TIM_ITRx_SetConfig+0x38>)
 8012f98:	4013      	ands	r3, r2
 8012f9a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012f9c:	683a      	ldr	r2, [r7, #0]
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	4313      	orrs	r3, r2
 8012fa2:	f043 0307 	orr.w	r3, r3, #7
 8012fa6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	68fa      	ldr	r2, [r7, #12]
 8012fac:	609a      	str	r2, [r3, #8]
}
 8012fae:	bf00      	nop
 8012fb0:	3714      	adds	r7, #20
 8012fb2:	46bd      	mov	sp, r7
 8012fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb8:	4770      	bx	lr
 8012fba:	bf00      	nop
 8012fbc:	ffcfff8f 	.word	0xffcfff8f

08012fc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012fc0:	b480      	push	{r7}
 8012fc2:	b087      	sub	sp, #28
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	60f8      	str	r0, [r7, #12]
 8012fc8:	60b9      	str	r1, [r7, #8]
 8012fca:	607a      	str	r2, [r7, #4]
 8012fcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	689b      	ldr	r3, [r3, #8]
 8012fd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012fd4:	697b      	ldr	r3, [r7, #20]
 8012fd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012fda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012fdc:	683b      	ldr	r3, [r7, #0]
 8012fde:	021a      	lsls	r2, r3, #8
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	431a      	orrs	r2, r3
 8012fe4:	68bb      	ldr	r3, [r7, #8]
 8012fe6:	4313      	orrs	r3, r2
 8012fe8:	697a      	ldr	r2, [r7, #20]
 8012fea:	4313      	orrs	r3, r2
 8012fec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	697a      	ldr	r2, [r7, #20]
 8012ff2:	609a      	str	r2, [r3, #8]
}
 8012ff4:	bf00      	nop
 8012ff6:	371c      	adds	r7, #28
 8012ff8:	46bd      	mov	sp, r7
 8012ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ffe:	4770      	bx	lr

08013000 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013000:	b480      	push	{r7}
 8013002:	b087      	sub	sp, #28
 8013004:	af00      	add	r7, sp, #0
 8013006:	60f8      	str	r0, [r7, #12]
 8013008:	60b9      	str	r1, [r7, #8]
 801300a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801300c:	68bb      	ldr	r3, [r7, #8]
 801300e:	f003 031f 	and.w	r3, r3, #31
 8013012:	2201      	movs	r2, #1
 8013014:	fa02 f303 	lsl.w	r3, r2, r3
 8013018:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801301a:	68fb      	ldr	r3, [r7, #12]
 801301c:	6a1a      	ldr	r2, [r3, #32]
 801301e:	697b      	ldr	r3, [r7, #20]
 8013020:	43db      	mvns	r3, r3
 8013022:	401a      	ands	r2, r3
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013028:	68fb      	ldr	r3, [r7, #12]
 801302a:	6a1a      	ldr	r2, [r3, #32]
 801302c:	68bb      	ldr	r3, [r7, #8]
 801302e:	f003 031f 	and.w	r3, r3, #31
 8013032:	6879      	ldr	r1, [r7, #4]
 8013034:	fa01 f303 	lsl.w	r3, r1, r3
 8013038:	431a      	orrs	r2, r3
 801303a:	68fb      	ldr	r3, [r7, #12]
 801303c:	621a      	str	r2, [r3, #32]
}
 801303e:	bf00      	nop
 8013040:	371c      	adds	r7, #28
 8013042:	46bd      	mov	sp, r7
 8013044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013048:	4770      	bx	lr
	...

0801304c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801304c:	b480      	push	{r7}
 801304e:	b085      	sub	sp, #20
 8013050:	af00      	add	r7, sp, #0
 8013052:	6078      	str	r0, [r7, #4]
 8013054:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801305c:	2b01      	cmp	r3, #1
 801305e:	d101      	bne.n	8013064 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013060:	2302      	movs	r3, #2
 8013062:	e077      	b.n	8013154 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	2201      	movs	r2, #1
 8013068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	2202      	movs	r2, #2
 8013070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	681b      	ldr	r3, [r3, #0]
 8013078:	685b      	ldr	r3, [r3, #4]
 801307a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	689b      	ldr	r3, [r3, #8]
 8013082:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	4a35      	ldr	r2, [pc, #212]	@ (8013160 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801308a:	4293      	cmp	r3, r2
 801308c:	d004      	beq.n	8013098 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	681b      	ldr	r3, [r3, #0]
 8013092:	4a34      	ldr	r2, [pc, #208]	@ (8013164 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8013094:	4293      	cmp	r3, r2
 8013096:	d108      	bne.n	80130aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801309e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80130a0:	683b      	ldr	r3, [r7, #0]
 80130a2:	685b      	ldr	r3, [r3, #4]
 80130a4:	68fa      	ldr	r2, [r7, #12]
 80130a6:	4313      	orrs	r3, r2
 80130a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80130aa:	68fb      	ldr	r3, [r7, #12]
 80130ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80130b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80130b2:	683b      	ldr	r3, [r7, #0]
 80130b4:	681b      	ldr	r3, [r3, #0]
 80130b6:	68fa      	ldr	r2, [r7, #12]
 80130b8:	4313      	orrs	r3, r2
 80130ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	681b      	ldr	r3, [r3, #0]
 80130c0:	68fa      	ldr	r2, [r7, #12]
 80130c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	4a25      	ldr	r2, [pc, #148]	@ (8013160 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80130ca:	4293      	cmp	r3, r2
 80130cc:	d02c      	beq.n	8013128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80130d6:	d027      	beq.n	8013128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	4a22      	ldr	r2, [pc, #136]	@ (8013168 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80130de:	4293      	cmp	r3, r2
 80130e0:	d022      	beq.n	8013128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	4a21      	ldr	r2, [pc, #132]	@ (801316c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80130e8:	4293      	cmp	r3, r2
 80130ea:	d01d      	beq.n	8013128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	681b      	ldr	r3, [r3, #0]
 80130f0:	4a1f      	ldr	r2, [pc, #124]	@ (8013170 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80130f2:	4293      	cmp	r3, r2
 80130f4:	d018      	beq.n	8013128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	681b      	ldr	r3, [r3, #0]
 80130fa:	4a1a      	ldr	r2, [pc, #104]	@ (8013164 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80130fc:	4293      	cmp	r3, r2
 80130fe:	d013      	beq.n	8013128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	681b      	ldr	r3, [r3, #0]
 8013104:	4a1b      	ldr	r2, [pc, #108]	@ (8013174 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8013106:	4293      	cmp	r3, r2
 8013108:	d00e      	beq.n	8013128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	4a1a      	ldr	r2, [pc, #104]	@ (8013178 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8013110:	4293      	cmp	r3, r2
 8013112:	d009      	beq.n	8013128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	4a18      	ldr	r2, [pc, #96]	@ (801317c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 801311a:	4293      	cmp	r3, r2
 801311c:	d004      	beq.n	8013128 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	4a17      	ldr	r2, [pc, #92]	@ (8013180 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8013124:	4293      	cmp	r3, r2
 8013126:	d10c      	bne.n	8013142 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013128:	68bb      	ldr	r3, [r7, #8]
 801312a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801312e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013130:	683b      	ldr	r3, [r7, #0]
 8013132:	689b      	ldr	r3, [r3, #8]
 8013134:	68ba      	ldr	r2, [r7, #8]
 8013136:	4313      	orrs	r3, r2
 8013138:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	68ba      	ldr	r2, [r7, #8]
 8013140:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	2201      	movs	r2, #1
 8013146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	2200      	movs	r2, #0
 801314e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013152:	2300      	movs	r3, #0
}
 8013154:	4618      	mov	r0, r3
 8013156:	3714      	adds	r7, #20
 8013158:	46bd      	mov	sp, r7
 801315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801315e:	4770      	bx	lr
 8013160:	40010000 	.word	0x40010000
 8013164:	40010400 	.word	0x40010400
 8013168:	40000400 	.word	0x40000400
 801316c:	40000800 	.word	0x40000800
 8013170:	40000c00 	.word	0x40000c00
 8013174:	40001800 	.word	0x40001800
 8013178:	40014000 	.word	0x40014000
 801317c:	4000e000 	.word	0x4000e000
 8013180:	4000e400 	.word	0x4000e400

08013184 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8013184:	b480      	push	{r7}
 8013186:	b085      	sub	sp, #20
 8013188:	af00      	add	r7, sp, #0
 801318a:	6078      	str	r0, [r7, #4]
 801318c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801318e:	2300      	movs	r3, #0
 8013190:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013198:	2b01      	cmp	r3, #1
 801319a:	d101      	bne.n	80131a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 801319c:	2302      	movs	r3, #2
 801319e:	e073      	b.n	8013288 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	2201      	movs	r2, #1
 80131a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80131ae:	683b      	ldr	r3, [r7, #0]
 80131b0:	68db      	ldr	r3, [r3, #12]
 80131b2:	4313      	orrs	r3, r2
 80131b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80131bc:	683b      	ldr	r3, [r7, #0]
 80131be:	689b      	ldr	r3, [r3, #8]
 80131c0:	4313      	orrs	r3, r2
 80131c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80131c4:	68fb      	ldr	r3, [r7, #12]
 80131c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80131ca:	683b      	ldr	r3, [r7, #0]
 80131cc:	685b      	ldr	r3, [r3, #4]
 80131ce:	4313      	orrs	r3, r2
 80131d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80131d8:	683b      	ldr	r3, [r7, #0]
 80131da:	681b      	ldr	r3, [r3, #0]
 80131dc:	4313      	orrs	r3, r2
 80131de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80131e6:	683b      	ldr	r3, [r7, #0]
 80131e8:	691b      	ldr	r3, [r3, #16]
 80131ea:	4313      	orrs	r3, r2
 80131ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80131ee:	68fb      	ldr	r3, [r7, #12]
 80131f0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80131f4:	683b      	ldr	r3, [r7, #0]
 80131f6:	695b      	ldr	r3, [r3, #20]
 80131f8:	4313      	orrs	r3, r2
 80131fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80131fc:	68fb      	ldr	r3, [r7, #12]
 80131fe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8013202:	683b      	ldr	r3, [r7, #0]
 8013204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013206:	4313      	orrs	r3, r2
 8013208:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801320a:	68fb      	ldr	r3, [r7, #12]
 801320c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8013210:	683b      	ldr	r3, [r7, #0]
 8013212:	699b      	ldr	r3, [r3, #24]
 8013214:	041b      	lsls	r3, r3, #16
 8013216:	4313      	orrs	r3, r2
 8013218:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 801321a:	68fb      	ldr	r3, [r7, #12]
 801321c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8013220:	683b      	ldr	r3, [r7, #0]
 8013222:	69db      	ldr	r3, [r3, #28]
 8013224:	4313      	orrs	r3, r2
 8013226:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	4a19      	ldr	r2, [pc, #100]	@ (8013294 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 801322e:	4293      	cmp	r3, r2
 8013230:	d004      	beq.n	801323c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	4a18      	ldr	r2, [pc, #96]	@ (8013298 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8013238:	4293      	cmp	r3, r2
 801323a:	d11c      	bne.n	8013276 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801323c:	68fb      	ldr	r3, [r7, #12]
 801323e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8013242:	683b      	ldr	r3, [r7, #0]
 8013244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013246:	051b      	lsls	r3, r3, #20
 8013248:	4313      	orrs	r3, r2
 801324a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801324c:	68fb      	ldr	r3, [r7, #12]
 801324e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8013252:	683b      	ldr	r3, [r7, #0]
 8013254:	6a1b      	ldr	r3, [r3, #32]
 8013256:	4313      	orrs	r3, r2
 8013258:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8013260:	683b      	ldr	r3, [r7, #0]
 8013262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013264:	4313      	orrs	r3, r2
 8013266:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 801326e:	683b      	ldr	r3, [r7, #0]
 8013270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013272:	4313      	orrs	r3, r2
 8013274:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	68fa      	ldr	r2, [r7, #12]
 801327c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	2200      	movs	r2, #0
 8013282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013286:	2300      	movs	r3, #0
}
 8013288:	4618      	mov	r0, r3
 801328a:	3714      	adds	r7, #20
 801328c:	46bd      	mov	sp, r7
 801328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013292:	4770      	bx	lr
 8013294:	40010000 	.word	0x40010000
 8013298:	40010400 	.word	0x40010400

0801329c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801329c:	b480      	push	{r7}
 801329e:	b083      	sub	sp, #12
 80132a0:	af00      	add	r7, sp, #0
 80132a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80132a4:	bf00      	nop
 80132a6:	370c      	adds	r7, #12
 80132a8:	46bd      	mov	sp, r7
 80132aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ae:	4770      	bx	lr

080132b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80132b0:	b480      	push	{r7}
 80132b2:	b083      	sub	sp, #12
 80132b4:	af00      	add	r7, sp, #0
 80132b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80132b8:	bf00      	nop
 80132ba:	370c      	adds	r7, #12
 80132bc:	46bd      	mov	sp, r7
 80132be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c2:	4770      	bx	lr

080132c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80132c4:	b480      	push	{r7}
 80132c6:	b083      	sub	sp, #12
 80132c8:	af00      	add	r7, sp, #0
 80132ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80132cc:	bf00      	nop
 80132ce:	370c      	adds	r7, #12
 80132d0:	46bd      	mov	sp, r7
 80132d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132d6:	4770      	bx	lr

080132d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80132d8:	b580      	push	{r7, lr}
 80132da:	b082      	sub	sp, #8
 80132dc:	af00      	add	r7, sp, #0
 80132de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d101      	bne.n	80132ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80132e6:	2301      	movs	r3, #1
 80132e8:	e042      	b.n	8013370 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d106      	bne.n	8013302 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	2200      	movs	r2, #0
 80132f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80132fc:	6878      	ldr	r0, [r7, #4]
 80132fe:	f7f2 facb 	bl	8005898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	2224      	movs	r2, #36	@ 0x24
 8013306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	681a      	ldr	r2, [r3, #0]
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	f022 0201 	bic.w	r2, r2, #1
 8013318:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801331e:	2b00      	cmp	r3, #0
 8013320:	d002      	beq.n	8013328 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8013322:	6878      	ldr	r0, [r7, #4]
 8013324:	f001 fc2c 	bl	8014b80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8013328:	6878      	ldr	r0, [r7, #4]
 801332a:	f000 fdbd 	bl	8013ea8 <UART_SetConfig>
 801332e:	4603      	mov	r3, r0
 8013330:	2b01      	cmp	r3, #1
 8013332:	d101      	bne.n	8013338 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8013334:	2301      	movs	r3, #1
 8013336:	e01b      	b.n	8013370 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	685a      	ldr	r2, [r3, #4]
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8013346:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	689a      	ldr	r2, [r3, #8]
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	681b      	ldr	r3, [r3, #0]
 8013352:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8013356:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	681b      	ldr	r3, [r3, #0]
 801335c:	681a      	ldr	r2, [r3, #0]
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	f042 0201 	orr.w	r2, r2, #1
 8013366:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8013368:	6878      	ldr	r0, [r7, #4]
 801336a:	f001 fcab 	bl	8014cc4 <UART_CheckIdleState>
 801336e:	4603      	mov	r3, r0
}
 8013370:	4618      	mov	r0, r3
 8013372:	3708      	adds	r7, #8
 8013374:	46bd      	mov	sp, r7
 8013376:	bd80      	pop	{r7, pc}

08013378 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013378:	b580      	push	{r7, lr}
 801337a:	b08a      	sub	sp, #40	@ 0x28
 801337c:	af02      	add	r7, sp, #8
 801337e:	60f8      	str	r0, [r7, #12]
 8013380:	60b9      	str	r1, [r7, #8]
 8013382:	603b      	str	r3, [r7, #0]
 8013384:	4613      	mov	r3, r2
 8013386:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801338e:	2b20      	cmp	r3, #32
 8013390:	d17b      	bne.n	801348a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8013392:	68bb      	ldr	r3, [r7, #8]
 8013394:	2b00      	cmp	r3, #0
 8013396:	d002      	beq.n	801339e <HAL_UART_Transmit+0x26>
 8013398:	88fb      	ldrh	r3, [r7, #6]
 801339a:	2b00      	cmp	r3, #0
 801339c:	d101      	bne.n	80133a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 801339e:	2301      	movs	r3, #1
 80133a0:	e074      	b.n	801348c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80133a2:	68fb      	ldr	r3, [r7, #12]
 80133a4:	2200      	movs	r2, #0
 80133a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	2221      	movs	r2, #33	@ 0x21
 80133ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80133b2:	f7f2 fb5f 	bl	8005a74 <HAL_GetTick>
 80133b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	88fa      	ldrh	r2, [r7, #6]
 80133bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	88fa      	ldrh	r2, [r7, #6]
 80133c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	689b      	ldr	r3, [r3, #8]
 80133cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80133d0:	d108      	bne.n	80133e4 <HAL_UART_Transmit+0x6c>
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	691b      	ldr	r3, [r3, #16]
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d104      	bne.n	80133e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80133da:	2300      	movs	r3, #0
 80133dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80133de:	68bb      	ldr	r3, [r7, #8]
 80133e0:	61bb      	str	r3, [r7, #24]
 80133e2:	e003      	b.n	80133ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80133e4:	68bb      	ldr	r3, [r7, #8]
 80133e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80133e8:	2300      	movs	r3, #0
 80133ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80133ec:	e030      	b.n	8013450 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80133ee:	683b      	ldr	r3, [r7, #0]
 80133f0:	9300      	str	r3, [sp, #0]
 80133f2:	697b      	ldr	r3, [r7, #20]
 80133f4:	2200      	movs	r2, #0
 80133f6:	2180      	movs	r1, #128	@ 0x80
 80133f8:	68f8      	ldr	r0, [r7, #12]
 80133fa:	f001 fd0d 	bl	8014e18 <UART_WaitOnFlagUntilTimeout>
 80133fe:	4603      	mov	r3, r0
 8013400:	2b00      	cmp	r3, #0
 8013402:	d005      	beq.n	8013410 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8013404:	68fb      	ldr	r3, [r7, #12]
 8013406:	2220      	movs	r2, #32
 8013408:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 801340c:	2303      	movs	r3, #3
 801340e:	e03d      	b.n	801348c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8013410:	69fb      	ldr	r3, [r7, #28]
 8013412:	2b00      	cmp	r3, #0
 8013414:	d10b      	bne.n	801342e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8013416:	69bb      	ldr	r3, [r7, #24]
 8013418:	881b      	ldrh	r3, [r3, #0]
 801341a:	461a      	mov	r2, r3
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8013424:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8013426:	69bb      	ldr	r3, [r7, #24]
 8013428:	3302      	adds	r3, #2
 801342a:	61bb      	str	r3, [r7, #24]
 801342c:	e007      	b.n	801343e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801342e:	69fb      	ldr	r3, [r7, #28]
 8013430:	781a      	ldrb	r2, [r3, #0]
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8013438:	69fb      	ldr	r3, [r7, #28]
 801343a:	3301      	adds	r3, #1
 801343c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8013444:	b29b      	uxth	r3, r3
 8013446:	3b01      	subs	r3, #1
 8013448:	b29a      	uxth	r2, r3
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8013456:	b29b      	uxth	r3, r3
 8013458:	2b00      	cmp	r3, #0
 801345a:	d1c8      	bne.n	80133ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801345c:	683b      	ldr	r3, [r7, #0]
 801345e:	9300      	str	r3, [sp, #0]
 8013460:	697b      	ldr	r3, [r7, #20]
 8013462:	2200      	movs	r2, #0
 8013464:	2140      	movs	r1, #64	@ 0x40
 8013466:	68f8      	ldr	r0, [r7, #12]
 8013468:	f001 fcd6 	bl	8014e18 <UART_WaitOnFlagUntilTimeout>
 801346c:	4603      	mov	r3, r0
 801346e:	2b00      	cmp	r3, #0
 8013470:	d005      	beq.n	801347e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	2220      	movs	r2, #32
 8013476:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 801347a:	2303      	movs	r3, #3
 801347c:	e006      	b.n	801348c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801347e:	68fb      	ldr	r3, [r7, #12]
 8013480:	2220      	movs	r2, #32
 8013482:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8013486:	2300      	movs	r3, #0
 8013488:	e000      	b.n	801348c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 801348a:	2302      	movs	r3, #2
  }
}
 801348c:	4618      	mov	r0, r3
 801348e:	3720      	adds	r7, #32
 8013490:	46bd      	mov	sp, r7
 8013492:	bd80      	pop	{r7, pc}

08013494 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013494:	b580      	push	{r7, lr}
 8013496:	b08a      	sub	sp, #40	@ 0x28
 8013498:	af02      	add	r7, sp, #8
 801349a:	60f8      	str	r0, [r7, #12]
 801349c:	60b9      	str	r1, [r7, #8]
 801349e:	603b      	str	r3, [r7, #0]
 80134a0:	4613      	mov	r3, r2
 80134a2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80134aa:	2b20      	cmp	r3, #32
 80134ac:	f040 80b5 	bne.w	801361a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80134b0:	68bb      	ldr	r3, [r7, #8]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d002      	beq.n	80134bc <HAL_UART_Receive+0x28>
 80134b6:	88fb      	ldrh	r3, [r7, #6]
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d101      	bne.n	80134c0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80134bc:	2301      	movs	r3, #1
 80134be:	e0ad      	b.n	801361c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80134c0:	68fb      	ldr	r3, [r7, #12]
 80134c2:	2200      	movs	r2, #0
 80134c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80134c8:	68fb      	ldr	r3, [r7, #12]
 80134ca:	2222      	movs	r2, #34	@ 0x22
 80134cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	2200      	movs	r2, #0
 80134d4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80134d6:	f7f2 facd 	bl	8005a74 <HAL_GetTick>
 80134da:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	88fa      	ldrh	r2, [r7, #6]
 80134e0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	88fa      	ldrh	r2, [r7, #6]
 80134e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80134ec:	68fb      	ldr	r3, [r7, #12]
 80134ee:	689b      	ldr	r3, [r3, #8]
 80134f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80134f4:	d10e      	bne.n	8013514 <HAL_UART_Receive+0x80>
 80134f6:	68fb      	ldr	r3, [r7, #12]
 80134f8:	691b      	ldr	r3, [r3, #16]
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d105      	bne.n	801350a <HAL_UART_Receive+0x76>
 80134fe:	68fb      	ldr	r3, [r7, #12]
 8013500:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8013504:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013508:	e02d      	b.n	8013566 <HAL_UART_Receive+0xd2>
 801350a:	68fb      	ldr	r3, [r7, #12]
 801350c:	22ff      	movs	r2, #255	@ 0xff
 801350e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013512:	e028      	b.n	8013566 <HAL_UART_Receive+0xd2>
 8013514:	68fb      	ldr	r3, [r7, #12]
 8013516:	689b      	ldr	r3, [r3, #8]
 8013518:	2b00      	cmp	r3, #0
 801351a:	d10d      	bne.n	8013538 <HAL_UART_Receive+0xa4>
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	691b      	ldr	r3, [r3, #16]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d104      	bne.n	801352e <HAL_UART_Receive+0x9a>
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	22ff      	movs	r2, #255	@ 0xff
 8013528:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801352c:	e01b      	b.n	8013566 <HAL_UART_Receive+0xd2>
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	227f      	movs	r2, #127	@ 0x7f
 8013532:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013536:	e016      	b.n	8013566 <HAL_UART_Receive+0xd2>
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	689b      	ldr	r3, [r3, #8]
 801353c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013540:	d10d      	bne.n	801355e <HAL_UART_Receive+0xca>
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	691b      	ldr	r3, [r3, #16]
 8013546:	2b00      	cmp	r3, #0
 8013548:	d104      	bne.n	8013554 <HAL_UART_Receive+0xc0>
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	227f      	movs	r2, #127	@ 0x7f
 801354e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013552:	e008      	b.n	8013566 <HAL_UART_Receive+0xd2>
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	223f      	movs	r2, #63	@ 0x3f
 8013558:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801355c:	e003      	b.n	8013566 <HAL_UART_Receive+0xd2>
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	2200      	movs	r2, #0
 8013562:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801356c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	689b      	ldr	r3, [r3, #8]
 8013572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013576:	d108      	bne.n	801358a <HAL_UART_Receive+0xf6>
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	691b      	ldr	r3, [r3, #16]
 801357c:	2b00      	cmp	r3, #0
 801357e:	d104      	bne.n	801358a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8013580:	2300      	movs	r3, #0
 8013582:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8013584:	68bb      	ldr	r3, [r7, #8]
 8013586:	61bb      	str	r3, [r7, #24]
 8013588:	e003      	b.n	8013592 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 801358a:	68bb      	ldr	r3, [r7, #8]
 801358c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801358e:	2300      	movs	r3, #0
 8013590:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8013592:	e036      	b.n	8013602 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8013594:	683b      	ldr	r3, [r7, #0]
 8013596:	9300      	str	r3, [sp, #0]
 8013598:	697b      	ldr	r3, [r7, #20]
 801359a:	2200      	movs	r2, #0
 801359c:	2120      	movs	r1, #32
 801359e:	68f8      	ldr	r0, [r7, #12]
 80135a0:	f001 fc3a 	bl	8014e18 <UART_WaitOnFlagUntilTimeout>
 80135a4:	4603      	mov	r3, r0
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d005      	beq.n	80135b6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	2220      	movs	r2, #32
 80135ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80135b2:	2303      	movs	r3, #3
 80135b4:	e032      	b.n	801361c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80135b6:	69fb      	ldr	r3, [r7, #28]
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d10c      	bne.n	80135d6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135c2:	b29a      	uxth	r2, r3
 80135c4:	8a7b      	ldrh	r3, [r7, #18]
 80135c6:	4013      	ands	r3, r2
 80135c8:	b29a      	uxth	r2, r3
 80135ca:	69bb      	ldr	r3, [r7, #24]
 80135cc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80135ce:	69bb      	ldr	r3, [r7, #24]
 80135d0:	3302      	adds	r3, #2
 80135d2:	61bb      	str	r3, [r7, #24]
 80135d4:	e00c      	b.n	80135f0 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135dc:	b2da      	uxtb	r2, r3
 80135de:	8a7b      	ldrh	r3, [r7, #18]
 80135e0:	b2db      	uxtb	r3, r3
 80135e2:	4013      	ands	r3, r2
 80135e4:	b2da      	uxtb	r2, r3
 80135e6:	69fb      	ldr	r3, [r7, #28]
 80135e8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80135ea:	69fb      	ldr	r3, [r7, #28]
 80135ec:	3301      	adds	r3, #1
 80135ee:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80135f6:	b29b      	uxth	r3, r3
 80135f8:	3b01      	subs	r3, #1
 80135fa:	b29a      	uxth	r2, r3
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013608:	b29b      	uxth	r3, r3
 801360a:	2b00      	cmp	r3, #0
 801360c:	d1c2      	bne.n	8013594 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	2220      	movs	r2, #32
 8013612:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8013616:	2300      	movs	r3, #0
 8013618:	e000      	b.n	801361c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 801361a:	2302      	movs	r3, #2
  }
}
 801361c:	4618      	mov	r0, r3
 801361e:	3720      	adds	r7, #32
 8013620:	46bd      	mov	sp, r7
 8013622:	bd80      	pop	{r7, pc}

08013624 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013624:	b580      	push	{r7, lr}
 8013626:	b08a      	sub	sp, #40	@ 0x28
 8013628:	af00      	add	r7, sp, #0
 801362a:	60f8      	str	r0, [r7, #12]
 801362c:	60b9      	str	r1, [r7, #8]
 801362e:	4613      	mov	r3, r2
 8013630:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8013632:	68fb      	ldr	r3, [r7, #12]
 8013634:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013638:	2b20      	cmp	r3, #32
 801363a:	d137      	bne.n	80136ac <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 801363c:	68bb      	ldr	r3, [r7, #8]
 801363e:	2b00      	cmp	r3, #0
 8013640:	d002      	beq.n	8013648 <HAL_UART_Receive_IT+0x24>
 8013642:	88fb      	ldrh	r3, [r7, #6]
 8013644:	2b00      	cmp	r3, #0
 8013646:	d101      	bne.n	801364c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8013648:	2301      	movs	r3, #1
 801364a:	e030      	b.n	80136ae <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	2200      	movs	r2, #0
 8013650:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013652:	68fb      	ldr	r3, [r7, #12]
 8013654:	681b      	ldr	r3, [r3, #0]
 8013656:	4a18      	ldr	r2, [pc, #96]	@ (80136b8 <HAL_UART_Receive_IT+0x94>)
 8013658:	4293      	cmp	r3, r2
 801365a:	d01f      	beq.n	801369c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801365c:	68fb      	ldr	r3, [r7, #12]
 801365e:	681b      	ldr	r3, [r3, #0]
 8013660:	685b      	ldr	r3, [r3, #4]
 8013662:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013666:	2b00      	cmp	r3, #0
 8013668:	d018      	beq.n	801369c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013670:	697b      	ldr	r3, [r7, #20]
 8013672:	e853 3f00 	ldrex	r3, [r3]
 8013676:	613b      	str	r3, [r7, #16]
   return(result);
 8013678:	693b      	ldr	r3, [r7, #16]
 801367a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801367e:	627b      	str	r3, [r7, #36]	@ 0x24
 8013680:	68fb      	ldr	r3, [r7, #12]
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	461a      	mov	r2, r3
 8013686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013688:	623b      	str	r3, [r7, #32]
 801368a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801368c:	69f9      	ldr	r1, [r7, #28]
 801368e:	6a3a      	ldr	r2, [r7, #32]
 8013690:	e841 2300 	strex	r3, r2, [r1]
 8013694:	61bb      	str	r3, [r7, #24]
   return(result);
 8013696:	69bb      	ldr	r3, [r7, #24]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d1e6      	bne.n	801366a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 801369c:	88fb      	ldrh	r3, [r7, #6]
 801369e:	461a      	mov	r2, r3
 80136a0:	68b9      	ldr	r1, [r7, #8]
 80136a2:	68f8      	ldr	r0, [r7, #12]
 80136a4:	f001 fc26 	bl	8014ef4 <UART_Start_Receive_IT>
 80136a8:	4603      	mov	r3, r0
 80136aa:	e000      	b.n	80136ae <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80136ac:	2302      	movs	r3, #2
  }
}
 80136ae:	4618      	mov	r0, r3
 80136b0:	3728      	adds	r7, #40	@ 0x28
 80136b2:	46bd      	mov	sp, r7
 80136b4:	bd80      	pop	{r7, pc}
 80136b6:	bf00      	nop
 80136b8:	58000c00 	.word	0x58000c00

080136bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80136bc:	b580      	push	{r7, lr}
 80136be:	b0ba      	sub	sp, #232	@ 0xe8
 80136c0:	af00      	add	r7, sp, #0
 80136c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	681b      	ldr	r3, [r3, #0]
 80136c8:	69db      	ldr	r3, [r3, #28]
 80136ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	689b      	ldr	r3, [r3, #8]
 80136de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80136e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80136e6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80136ea:	4013      	ands	r3, r2
 80136ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80136f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d11b      	bne.n	8013730 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80136f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80136fc:	f003 0320 	and.w	r3, r3, #32
 8013700:	2b00      	cmp	r3, #0
 8013702:	d015      	beq.n	8013730 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013708:	f003 0320 	and.w	r3, r3, #32
 801370c:	2b00      	cmp	r3, #0
 801370e:	d105      	bne.n	801371c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013710:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013718:	2b00      	cmp	r3, #0
 801371a:	d009      	beq.n	8013730 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013720:	2b00      	cmp	r3, #0
 8013722:	f000 8393 	beq.w	8013e4c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801372a:	6878      	ldr	r0, [r7, #4]
 801372c:	4798      	blx	r3
      }
      return;
 801372e:	e38d      	b.n	8013e4c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8013730:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013734:	2b00      	cmp	r3, #0
 8013736:	f000 8123 	beq.w	8013980 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801373a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 801373e:	4b8d      	ldr	r3, [pc, #564]	@ (8013974 <HAL_UART_IRQHandler+0x2b8>)
 8013740:	4013      	ands	r3, r2
 8013742:	2b00      	cmp	r3, #0
 8013744:	d106      	bne.n	8013754 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8013746:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801374a:	4b8b      	ldr	r3, [pc, #556]	@ (8013978 <HAL_UART_IRQHandler+0x2bc>)
 801374c:	4013      	ands	r3, r2
 801374e:	2b00      	cmp	r3, #0
 8013750:	f000 8116 	beq.w	8013980 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013758:	f003 0301 	and.w	r3, r3, #1
 801375c:	2b00      	cmp	r3, #0
 801375e:	d011      	beq.n	8013784 <HAL_UART_IRQHandler+0xc8>
 8013760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013768:	2b00      	cmp	r3, #0
 801376a:	d00b      	beq.n	8013784 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	2201      	movs	r2, #1
 8013772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801377a:	f043 0201 	orr.w	r2, r3, #1
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013788:	f003 0302 	and.w	r3, r3, #2
 801378c:	2b00      	cmp	r3, #0
 801378e:	d011      	beq.n	80137b4 <HAL_UART_IRQHandler+0xf8>
 8013790:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013794:	f003 0301 	and.w	r3, r3, #1
 8013798:	2b00      	cmp	r3, #0
 801379a:	d00b      	beq.n	80137b4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	2202      	movs	r2, #2
 80137a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80137aa:	f043 0204 	orr.w	r2, r3, #4
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80137b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80137b8:	f003 0304 	and.w	r3, r3, #4
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d011      	beq.n	80137e4 <HAL_UART_IRQHandler+0x128>
 80137c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80137c4:	f003 0301 	and.w	r3, r3, #1
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d00b      	beq.n	80137e4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	681b      	ldr	r3, [r3, #0]
 80137d0:	2204      	movs	r2, #4
 80137d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80137da:	f043 0202 	orr.w	r2, r3, #2
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80137e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80137e8:	f003 0308 	and.w	r3, r3, #8
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d017      	beq.n	8013820 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80137f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80137f4:	f003 0320 	and.w	r3, r3, #32
 80137f8:	2b00      	cmp	r3, #0
 80137fa:	d105      	bne.n	8013808 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80137fc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8013800:	4b5c      	ldr	r3, [pc, #368]	@ (8013974 <HAL_UART_IRQHandler+0x2b8>)
 8013802:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013804:	2b00      	cmp	r3, #0
 8013806:	d00b      	beq.n	8013820 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	2208      	movs	r2, #8
 801380e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013816:	f043 0208 	orr.w	r2, r3, #8
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8013820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013824:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013828:	2b00      	cmp	r3, #0
 801382a:	d012      	beq.n	8013852 <HAL_UART_IRQHandler+0x196>
 801382c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013830:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013834:	2b00      	cmp	r3, #0
 8013836:	d00c      	beq.n	8013852 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013840:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013848:	f043 0220 	orr.w	r2, r3, #32
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013858:	2b00      	cmp	r3, #0
 801385a:	f000 82f9 	beq.w	8013e50 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801385e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013862:	f003 0320 	and.w	r3, r3, #32
 8013866:	2b00      	cmp	r3, #0
 8013868:	d013      	beq.n	8013892 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801386a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801386e:	f003 0320 	and.w	r3, r3, #32
 8013872:	2b00      	cmp	r3, #0
 8013874:	d105      	bne.n	8013882 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801387a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801387e:	2b00      	cmp	r3, #0
 8013880:	d007      	beq.n	8013892 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013886:	2b00      	cmp	r3, #0
 8013888:	d003      	beq.n	8013892 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801388e:	6878      	ldr	r0, [r7, #4]
 8013890:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013898:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	681b      	ldr	r3, [r3, #0]
 80138a0:	689b      	ldr	r3, [r3, #8]
 80138a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80138a6:	2b40      	cmp	r3, #64	@ 0x40
 80138a8:	d005      	beq.n	80138b6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80138aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80138ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	d054      	beq.n	8013960 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80138b6:	6878      	ldr	r0, [r7, #4]
 80138b8:	f001 fc3e 	bl	8015138 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	681b      	ldr	r3, [r3, #0]
 80138c0:	689b      	ldr	r3, [r3, #8]
 80138c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80138c6:	2b40      	cmp	r3, #64	@ 0x40
 80138c8:	d146      	bne.n	8013958 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	3308      	adds	r3, #8
 80138d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80138d8:	e853 3f00 	ldrex	r3, [r3]
 80138dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80138e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80138e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80138e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	681b      	ldr	r3, [r3, #0]
 80138f0:	3308      	adds	r3, #8
 80138f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80138f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80138fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8013902:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013906:	e841 2300 	strex	r3, r2, [r1]
 801390a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801390e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013912:	2b00      	cmp	r3, #0
 8013914:	d1d9      	bne.n	80138ca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801391c:	2b00      	cmp	r3, #0
 801391e:	d017      	beq.n	8013950 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013926:	4a15      	ldr	r2, [pc, #84]	@ (801397c <HAL_UART_IRQHandler+0x2c0>)
 8013928:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013930:	4618      	mov	r0, r3
 8013932:	f7f5 fb6d 	bl	8009010 <HAL_DMA_Abort_IT>
 8013936:	4603      	mov	r3, r0
 8013938:	2b00      	cmp	r3, #0
 801393a:	d019      	beq.n	8013970 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013944:	687a      	ldr	r2, [r7, #4]
 8013946:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801394a:	4610      	mov	r0, r2
 801394c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801394e:	e00f      	b.n	8013970 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013950:	6878      	ldr	r0, [r7, #4]
 8013952:	f000 fa93 	bl	8013e7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013956:	e00b      	b.n	8013970 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013958:	6878      	ldr	r0, [r7, #4]
 801395a:	f000 fa8f 	bl	8013e7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801395e:	e007      	b.n	8013970 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8013960:	6878      	ldr	r0, [r7, #4]
 8013962:	f000 fa8b 	bl	8013e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	2200      	movs	r2, #0
 801396a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 801396e:	e26f      	b.n	8013e50 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013970:	bf00      	nop
    return;
 8013972:	e26d      	b.n	8013e50 <HAL_UART_IRQHandler+0x794>
 8013974:	10000001 	.word	0x10000001
 8013978:	04000120 	.word	0x04000120
 801397c:	08015205 	.word	0x08015205

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013984:	2b01      	cmp	r3, #1
 8013986:	f040 8203 	bne.w	8013d90 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801398a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801398e:	f003 0310 	and.w	r3, r3, #16
 8013992:	2b00      	cmp	r3, #0
 8013994:	f000 81fc 	beq.w	8013d90 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8013998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801399c:	f003 0310 	and.w	r3, r3, #16
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	f000 81f5 	beq.w	8013d90 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	681b      	ldr	r3, [r3, #0]
 80139aa:	2210      	movs	r2, #16
 80139ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	689b      	ldr	r3, [r3, #8]
 80139b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80139b8:	2b40      	cmp	r3, #64	@ 0x40
 80139ba:	f040 816d 	bne.w	8013c98 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80139c4:	681b      	ldr	r3, [r3, #0]
 80139c6:	4aa4      	ldr	r2, [pc, #656]	@ (8013c58 <HAL_UART_IRQHandler+0x59c>)
 80139c8:	4293      	cmp	r3, r2
 80139ca:	d068      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	4aa1      	ldr	r2, [pc, #644]	@ (8013c5c <HAL_UART_IRQHandler+0x5a0>)
 80139d6:	4293      	cmp	r3, r2
 80139d8:	d061      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80139e0:	681b      	ldr	r3, [r3, #0]
 80139e2:	4a9f      	ldr	r2, [pc, #636]	@ (8013c60 <HAL_UART_IRQHandler+0x5a4>)
 80139e4:	4293      	cmp	r3, r2
 80139e6:	d05a      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	4a9c      	ldr	r2, [pc, #624]	@ (8013c64 <HAL_UART_IRQHandler+0x5a8>)
 80139f2:	4293      	cmp	r3, r2
 80139f4:	d053      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	4a9a      	ldr	r2, [pc, #616]	@ (8013c68 <HAL_UART_IRQHandler+0x5ac>)
 8013a00:	4293      	cmp	r3, r2
 8013a02:	d04c      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	4a97      	ldr	r2, [pc, #604]	@ (8013c6c <HAL_UART_IRQHandler+0x5b0>)
 8013a0e:	4293      	cmp	r3, r2
 8013a10:	d045      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a18:	681b      	ldr	r3, [r3, #0]
 8013a1a:	4a95      	ldr	r2, [pc, #596]	@ (8013c70 <HAL_UART_IRQHandler+0x5b4>)
 8013a1c:	4293      	cmp	r3, r2
 8013a1e:	d03e      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a26:	681b      	ldr	r3, [r3, #0]
 8013a28:	4a92      	ldr	r2, [pc, #584]	@ (8013c74 <HAL_UART_IRQHandler+0x5b8>)
 8013a2a:	4293      	cmp	r3, r2
 8013a2c:	d037      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	4a90      	ldr	r2, [pc, #576]	@ (8013c78 <HAL_UART_IRQHandler+0x5bc>)
 8013a38:	4293      	cmp	r3, r2
 8013a3a:	d030      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	4a8d      	ldr	r2, [pc, #564]	@ (8013c7c <HAL_UART_IRQHandler+0x5c0>)
 8013a46:	4293      	cmp	r3, r2
 8013a48:	d029      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a50:	681b      	ldr	r3, [r3, #0]
 8013a52:	4a8b      	ldr	r2, [pc, #556]	@ (8013c80 <HAL_UART_IRQHandler+0x5c4>)
 8013a54:	4293      	cmp	r3, r2
 8013a56:	d022      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	4a88      	ldr	r2, [pc, #544]	@ (8013c84 <HAL_UART_IRQHandler+0x5c8>)
 8013a62:	4293      	cmp	r3, r2
 8013a64:	d01b      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	4a86      	ldr	r2, [pc, #536]	@ (8013c88 <HAL_UART_IRQHandler+0x5cc>)
 8013a70:	4293      	cmp	r3, r2
 8013a72:	d014      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	4a83      	ldr	r2, [pc, #524]	@ (8013c8c <HAL_UART_IRQHandler+0x5d0>)
 8013a7e:	4293      	cmp	r3, r2
 8013a80:	d00d      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	4a81      	ldr	r2, [pc, #516]	@ (8013c90 <HAL_UART_IRQHandler+0x5d4>)
 8013a8c:	4293      	cmp	r3, r2
 8013a8e:	d006      	beq.n	8013a9e <HAL_UART_IRQHandler+0x3e2>
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a96:	681b      	ldr	r3, [r3, #0]
 8013a98:	4a7e      	ldr	r2, [pc, #504]	@ (8013c94 <HAL_UART_IRQHandler+0x5d8>)
 8013a9a:	4293      	cmp	r3, r2
 8013a9c:	d106      	bne.n	8013aac <HAL_UART_IRQHandler+0x3f0>
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	685b      	ldr	r3, [r3, #4]
 8013aa8:	b29b      	uxth	r3, r3
 8013aaa:	e005      	b.n	8013ab8 <HAL_UART_IRQHandler+0x3fc>
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	685b      	ldr	r3, [r3, #4]
 8013ab6:	b29b      	uxth	r3, r3
 8013ab8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8013abc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	f000 80ad 	beq.w	8013c20 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013acc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013ad0:	429a      	cmp	r2, r3
 8013ad2:	f080 80a5 	bcs.w	8013c20 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013adc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ae6:	69db      	ldr	r3, [r3, #28]
 8013ae8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013aec:	f000 8087 	beq.w	8013bfe <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	681b      	ldr	r3, [r3, #0]
 8013af4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013af8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013afc:	e853 3f00 	ldrex	r3, [r3]
 8013b00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8013b04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013b08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013b0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	461a      	mov	r2, r3
 8013b16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013b1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013b1e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b22:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8013b26:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013b2a:	e841 2300 	strex	r3, r2, [r1]
 8013b2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8013b32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d1da      	bne.n	8013af0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	3308      	adds	r3, #8
 8013b40:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013b44:	e853 3f00 	ldrex	r3, [r3]
 8013b48:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013b4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013b4c:	f023 0301 	bic.w	r3, r3, #1
 8013b50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	3308      	adds	r3, #8
 8013b5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013b5e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8013b62:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b64:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013b66:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013b6a:	e841 2300 	strex	r3, r2, [r1]
 8013b6e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013b70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d1e1      	bne.n	8013b3a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	3308      	adds	r3, #8
 8013b7c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013b80:	e853 3f00 	ldrex	r3, [r3]
 8013b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013b86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013b88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013b8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	3308      	adds	r3, #8
 8013b96:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8013b9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b9e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013ba0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013ba2:	e841 2300 	strex	r3, r2, [r1]
 8013ba6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013ba8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d1e3      	bne.n	8013b76 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	2220      	movs	r2, #32
 8013bb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	2200      	movs	r2, #0
 8013bba:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013bc4:	e853 3f00 	ldrex	r3, [r3]
 8013bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013bca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013bcc:	f023 0310 	bic.w	r3, r3, #16
 8013bd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	681b      	ldr	r3, [r3, #0]
 8013bd8:	461a      	mov	r2, r3
 8013bda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013bde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013be0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013be2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013be4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013be6:	e841 2300 	strex	r3, r2, [r1]
 8013bea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013bec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d1e4      	bne.n	8013bbc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013bf8:	4618      	mov	r0, r3
 8013bfa:	f7f4 feeb 	bl	80089d4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	2202      	movs	r2, #2
 8013c02:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013c10:	b29b      	uxth	r3, r3
 8013c12:	1ad3      	subs	r3, r2, r3
 8013c14:	b29b      	uxth	r3, r3
 8013c16:	4619      	mov	r1, r3
 8013c18:	6878      	ldr	r0, [r7, #4]
 8013c1a:	f000 f939 	bl	8013e90 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013c1e:	e119      	b.n	8013e54 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013c26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013c2a:	429a      	cmp	r2, r3
 8013c2c:	f040 8112 	bne.w	8013e54 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013c36:	69db      	ldr	r3, [r3, #28]
 8013c38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013c3c:	f040 810a 	bne.w	8013e54 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	2202      	movs	r2, #2
 8013c44:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013c4c:	4619      	mov	r1, r3
 8013c4e:	6878      	ldr	r0, [r7, #4]
 8013c50:	f000 f91e 	bl	8013e90 <HAL_UARTEx_RxEventCallback>
      return;
 8013c54:	e0fe      	b.n	8013e54 <HAL_UART_IRQHandler+0x798>
 8013c56:	bf00      	nop
 8013c58:	40020010 	.word	0x40020010
 8013c5c:	40020028 	.word	0x40020028
 8013c60:	40020040 	.word	0x40020040
 8013c64:	40020058 	.word	0x40020058
 8013c68:	40020070 	.word	0x40020070
 8013c6c:	40020088 	.word	0x40020088
 8013c70:	400200a0 	.word	0x400200a0
 8013c74:	400200b8 	.word	0x400200b8
 8013c78:	40020410 	.word	0x40020410
 8013c7c:	40020428 	.word	0x40020428
 8013c80:	40020440 	.word	0x40020440
 8013c84:	40020458 	.word	0x40020458
 8013c88:	40020470 	.word	0x40020470
 8013c8c:	40020488 	.word	0x40020488
 8013c90:	400204a0 	.word	0x400204a0
 8013c94:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013ca4:	b29b      	uxth	r3, r3
 8013ca6:	1ad3      	subs	r3, r2, r3
 8013ca8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013cb2:	b29b      	uxth	r3, r3
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	f000 80cf 	beq.w	8013e58 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8013cba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	f000 80ca 	beq.w	8013e58 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ccc:	e853 3f00 	ldrex	r3, [r3]
 8013cd0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013cd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013cd8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	461a      	mov	r2, r3
 8013ce2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013ce6:	647b      	str	r3, [r7, #68]	@ 0x44
 8013ce8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013cea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013cec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013cee:	e841 2300 	strex	r3, r2, [r1]
 8013cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d1e4      	bne.n	8013cc4 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	681b      	ldr	r3, [r3, #0]
 8013cfe:	3308      	adds	r3, #8
 8013d00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d04:	e853 3f00 	ldrex	r3, [r3]
 8013d08:	623b      	str	r3, [r7, #32]
   return(result);
 8013d0a:	6a3a      	ldr	r2, [r7, #32]
 8013d0c:	4b55      	ldr	r3, [pc, #340]	@ (8013e64 <HAL_UART_IRQHandler+0x7a8>)
 8013d0e:	4013      	ands	r3, r2
 8013d10:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	3308      	adds	r3, #8
 8013d1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8013d1e:	633a      	str	r2, [r7, #48]	@ 0x30
 8013d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d26:	e841 2300 	strex	r3, r2, [r1]
 8013d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d1e3      	bne.n	8013cfa <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	2220      	movs	r2, #32
 8013d36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	2200      	movs	r2, #0
 8013d3e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	2200      	movs	r2, #0
 8013d44:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	681b      	ldr	r3, [r3, #0]
 8013d4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d4c:	693b      	ldr	r3, [r7, #16]
 8013d4e:	e853 3f00 	ldrex	r3, [r3]
 8013d52:	60fb      	str	r3, [r7, #12]
   return(result);
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	f023 0310 	bic.w	r3, r3, #16
 8013d5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	681b      	ldr	r3, [r3, #0]
 8013d62:	461a      	mov	r2, r3
 8013d64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8013d68:	61fb      	str	r3, [r7, #28]
 8013d6a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d6c:	69b9      	ldr	r1, [r7, #24]
 8013d6e:	69fa      	ldr	r2, [r7, #28]
 8013d70:	e841 2300 	strex	r3, r2, [r1]
 8013d74:	617b      	str	r3, [r7, #20]
   return(result);
 8013d76:	697b      	ldr	r3, [r7, #20]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d1e4      	bne.n	8013d46 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	2202      	movs	r2, #2
 8013d80:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8013d82:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013d86:	4619      	mov	r1, r3
 8013d88:	6878      	ldr	r0, [r7, #4]
 8013d8a:	f000 f881 	bl	8013e90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8013d8e:	e063      	b.n	8013e58 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8013d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013d94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d00e      	beq.n	8013dba <HAL_UART_IRQHandler+0x6fe>
 8013d9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013da0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d008      	beq.n	8013dba <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8013db0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8013db2:	6878      	ldr	r0, [r7, #4]
 8013db4:	f001 ff84 	bl	8015cc0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013db8:	e051      	b.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8013dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d014      	beq.n	8013df0 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8013dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d105      	bne.n	8013dde <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8013dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013dd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d008      	beq.n	8013df0 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	d03a      	beq.n	8013e5c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013dea:	6878      	ldr	r0, [r7, #4]
 8013dec:	4798      	blx	r3
    }
    return;
 8013dee:	e035      	b.n	8013e5c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8013df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d009      	beq.n	8013e10 <HAL_UART_IRQHandler+0x754>
 8013dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d003      	beq.n	8013e10 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8013e08:	6878      	ldr	r0, [r7, #4]
 8013e0a:	f001 fa0d 	bl	8015228 <UART_EndTransmit_IT>
    return;
 8013e0e:	e026      	b.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8013e10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d009      	beq.n	8013e30 <HAL_UART_IRQHandler+0x774>
 8013e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e20:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013e24:	2b00      	cmp	r3, #0
 8013e26:	d003      	beq.n	8013e30 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8013e28:	6878      	ldr	r0, [r7, #4]
 8013e2a:	f001 ff5d 	bl	8015ce8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013e2e:	e016      	b.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8013e30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d010      	beq.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
 8013e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	da0c      	bge.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8013e44:	6878      	ldr	r0, [r7, #4]
 8013e46:	f001 ff45 	bl	8015cd4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013e4a:	e008      	b.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
      return;
 8013e4c:	bf00      	nop
 8013e4e:	e006      	b.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
    return;
 8013e50:	bf00      	nop
 8013e52:	e004      	b.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
      return;
 8013e54:	bf00      	nop
 8013e56:	e002      	b.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
      return;
 8013e58:	bf00      	nop
 8013e5a:	e000      	b.n	8013e5e <HAL_UART_IRQHandler+0x7a2>
    return;
 8013e5c:	bf00      	nop
  }
}
 8013e5e:	37e8      	adds	r7, #232	@ 0xe8
 8013e60:	46bd      	mov	sp, r7
 8013e62:	bd80      	pop	{r7, pc}
 8013e64:	effffffe 	.word	0xeffffffe

08013e68 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8013e68:	b480      	push	{r7}
 8013e6a:	b083      	sub	sp, #12
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8013e70:	bf00      	nop
 8013e72:	370c      	adds	r7, #12
 8013e74:	46bd      	mov	sp, r7
 8013e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e7a:	4770      	bx	lr

08013e7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8013e7c:	b480      	push	{r7}
 8013e7e:	b083      	sub	sp, #12
 8013e80:	af00      	add	r7, sp, #0
 8013e82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8013e84:	bf00      	nop
 8013e86:	370c      	adds	r7, #12
 8013e88:	46bd      	mov	sp, r7
 8013e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e8e:	4770      	bx	lr

08013e90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8013e90:	b480      	push	{r7}
 8013e92:	b083      	sub	sp, #12
 8013e94:	af00      	add	r7, sp, #0
 8013e96:	6078      	str	r0, [r7, #4]
 8013e98:	460b      	mov	r3, r1
 8013e9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8013e9c:	bf00      	nop
 8013e9e:	370c      	adds	r7, #12
 8013ea0:	46bd      	mov	sp, r7
 8013ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea6:	4770      	bx	lr

08013ea8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013eac:	b092      	sub	sp, #72	@ 0x48
 8013eae:	af00      	add	r7, sp, #0
 8013eb0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8013eb2:	2300      	movs	r3, #0
 8013eb4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013eb8:	697b      	ldr	r3, [r7, #20]
 8013eba:	689a      	ldr	r2, [r3, #8]
 8013ebc:	697b      	ldr	r3, [r7, #20]
 8013ebe:	691b      	ldr	r3, [r3, #16]
 8013ec0:	431a      	orrs	r2, r3
 8013ec2:	697b      	ldr	r3, [r7, #20]
 8013ec4:	695b      	ldr	r3, [r3, #20]
 8013ec6:	431a      	orrs	r2, r3
 8013ec8:	697b      	ldr	r3, [r7, #20]
 8013eca:	69db      	ldr	r3, [r3, #28]
 8013ecc:	4313      	orrs	r3, r2
 8013ece:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013ed0:	697b      	ldr	r3, [r7, #20]
 8013ed2:	681b      	ldr	r3, [r3, #0]
 8013ed4:	681a      	ldr	r2, [r3, #0]
 8013ed6:	4bbe      	ldr	r3, [pc, #760]	@ (80141d0 <UART_SetConfig+0x328>)
 8013ed8:	4013      	ands	r3, r2
 8013eda:	697a      	ldr	r2, [r7, #20]
 8013edc:	6812      	ldr	r2, [r2, #0]
 8013ede:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013ee0:	430b      	orrs	r3, r1
 8013ee2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8013ee4:	697b      	ldr	r3, [r7, #20]
 8013ee6:	681b      	ldr	r3, [r3, #0]
 8013ee8:	685b      	ldr	r3, [r3, #4]
 8013eea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8013eee:	697b      	ldr	r3, [r7, #20]
 8013ef0:	68da      	ldr	r2, [r3, #12]
 8013ef2:	697b      	ldr	r3, [r7, #20]
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	430a      	orrs	r2, r1
 8013ef8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013efa:	697b      	ldr	r3, [r7, #20]
 8013efc:	699b      	ldr	r3, [r3, #24]
 8013efe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8013f00:	697b      	ldr	r3, [r7, #20]
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	4ab3      	ldr	r2, [pc, #716]	@ (80141d4 <UART_SetConfig+0x32c>)
 8013f06:	4293      	cmp	r3, r2
 8013f08:	d004      	beq.n	8013f14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013f0a:	697b      	ldr	r3, [r7, #20]
 8013f0c:	6a1b      	ldr	r3, [r3, #32]
 8013f0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013f10:	4313      	orrs	r3, r2
 8013f12:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8013f14:	697b      	ldr	r3, [r7, #20]
 8013f16:	681b      	ldr	r3, [r3, #0]
 8013f18:	689a      	ldr	r2, [r3, #8]
 8013f1a:	4baf      	ldr	r3, [pc, #700]	@ (80141d8 <UART_SetConfig+0x330>)
 8013f1c:	4013      	ands	r3, r2
 8013f1e:	697a      	ldr	r2, [r7, #20]
 8013f20:	6812      	ldr	r2, [r2, #0]
 8013f22:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013f24:	430b      	orrs	r3, r1
 8013f26:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013f28:	697b      	ldr	r3, [r7, #20]
 8013f2a:	681b      	ldr	r3, [r3, #0]
 8013f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f2e:	f023 010f 	bic.w	r1, r3, #15
 8013f32:	697b      	ldr	r3, [r7, #20]
 8013f34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013f36:	697b      	ldr	r3, [r7, #20]
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	430a      	orrs	r2, r1
 8013f3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013f3e:	697b      	ldr	r3, [r7, #20]
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	4aa6      	ldr	r2, [pc, #664]	@ (80141dc <UART_SetConfig+0x334>)
 8013f44:	4293      	cmp	r3, r2
 8013f46:	d177      	bne.n	8014038 <UART_SetConfig+0x190>
 8013f48:	4ba5      	ldr	r3, [pc, #660]	@ (80141e0 <UART_SetConfig+0x338>)
 8013f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013f4c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013f50:	2b28      	cmp	r3, #40	@ 0x28
 8013f52:	d86d      	bhi.n	8014030 <UART_SetConfig+0x188>
 8013f54:	a201      	add	r2, pc, #4	@ (adr r2, 8013f5c <UART_SetConfig+0xb4>)
 8013f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f5a:	bf00      	nop
 8013f5c:	08014001 	.word	0x08014001
 8013f60:	08014031 	.word	0x08014031
 8013f64:	08014031 	.word	0x08014031
 8013f68:	08014031 	.word	0x08014031
 8013f6c:	08014031 	.word	0x08014031
 8013f70:	08014031 	.word	0x08014031
 8013f74:	08014031 	.word	0x08014031
 8013f78:	08014031 	.word	0x08014031
 8013f7c:	08014009 	.word	0x08014009
 8013f80:	08014031 	.word	0x08014031
 8013f84:	08014031 	.word	0x08014031
 8013f88:	08014031 	.word	0x08014031
 8013f8c:	08014031 	.word	0x08014031
 8013f90:	08014031 	.word	0x08014031
 8013f94:	08014031 	.word	0x08014031
 8013f98:	08014031 	.word	0x08014031
 8013f9c:	08014011 	.word	0x08014011
 8013fa0:	08014031 	.word	0x08014031
 8013fa4:	08014031 	.word	0x08014031
 8013fa8:	08014031 	.word	0x08014031
 8013fac:	08014031 	.word	0x08014031
 8013fb0:	08014031 	.word	0x08014031
 8013fb4:	08014031 	.word	0x08014031
 8013fb8:	08014031 	.word	0x08014031
 8013fbc:	08014019 	.word	0x08014019
 8013fc0:	08014031 	.word	0x08014031
 8013fc4:	08014031 	.word	0x08014031
 8013fc8:	08014031 	.word	0x08014031
 8013fcc:	08014031 	.word	0x08014031
 8013fd0:	08014031 	.word	0x08014031
 8013fd4:	08014031 	.word	0x08014031
 8013fd8:	08014031 	.word	0x08014031
 8013fdc:	08014021 	.word	0x08014021
 8013fe0:	08014031 	.word	0x08014031
 8013fe4:	08014031 	.word	0x08014031
 8013fe8:	08014031 	.word	0x08014031
 8013fec:	08014031 	.word	0x08014031
 8013ff0:	08014031 	.word	0x08014031
 8013ff4:	08014031 	.word	0x08014031
 8013ff8:	08014031 	.word	0x08014031
 8013ffc:	08014029 	.word	0x08014029
 8014000:	2301      	movs	r3, #1
 8014002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014006:	e326      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014008:	2304      	movs	r3, #4
 801400a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801400e:	e322      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014010:	2308      	movs	r3, #8
 8014012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014016:	e31e      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014018:	2310      	movs	r3, #16
 801401a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801401e:	e31a      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014020:	2320      	movs	r3, #32
 8014022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014026:	e316      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014028:	2340      	movs	r3, #64	@ 0x40
 801402a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801402e:	e312      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014030:	2380      	movs	r3, #128	@ 0x80
 8014032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014036:	e30e      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014038:	697b      	ldr	r3, [r7, #20]
 801403a:	681b      	ldr	r3, [r3, #0]
 801403c:	4a69      	ldr	r2, [pc, #420]	@ (80141e4 <UART_SetConfig+0x33c>)
 801403e:	4293      	cmp	r3, r2
 8014040:	d130      	bne.n	80140a4 <UART_SetConfig+0x1fc>
 8014042:	4b67      	ldr	r3, [pc, #412]	@ (80141e0 <UART_SetConfig+0x338>)
 8014044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014046:	f003 0307 	and.w	r3, r3, #7
 801404a:	2b05      	cmp	r3, #5
 801404c:	d826      	bhi.n	801409c <UART_SetConfig+0x1f4>
 801404e:	a201      	add	r2, pc, #4	@ (adr r2, 8014054 <UART_SetConfig+0x1ac>)
 8014050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014054:	0801406d 	.word	0x0801406d
 8014058:	08014075 	.word	0x08014075
 801405c:	0801407d 	.word	0x0801407d
 8014060:	08014085 	.word	0x08014085
 8014064:	0801408d 	.word	0x0801408d
 8014068:	08014095 	.word	0x08014095
 801406c:	2300      	movs	r3, #0
 801406e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014072:	e2f0      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014074:	2304      	movs	r3, #4
 8014076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801407a:	e2ec      	b.n	8014656 <UART_SetConfig+0x7ae>
 801407c:	2308      	movs	r3, #8
 801407e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014082:	e2e8      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014084:	2310      	movs	r3, #16
 8014086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801408a:	e2e4      	b.n	8014656 <UART_SetConfig+0x7ae>
 801408c:	2320      	movs	r3, #32
 801408e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014092:	e2e0      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014094:	2340      	movs	r3, #64	@ 0x40
 8014096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801409a:	e2dc      	b.n	8014656 <UART_SetConfig+0x7ae>
 801409c:	2380      	movs	r3, #128	@ 0x80
 801409e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140a2:	e2d8      	b.n	8014656 <UART_SetConfig+0x7ae>
 80140a4:	697b      	ldr	r3, [r7, #20]
 80140a6:	681b      	ldr	r3, [r3, #0]
 80140a8:	4a4f      	ldr	r2, [pc, #316]	@ (80141e8 <UART_SetConfig+0x340>)
 80140aa:	4293      	cmp	r3, r2
 80140ac:	d130      	bne.n	8014110 <UART_SetConfig+0x268>
 80140ae:	4b4c      	ldr	r3, [pc, #304]	@ (80141e0 <UART_SetConfig+0x338>)
 80140b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80140b2:	f003 0307 	and.w	r3, r3, #7
 80140b6:	2b05      	cmp	r3, #5
 80140b8:	d826      	bhi.n	8014108 <UART_SetConfig+0x260>
 80140ba:	a201      	add	r2, pc, #4	@ (adr r2, 80140c0 <UART_SetConfig+0x218>)
 80140bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140c0:	080140d9 	.word	0x080140d9
 80140c4:	080140e1 	.word	0x080140e1
 80140c8:	080140e9 	.word	0x080140e9
 80140cc:	080140f1 	.word	0x080140f1
 80140d0:	080140f9 	.word	0x080140f9
 80140d4:	08014101 	.word	0x08014101
 80140d8:	2300      	movs	r3, #0
 80140da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140de:	e2ba      	b.n	8014656 <UART_SetConfig+0x7ae>
 80140e0:	2304      	movs	r3, #4
 80140e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140e6:	e2b6      	b.n	8014656 <UART_SetConfig+0x7ae>
 80140e8:	2308      	movs	r3, #8
 80140ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140ee:	e2b2      	b.n	8014656 <UART_SetConfig+0x7ae>
 80140f0:	2310      	movs	r3, #16
 80140f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140f6:	e2ae      	b.n	8014656 <UART_SetConfig+0x7ae>
 80140f8:	2320      	movs	r3, #32
 80140fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140fe:	e2aa      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014100:	2340      	movs	r3, #64	@ 0x40
 8014102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014106:	e2a6      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014108:	2380      	movs	r3, #128	@ 0x80
 801410a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801410e:	e2a2      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014110:	697b      	ldr	r3, [r7, #20]
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	4a35      	ldr	r2, [pc, #212]	@ (80141ec <UART_SetConfig+0x344>)
 8014116:	4293      	cmp	r3, r2
 8014118:	d130      	bne.n	801417c <UART_SetConfig+0x2d4>
 801411a:	4b31      	ldr	r3, [pc, #196]	@ (80141e0 <UART_SetConfig+0x338>)
 801411c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801411e:	f003 0307 	and.w	r3, r3, #7
 8014122:	2b05      	cmp	r3, #5
 8014124:	d826      	bhi.n	8014174 <UART_SetConfig+0x2cc>
 8014126:	a201      	add	r2, pc, #4	@ (adr r2, 801412c <UART_SetConfig+0x284>)
 8014128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801412c:	08014145 	.word	0x08014145
 8014130:	0801414d 	.word	0x0801414d
 8014134:	08014155 	.word	0x08014155
 8014138:	0801415d 	.word	0x0801415d
 801413c:	08014165 	.word	0x08014165
 8014140:	0801416d 	.word	0x0801416d
 8014144:	2300      	movs	r3, #0
 8014146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801414a:	e284      	b.n	8014656 <UART_SetConfig+0x7ae>
 801414c:	2304      	movs	r3, #4
 801414e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014152:	e280      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014154:	2308      	movs	r3, #8
 8014156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801415a:	e27c      	b.n	8014656 <UART_SetConfig+0x7ae>
 801415c:	2310      	movs	r3, #16
 801415e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014162:	e278      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014164:	2320      	movs	r3, #32
 8014166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801416a:	e274      	b.n	8014656 <UART_SetConfig+0x7ae>
 801416c:	2340      	movs	r3, #64	@ 0x40
 801416e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014172:	e270      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014174:	2380      	movs	r3, #128	@ 0x80
 8014176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801417a:	e26c      	b.n	8014656 <UART_SetConfig+0x7ae>
 801417c:	697b      	ldr	r3, [r7, #20]
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	4a1b      	ldr	r2, [pc, #108]	@ (80141f0 <UART_SetConfig+0x348>)
 8014182:	4293      	cmp	r3, r2
 8014184:	d142      	bne.n	801420c <UART_SetConfig+0x364>
 8014186:	4b16      	ldr	r3, [pc, #88]	@ (80141e0 <UART_SetConfig+0x338>)
 8014188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801418a:	f003 0307 	and.w	r3, r3, #7
 801418e:	2b05      	cmp	r3, #5
 8014190:	d838      	bhi.n	8014204 <UART_SetConfig+0x35c>
 8014192:	a201      	add	r2, pc, #4	@ (adr r2, 8014198 <UART_SetConfig+0x2f0>)
 8014194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014198:	080141b1 	.word	0x080141b1
 801419c:	080141b9 	.word	0x080141b9
 80141a0:	080141c1 	.word	0x080141c1
 80141a4:	080141c9 	.word	0x080141c9
 80141a8:	080141f5 	.word	0x080141f5
 80141ac:	080141fd 	.word	0x080141fd
 80141b0:	2300      	movs	r3, #0
 80141b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141b6:	e24e      	b.n	8014656 <UART_SetConfig+0x7ae>
 80141b8:	2304      	movs	r3, #4
 80141ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141be:	e24a      	b.n	8014656 <UART_SetConfig+0x7ae>
 80141c0:	2308      	movs	r3, #8
 80141c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141c6:	e246      	b.n	8014656 <UART_SetConfig+0x7ae>
 80141c8:	2310      	movs	r3, #16
 80141ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141ce:	e242      	b.n	8014656 <UART_SetConfig+0x7ae>
 80141d0:	cfff69f3 	.word	0xcfff69f3
 80141d4:	58000c00 	.word	0x58000c00
 80141d8:	11fff4ff 	.word	0x11fff4ff
 80141dc:	40011000 	.word	0x40011000
 80141e0:	58024400 	.word	0x58024400
 80141e4:	40004400 	.word	0x40004400
 80141e8:	40004800 	.word	0x40004800
 80141ec:	40004c00 	.word	0x40004c00
 80141f0:	40005000 	.word	0x40005000
 80141f4:	2320      	movs	r3, #32
 80141f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141fa:	e22c      	b.n	8014656 <UART_SetConfig+0x7ae>
 80141fc:	2340      	movs	r3, #64	@ 0x40
 80141fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014202:	e228      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014204:	2380      	movs	r3, #128	@ 0x80
 8014206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801420a:	e224      	b.n	8014656 <UART_SetConfig+0x7ae>
 801420c:	697b      	ldr	r3, [r7, #20]
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	4ab1      	ldr	r2, [pc, #708]	@ (80144d8 <UART_SetConfig+0x630>)
 8014212:	4293      	cmp	r3, r2
 8014214:	d176      	bne.n	8014304 <UART_SetConfig+0x45c>
 8014216:	4bb1      	ldr	r3, [pc, #708]	@ (80144dc <UART_SetConfig+0x634>)
 8014218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801421a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801421e:	2b28      	cmp	r3, #40	@ 0x28
 8014220:	d86c      	bhi.n	80142fc <UART_SetConfig+0x454>
 8014222:	a201      	add	r2, pc, #4	@ (adr r2, 8014228 <UART_SetConfig+0x380>)
 8014224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014228:	080142cd 	.word	0x080142cd
 801422c:	080142fd 	.word	0x080142fd
 8014230:	080142fd 	.word	0x080142fd
 8014234:	080142fd 	.word	0x080142fd
 8014238:	080142fd 	.word	0x080142fd
 801423c:	080142fd 	.word	0x080142fd
 8014240:	080142fd 	.word	0x080142fd
 8014244:	080142fd 	.word	0x080142fd
 8014248:	080142d5 	.word	0x080142d5
 801424c:	080142fd 	.word	0x080142fd
 8014250:	080142fd 	.word	0x080142fd
 8014254:	080142fd 	.word	0x080142fd
 8014258:	080142fd 	.word	0x080142fd
 801425c:	080142fd 	.word	0x080142fd
 8014260:	080142fd 	.word	0x080142fd
 8014264:	080142fd 	.word	0x080142fd
 8014268:	080142dd 	.word	0x080142dd
 801426c:	080142fd 	.word	0x080142fd
 8014270:	080142fd 	.word	0x080142fd
 8014274:	080142fd 	.word	0x080142fd
 8014278:	080142fd 	.word	0x080142fd
 801427c:	080142fd 	.word	0x080142fd
 8014280:	080142fd 	.word	0x080142fd
 8014284:	080142fd 	.word	0x080142fd
 8014288:	080142e5 	.word	0x080142e5
 801428c:	080142fd 	.word	0x080142fd
 8014290:	080142fd 	.word	0x080142fd
 8014294:	080142fd 	.word	0x080142fd
 8014298:	080142fd 	.word	0x080142fd
 801429c:	080142fd 	.word	0x080142fd
 80142a0:	080142fd 	.word	0x080142fd
 80142a4:	080142fd 	.word	0x080142fd
 80142a8:	080142ed 	.word	0x080142ed
 80142ac:	080142fd 	.word	0x080142fd
 80142b0:	080142fd 	.word	0x080142fd
 80142b4:	080142fd 	.word	0x080142fd
 80142b8:	080142fd 	.word	0x080142fd
 80142bc:	080142fd 	.word	0x080142fd
 80142c0:	080142fd 	.word	0x080142fd
 80142c4:	080142fd 	.word	0x080142fd
 80142c8:	080142f5 	.word	0x080142f5
 80142cc:	2301      	movs	r3, #1
 80142ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142d2:	e1c0      	b.n	8014656 <UART_SetConfig+0x7ae>
 80142d4:	2304      	movs	r3, #4
 80142d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142da:	e1bc      	b.n	8014656 <UART_SetConfig+0x7ae>
 80142dc:	2308      	movs	r3, #8
 80142de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142e2:	e1b8      	b.n	8014656 <UART_SetConfig+0x7ae>
 80142e4:	2310      	movs	r3, #16
 80142e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142ea:	e1b4      	b.n	8014656 <UART_SetConfig+0x7ae>
 80142ec:	2320      	movs	r3, #32
 80142ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142f2:	e1b0      	b.n	8014656 <UART_SetConfig+0x7ae>
 80142f4:	2340      	movs	r3, #64	@ 0x40
 80142f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142fa:	e1ac      	b.n	8014656 <UART_SetConfig+0x7ae>
 80142fc:	2380      	movs	r3, #128	@ 0x80
 80142fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014302:	e1a8      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014304:	697b      	ldr	r3, [r7, #20]
 8014306:	681b      	ldr	r3, [r3, #0]
 8014308:	4a75      	ldr	r2, [pc, #468]	@ (80144e0 <UART_SetConfig+0x638>)
 801430a:	4293      	cmp	r3, r2
 801430c:	d130      	bne.n	8014370 <UART_SetConfig+0x4c8>
 801430e:	4b73      	ldr	r3, [pc, #460]	@ (80144dc <UART_SetConfig+0x634>)
 8014310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014312:	f003 0307 	and.w	r3, r3, #7
 8014316:	2b05      	cmp	r3, #5
 8014318:	d826      	bhi.n	8014368 <UART_SetConfig+0x4c0>
 801431a:	a201      	add	r2, pc, #4	@ (adr r2, 8014320 <UART_SetConfig+0x478>)
 801431c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014320:	08014339 	.word	0x08014339
 8014324:	08014341 	.word	0x08014341
 8014328:	08014349 	.word	0x08014349
 801432c:	08014351 	.word	0x08014351
 8014330:	08014359 	.word	0x08014359
 8014334:	08014361 	.word	0x08014361
 8014338:	2300      	movs	r3, #0
 801433a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801433e:	e18a      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014340:	2304      	movs	r3, #4
 8014342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014346:	e186      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014348:	2308      	movs	r3, #8
 801434a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801434e:	e182      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014350:	2310      	movs	r3, #16
 8014352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014356:	e17e      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014358:	2320      	movs	r3, #32
 801435a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801435e:	e17a      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014360:	2340      	movs	r3, #64	@ 0x40
 8014362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014366:	e176      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014368:	2380      	movs	r3, #128	@ 0x80
 801436a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801436e:	e172      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014370:	697b      	ldr	r3, [r7, #20]
 8014372:	681b      	ldr	r3, [r3, #0]
 8014374:	4a5b      	ldr	r2, [pc, #364]	@ (80144e4 <UART_SetConfig+0x63c>)
 8014376:	4293      	cmp	r3, r2
 8014378:	d130      	bne.n	80143dc <UART_SetConfig+0x534>
 801437a:	4b58      	ldr	r3, [pc, #352]	@ (80144dc <UART_SetConfig+0x634>)
 801437c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801437e:	f003 0307 	and.w	r3, r3, #7
 8014382:	2b05      	cmp	r3, #5
 8014384:	d826      	bhi.n	80143d4 <UART_SetConfig+0x52c>
 8014386:	a201      	add	r2, pc, #4	@ (adr r2, 801438c <UART_SetConfig+0x4e4>)
 8014388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801438c:	080143a5 	.word	0x080143a5
 8014390:	080143ad 	.word	0x080143ad
 8014394:	080143b5 	.word	0x080143b5
 8014398:	080143bd 	.word	0x080143bd
 801439c:	080143c5 	.word	0x080143c5
 80143a0:	080143cd 	.word	0x080143cd
 80143a4:	2300      	movs	r3, #0
 80143a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143aa:	e154      	b.n	8014656 <UART_SetConfig+0x7ae>
 80143ac:	2304      	movs	r3, #4
 80143ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143b2:	e150      	b.n	8014656 <UART_SetConfig+0x7ae>
 80143b4:	2308      	movs	r3, #8
 80143b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143ba:	e14c      	b.n	8014656 <UART_SetConfig+0x7ae>
 80143bc:	2310      	movs	r3, #16
 80143be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143c2:	e148      	b.n	8014656 <UART_SetConfig+0x7ae>
 80143c4:	2320      	movs	r3, #32
 80143c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143ca:	e144      	b.n	8014656 <UART_SetConfig+0x7ae>
 80143cc:	2340      	movs	r3, #64	@ 0x40
 80143ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143d2:	e140      	b.n	8014656 <UART_SetConfig+0x7ae>
 80143d4:	2380      	movs	r3, #128	@ 0x80
 80143d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143da:	e13c      	b.n	8014656 <UART_SetConfig+0x7ae>
 80143dc:	697b      	ldr	r3, [r7, #20]
 80143de:	681b      	ldr	r3, [r3, #0]
 80143e0:	4a41      	ldr	r2, [pc, #260]	@ (80144e8 <UART_SetConfig+0x640>)
 80143e2:	4293      	cmp	r3, r2
 80143e4:	f040 8082 	bne.w	80144ec <UART_SetConfig+0x644>
 80143e8:	4b3c      	ldr	r3, [pc, #240]	@ (80144dc <UART_SetConfig+0x634>)
 80143ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80143ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80143f0:	2b28      	cmp	r3, #40	@ 0x28
 80143f2:	d86d      	bhi.n	80144d0 <UART_SetConfig+0x628>
 80143f4:	a201      	add	r2, pc, #4	@ (adr r2, 80143fc <UART_SetConfig+0x554>)
 80143f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143fa:	bf00      	nop
 80143fc:	080144a1 	.word	0x080144a1
 8014400:	080144d1 	.word	0x080144d1
 8014404:	080144d1 	.word	0x080144d1
 8014408:	080144d1 	.word	0x080144d1
 801440c:	080144d1 	.word	0x080144d1
 8014410:	080144d1 	.word	0x080144d1
 8014414:	080144d1 	.word	0x080144d1
 8014418:	080144d1 	.word	0x080144d1
 801441c:	080144a9 	.word	0x080144a9
 8014420:	080144d1 	.word	0x080144d1
 8014424:	080144d1 	.word	0x080144d1
 8014428:	080144d1 	.word	0x080144d1
 801442c:	080144d1 	.word	0x080144d1
 8014430:	080144d1 	.word	0x080144d1
 8014434:	080144d1 	.word	0x080144d1
 8014438:	080144d1 	.word	0x080144d1
 801443c:	080144b1 	.word	0x080144b1
 8014440:	080144d1 	.word	0x080144d1
 8014444:	080144d1 	.word	0x080144d1
 8014448:	080144d1 	.word	0x080144d1
 801444c:	080144d1 	.word	0x080144d1
 8014450:	080144d1 	.word	0x080144d1
 8014454:	080144d1 	.word	0x080144d1
 8014458:	080144d1 	.word	0x080144d1
 801445c:	080144b9 	.word	0x080144b9
 8014460:	080144d1 	.word	0x080144d1
 8014464:	080144d1 	.word	0x080144d1
 8014468:	080144d1 	.word	0x080144d1
 801446c:	080144d1 	.word	0x080144d1
 8014470:	080144d1 	.word	0x080144d1
 8014474:	080144d1 	.word	0x080144d1
 8014478:	080144d1 	.word	0x080144d1
 801447c:	080144c1 	.word	0x080144c1
 8014480:	080144d1 	.word	0x080144d1
 8014484:	080144d1 	.word	0x080144d1
 8014488:	080144d1 	.word	0x080144d1
 801448c:	080144d1 	.word	0x080144d1
 8014490:	080144d1 	.word	0x080144d1
 8014494:	080144d1 	.word	0x080144d1
 8014498:	080144d1 	.word	0x080144d1
 801449c:	080144c9 	.word	0x080144c9
 80144a0:	2301      	movs	r3, #1
 80144a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144a6:	e0d6      	b.n	8014656 <UART_SetConfig+0x7ae>
 80144a8:	2304      	movs	r3, #4
 80144aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144ae:	e0d2      	b.n	8014656 <UART_SetConfig+0x7ae>
 80144b0:	2308      	movs	r3, #8
 80144b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144b6:	e0ce      	b.n	8014656 <UART_SetConfig+0x7ae>
 80144b8:	2310      	movs	r3, #16
 80144ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144be:	e0ca      	b.n	8014656 <UART_SetConfig+0x7ae>
 80144c0:	2320      	movs	r3, #32
 80144c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144c6:	e0c6      	b.n	8014656 <UART_SetConfig+0x7ae>
 80144c8:	2340      	movs	r3, #64	@ 0x40
 80144ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144ce:	e0c2      	b.n	8014656 <UART_SetConfig+0x7ae>
 80144d0:	2380      	movs	r3, #128	@ 0x80
 80144d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144d6:	e0be      	b.n	8014656 <UART_SetConfig+0x7ae>
 80144d8:	40011400 	.word	0x40011400
 80144dc:	58024400 	.word	0x58024400
 80144e0:	40007800 	.word	0x40007800
 80144e4:	40007c00 	.word	0x40007c00
 80144e8:	40011800 	.word	0x40011800
 80144ec:	697b      	ldr	r3, [r7, #20]
 80144ee:	681b      	ldr	r3, [r3, #0]
 80144f0:	4aad      	ldr	r2, [pc, #692]	@ (80147a8 <UART_SetConfig+0x900>)
 80144f2:	4293      	cmp	r3, r2
 80144f4:	d176      	bne.n	80145e4 <UART_SetConfig+0x73c>
 80144f6:	4bad      	ldr	r3, [pc, #692]	@ (80147ac <UART_SetConfig+0x904>)
 80144f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80144fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80144fe:	2b28      	cmp	r3, #40	@ 0x28
 8014500:	d86c      	bhi.n	80145dc <UART_SetConfig+0x734>
 8014502:	a201      	add	r2, pc, #4	@ (adr r2, 8014508 <UART_SetConfig+0x660>)
 8014504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014508:	080145ad 	.word	0x080145ad
 801450c:	080145dd 	.word	0x080145dd
 8014510:	080145dd 	.word	0x080145dd
 8014514:	080145dd 	.word	0x080145dd
 8014518:	080145dd 	.word	0x080145dd
 801451c:	080145dd 	.word	0x080145dd
 8014520:	080145dd 	.word	0x080145dd
 8014524:	080145dd 	.word	0x080145dd
 8014528:	080145b5 	.word	0x080145b5
 801452c:	080145dd 	.word	0x080145dd
 8014530:	080145dd 	.word	0x080145dd
 8014534:	080145dd 	.word	0x080145dd
 8014538:	080145dd 	.word	0x080145dd
 801453c:	080145dd 	.word	0x080145dd
 8014540:	080145dd 	.word	0x080145dd
 8014544:	080145dd 	.word	0x080145dd
 8014548:	080145bd 	.word	0x080145bd
 801454c:	080145dd 	.word	0x080145dd
 8014550:	080145dd 	.word	0x080145dd
 8014554:	080145dd 	.word	0x080145dd
 8014558:	080145dd 	.word	0x080145dd
 801455c:	080145dd 	.word	0x080145dd
 8014560:	080145dd 	.word	0x080145dd
 8014564:	080145dd 	.word	0x080145dd
 8014568:	080145c5 	.word	0x080145c5
 801456c:	080145dd 	.word	0x080145dd
 8014570:	080145dd 	.word	0x080145dd
 8014574:	080145dd 	.word	0x080145dd
 8014578:	080145dd 	.word	0x080145dd
 801457c:	080145dd 	.word	0x080145dd
 8014580:	080145dd 	.word	0x080145dd
 8014584:	080145dd 	.word	0x080145dd
 8014588:	080145cd 	.word	0x080145cd
 801458c:	080145dd 	.word	0x080145dd
 8014590:	080145dd 	.word	0x080145dd
 8014594:	080145dd 	.word	0x080145dd
 8014598:	080145dd 	.word	0x080145dd
 801459c:	080145dd 	.word	0x080145dd
 80145a0:	080145dd 	.word	0x080145dd
 80145a4:	080145dd 	.word	0x080145dd
 80145a8:	080145d5 	.word	0x080145d5
 80145ac:	2301      	movs	r3, #1
 80145ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145b2:	e050      	b.n	8014656 <UART_SetConfig+0x7ae>
 80145b4:	2304      	movs	r3, #4
 80145b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145ba:	e04c      	b.n	8014656 <UART_SetConfig+0x7ae>
 80145bc:	2308      	movs	r3, #8
 80145be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145c2:	e048      	b.n	8014656 <UART_SetConfig+0x7ae>
 80145c4:	2310      	movs	r3, #16
 80145c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145ca:	e044      	b.n	8014656 <UART_SetConfig+0x7ae>
 80145cc:	2320      	movs	r3, #32
 80145ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145d2:	e040      	b.n	8014656 <UART_SetConfig+0x7ae>
 80145d4:	2340      	movs	r3, #64	@ 0x40
 80145d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145da:	e03c      	b.n	8014656 <UART_SetConfig+0x7ae>
 80145dc:	2380      	movs	r3, #128	@ 0x80
 80145de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145e2:	e038      	b.n	8014656 <UART_SetConfig+0x7ae>
 80145e4:	697b      	ldr	r3, [r7, #20]
 80145e6:	681b      	ldr	r3, [r3, #0]
 80145e8:	4a71      	ldr	r2, [pc, #452]	@ (80147b0 <UART_SetConfig+0x908>)
 80145ea:	4293      	cmp	r3, r2
 80145ec:	d130      	bne.n	8014650 <UART_SetConfig+0x7a8>
 80145ee:	4b6f      	ldr	r3, [pc, #444]	@ (80147ac <UART_SetConfig+0x904>)
 80145f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80145f2:	f003 0307 	and.w	r3, r3, #7
 80145f6:	2b05      	cmp	r3, #5
 80145f8:	d826      	bhi.n	8014648 <UART_SetConfig+0x7a0>
 80145fa:	a201      	add	r2, pc, #4	@ (adr r2, 8014600 <UART_SetConfig+0x758>)
 80145fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014600:	08014619 	.word	0x08014619
 8014604:	08014621 	.word	0x08014621
 8014608:	08014629 	.word	0x08014629
 801460c:	08014631 	.word	0x08014631
 8014610:	08014639 	.word	0x08014639
 8014614:	08014641 	.word	0x08014641
 8014618:	2302      	movs	r3, #2
 801461a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801461e:	e01a      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014620:	2304      	movs	r3, #4
 8014622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014626:	e016      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014628:	2308      	movs	r3, #8
 801462a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801462e:	e012      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014630:	2310      	movs	r3, #16
 8014632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014636:	e00e      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014638:	2320      	movs	r3, #32
 801463a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801463e:	e00a      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014640:	2340      	movs	r3, #64	@ 0x40
 8014642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014646:	e006      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014648:	2380      	movs	r3, #128	@ 0x80
 801464a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801464e:	e002      	b.n	8014656 <UART_SetConfig+0x7ae>
 8014650:	2380      	movs	r3, #128	@ 0x80
 8014652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8014656:	697b      	ldr	r3, [r7, #20]
 8014658:	681b      	ldr	r3, [r3, #0]
 801465a:	4a55      	ldr	r2, [pc, #340]	@ (80147b0 <UART_SetConfig+0x908>)
 801465c:	4293      	cmp	r3, r2
 801465e:	f040 80f8 	bne.w	8014852 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8014662:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014666:	2b20      	cmp	r3, #32
 8014668:	dc46      	bgt.n	80146f8 <UART_SetConfig+0x850>
 801466a:	2b02      	cmp	r3, #2
 801466c:	db75      	blt.n	801475a <UART_SetConfig+0x8b2>
 801466e:	3b02      	subs	r3, #2
 8014670:	2b1e      	cmp	r3, #30
 8014672:	d872      	bhi.n	801475a <UART_SetConfig+0x8b2>
 8014674:	a201      	add	r2, pc, #4	@ (adr r2, 801467c <UART_SetConfig+0x7d4>)
 8014676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801467a:	bf00      	nop
 801467c:	080146ff 	.word	0x080146ff
 8014680:	0801475b 	.word	0x0801475b
 8014684:	08014707 	.word	0x08014707
 8014688:	0801475b 	.word	0x0801475b
 801468c:	0801475b 	.word	0x0801475b
 8014690:	0801475b 	.word	0x0801475b
 8014694:	08014717 	.word	0x08014717
 8014698:	0801475b 	.word	0x0801475b
 801469c:	0801475b 	.word	0x0801475b
 80146a0:	0801475b 	.word	0x0801475b
 80146a4:	0801475b 	.word	0x0801475b
 80146a8:	0801475b 	.word	0x0801475b
 80146ac:	0801475b 	.word	0x0801475b
 80146b0:	0801475b 	.word	0x0801475b
 80146b4:	08014727 	.word	0x08014727
 80146b8:	0801475b 	.word	0x0801475b
 80146bc:	0801475b 	.word	0x0801475b
 80146c0:	0801475b 	.word	0x0801475b
 80146c4:	0801475b 	.word	0x0801475b
 80146c8:	0801475b 	.word	0x0801475b
 80146cc:	0801475b 	.word	0x0801475b
 80146d0:	0801475b 	.word	0x0801475b
 80146d4:	0801475b 	.word	0x0801475b
 80146d8:	0801475b 	.word	0x0801475b
 80146dc:	0801475b 	.word	0x0801475b
 80146e0:	0801475b 	.word	0x0801475b
 80146e4:	0801475b 	.word	0x0801475b
 80146e8:	0801475b 	.word	0x0801475b
 80146ec:	0801475b 	.word	0x0801475b
 80146f0:	0801475b 	.word	0x0801475b
 80146f4:	0801474d 	.word	0x0801474d
 80146f8:	2b40      	cmp	r3, #64	@ 0x40
 80146fa:	d02a      	beq.n	8014752 <UART_SetConfig+0x8aa>
 80146fc:	e02d      	b.n	801475a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80146fe:	f7fc fd53 	bl	80111a8 <HAL_RCCEx_GetD3PCLK1Freq>
 8014702:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014704:	e02f      	b.n	8014766 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014706:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801470a:	4618      	mov	r0, r3
 801470c:	f7fc fd62 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014714:	e027      	b.n	8014766 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014716:	f107 0318 	add.w	r3, r7, #24
 801471a:	4618      	mov	r0, r3
 801471c:	f7fc feae 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014720:	69fb      	ldr	r3, [r7, #28]
 8014722:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014724:	e01f      	b.n	8014766 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014726:	4b21      	ldr	r3, [pc, #132]	@ (80147ac <UART_SetConfig+0x904>)
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	f003 0320 	and.w	r3, r3, #32
 801472e:	2b00      	cmp	r3, #0
 8014730:	d009      	beq.n	8014746 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014732:	4b1e      	ldr	r3, [pc, #120]	@ (80147ac <UART_SetConfig+0x904>)
 8014734:	681b      	ldr	r3, [r3, #0]
 8014736:	08db      	lsrs	r3, r3, #3
 8014738:	f003 0303 	and.w	r3, r3, #3
 801473c:	4a1d      	ldr	r2, [pc, #116]	@ (80147b4 <UART_SetConfig+0x90c>)
 801473e:	fa22 f303 	lsr.w	r3, r2, r3
 8014742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014744:	e00f      	b.n	8014766 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8014746:	4b1b      	ldr	r3, [pc, #108]	@ (80147b4 <UART_SetConfig+0x90c>)
 8014748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801474a:	e00c      	b.n	8014766 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801474c:	4b1a      	ldr	r3, [pc, #104]	@ (80147b8 <UART_SetConfig+0x910>)
 801474e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014750:	e009      	b.n	8014766 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014752:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014758:	e005      	b.n	8014766 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801475a:	2300      	movs	r3, #0
 801475c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801475e:	2301      	movs	r3, #1
 8014760:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014764:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8014766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014768:	2b00      	cmp	r3, #0
 801476a:	f000 81ee 	beq.w	8014b4a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801476e:	697b      	ldr	r3, [r7, #20]
 8014770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014772:	4a12      	ldr	r2, [pc, #72]	@ (80147bc <UART_SetConfig+0x914>)
 8014774:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014778:	461a      	mov	r2, r3
 801477a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801477c:	fbb3 f3f2 	udiv	r3, r3, r2
 8014780:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014782:	697b      	ldr	r3, [r7, #20]
 8014784:	685a      	ldr	r2, [r3, #4]
 8014786:	4613      	mov	r3, r2
 8014788:	005b      	lsls	r3, r3, #1
 801478a:	4413      	add	r3, r2
 801478c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801478e:	429a      	cmp	r2, r3
 8014790:	d305      	bcc.n	801479e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8014792:	697b      	ldr	r3, [r7, #20]
 8014794:	685b      	ldr	r3, [r3, #4]
 8014796:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014798:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801479a:	429a      	cmp	r2, r3
 801479c:	d910      	bls.n	80147c0 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 801479e:	2301      	movs	r3, #1
 80147a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80147a4:	e1d1      	b.n	8014b4a <UART_SetConfig+0xca2>
 80147a6:	bf00      	nop
 80147a8:	40011c00 	.word	0x40011c00
 80147ac:	58024400 	.word	0x58024400
 80147b0:	58000c00 	.word	0x58000c00
 80147b4:	03d09000 	.word	0x03d09000
 80147b8:	003d0900 	.word	0x003d0900
 80147bc:	0801f3e0 	.word	0x0801f3e0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80147c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80147c2:	2200      	movs	r2, #0
 80147c4:	60bb      	str	r3, [r7, #8]
 80147c6:	60fa      	str	r2, [r7, #12]
 80147c8:	697b      	ldr	r3, [r7, #20]
 80147ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80147cc:	4ac0      	ldr	r2, [pc, #768]	@ (8014ad0 <UART_SetConfig+0xc28>)
 80147ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80147d2:	b29b      	uxth	r3, r3
 80147d4:	2200      	movs	r2, #0
 80147d6:	603b      	str	r3, [r7, #0]
 80147d8:	607a      	str	r2, [r7, #4]
 80147da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80147de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80147e2:	f7eb ffb9 	bl	8000758 <__aeabi_uldivmod>
 80147e6:	4602      	mov	r2, r0
 80147e8:	460b      	mov	r3, r1
 80147ea:	4610      	mov	r0, r2
 80147ec:	4619      	mov	r1, r3
 80147ee:	f04f 0200 	mov.w	r2, #0
 80147f2:	f04f 0300 	mov.w	r3, #0
 80147f6:	020b      	lsls	r3, r1, #8
 80147f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80147fc:	0202      	lsls	r2, r0, #8
 80147fe:	6979      	ldr	r1, [r7, #20]
 8014800:	6849      	ldr	r1, [r1, #4]
 8014802:	0849      	lsrs	r1, r1, #1
 8014804:	2000      	movs	r0, #0
 8014806:	460c      	mov	r4, r1
 8014808:	4605      	mov	r5, r0
 801480a:	eb12 0804 	adds.w	r8, r2, r4
 801480e:	eb43 0905 	adc.w	r9, r3, r5
 8014812:	697b      	ldr	r3, [r7, #20]
 8014814:	685b      	ldr	r3, [r3, #4]
 8014816:	2200      	movs	r2, #0
 8014818:	469a      	mov	sl, r3
 801481a:	4693      	mov	fp, r2
 801481c:	4652      	mov	r2, sl
 801481e:	465b      	mov	r3, fp
 8014820:	4640      	mov	r0, r8
 8014822:	4649      	mov	r1, r9
 8014824:	f7eb ff98 	bl	8000758 <__aeabi_uldivmod>
 8014828:	4602      	mov	r2, r0
 801482a:	460b      	mov	r3, r1
 801482c:	4613      	mov	r3, r2
 801482e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8014830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014832:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8014836:	d308      	bcc.n	801484a <UART_SetConfig+0x9a2>
 8014838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801483a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801483e:	d204      	bcs.n	801484a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8014840:	697b      	ldr	r3, [r7, #20]
 8014842:	681b      	ldr	r3, [r3, #0]
 8014844:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014846:	60da      	str	r2, [r3, #12]
 8014848:	e17f      	b.n	8014b4a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 801484a:	2301      	movs	r3, #1
 801484c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014850:	e17b      	b.n	8014b4a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014852:	697b      	ldr	r3, [r7, #20]
 8014854:	69db      	ldr	r3, [r3, #28]
 8014856:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801485a:	f040 80bd 	bne.w	80149d8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 801485e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014862:	2b20      	cmp	r3, #32
 8014864:	dc48      	bgt.n	80148f8 <UART_SetConfig+0xa50>
 8014866:	2b00      	cmp	r3, #0
 8014868:	db7b      	blt.n	8014962 <UART_SetConfig+0xaba>
 801486a:	2b20      	cmp	r3, #32
 801486c:	d879      	bhi.n	8014962 <UART_SetConfig+0xaba>
 801486e:	a201      	add	r2, pc, #4	@ (adr r2, 8014874 <UART_SetConfig+0x9cc>)
 8014870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014874:	080148ff 	.word	0x080148ff
 8014878:	08014907 	.word	0x08014907
 801487c:	08014963 	.word	0x08014963
 8014880:	08014963 	.word	0x08014963
 8014884:	0801490f 	.word	0x0801490f
 8014888:	08014963 	.word	0x08014963
 801488c:	08014963 	.word	0x08014963
 8014890:	08014963 	.word	0x08014963
 8014894:	0801491f 	.word	0x0801491f
 8014898:	08014963 	.word	0x08014963
 801489c:	08014963 	.word	0x08014963
 80148a0:	08014963 	.word	0x08014963
 80148a4:	08014963 	.word	0x08014963
 80148a8:	08014963 	.word	0x08014963
 80148ac:	08014963 	.word	0x08014963
 80148b0:	08014963 	.word	0x08014963
 80148b4:	0801492f 	.word	0x0801492f
 80148b8:	08014963 	.word	0x08014963
 80148bc:	08014963 	.word	0x08014963
 80148c0:	08014963 	.word	0x08014963
 80148c4:	08014963 	.word	0x08014963
 80148c8:	08014963 	.word	0x08014963
 80148cc:	08014963 	.word	0x08014963
 80148d0:	08014963 	.word	0x08014963
 80148d4:	08014963 	.word	0x08014963
 80148d8:	08014963 	.word	0x08014963
 80148dc:	08014963 	.word	0x08014963
 80148e0:	08014963 	.word	0x08014963
 80148e4:	08014963 	.word	0x08014963
 80148e8:	08014963 	.word	0x08014963
 80148ec:	08014963 	.word	0x08014963
 80148f0:	08014963 	.word	0x08014963
 80148f4:	08014955 	.word	0x08014955
 80148f8:	2b40      	cmp	r3, #64	@ 0x40
 80148fa:	d02e      	beq.n	801495a <UART_SetConfig+0xab2>
 80148fc:	e031      	b.n	8014962 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80148fe:	f7fa fd73 	bl	800f3e8 <HAL_RCC_GetPCLK1Freq>
 8014902:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014904:	e033      	b.n	801496e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014906:	f7fa fd85 	bl	800f414 <HAL_RCC_GetPCLK2Freq>
 801490a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801490c:	e02f      	b.n	801496e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801490e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014912:	4618      	mov	r0, r3
 8014914:	f7fc fc5e 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801491a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801491c:	e027      	b.n	801496e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801491e:	f107 0318 	add.w	r3, r7, #24
 8014922:	4618      	mov	r0, r3
 8014924:	f7fc fdaa 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014928:	69fb      	ldr	r3, [r7, #28]
 801492a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801492c:	e01f      	b.n	801496e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801492e:	4b69      	ldr	r3, [pc, #420]	@ (8014ad4 <UART_SetConfig+0xc2c>)
 8014930:	681b      	ldr	r3, [r3, #0]
 8014932:	f003 0320 	and.w	r3, r3, #32
 8014936:	2b00      	cmp	r3, #0
 8014938:	d009      	beq.n	801494e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801493a:	4b66      	ldr	r3, [pc, #408]	@ (8014ad4 <UART_SetConfig+0xc2c>)
 801493c:	681b      	ldr	r3, [r3, #0]
 801493e:	08db      	lsrs	r3, r3, #3
 8014940:	f003 0303 	and.w	r3, r3, #3
 8014944:	4a64      	ldr	r2, [pc, #400]	@ (8014ad8 <UART_SetConfig+0xc30>)
 8014946:	fa22 f303 	lsr.w	r3, r2, r3
 801494a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801494c:	e00f      	b.n	801496e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 801494e:	4b62      	ldr	r3, [pc, #392]	@ (8014ad8 <UART_SetConfig+0xc30>)
 8014950:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014952:	e00c      	b.n	801496e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014954:	4b61      	ldr	r3, [pc, #388]	@ (8014adc <UART_SetConfig+0xc34>)
 8014956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014958:	e009      	b.n	801496e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801495a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801495e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014960:	e005      	b.n	801496e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8014962:	2300      	movs	r3, #0
 8014964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014966:	2301      	movs	r3, #1
 8014968:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801496c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801496e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014970:	2b00      	cmp	r3, #0
 8014972:	f000 80ea 	beq.w	8014b4a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014976:	697b      	ldr	r3, [r7, #20]
 8014978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801497a:	4a55      	ldr	r2, [pc, #340]	@ (8014ad0 <UART_SetConfig+0xc28>)
 801497c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014980:	461a      	mov	r2, r3
 8014982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014984:	fbb3 f3f2 	udiv	r3, r3, r2
 8014988:	005a      	lsls	r2, r3, #1
 801498a:	697b      	ldr	r3, [r7, #20]
 801498c:	685b      	ldr	r3, [r3, #4]
 801498e:	085b      	lsrs	r3, r3, #1
 8014990:	441a      	add	r2, r3
 8014992:	697b      	ldr	r3, [r7, #20]
 8014994:	685b      	ldr	r3, [r3, #4]
 8014996:	fbb2 f3f3 	udiv	r3, r2, r3
 801499a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801499c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801499e:	2b0f      	cmp	r3, #15
 80149a0:	d916      	bls.n	80149d0 <UART_SetConfig+0xb28>
 80149a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80149a8:	d212      	bcs.n	80149d0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80149aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149ac:	b29b      	uxth	r3, r3
 80149ae:	f023 030f 	bic.w	r3, r3, #15
 80149b2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80149b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149b6:	085b      	lsrs	r3, r3, #1
 80149b8:	b29b      	uxth	r3, r3
 80149ba:	f003 0307 	and.w	r3, r3, #7
 80149be:	b29a      	uxth	r2, r3
 80149c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80149c2:	4313      	orrs	r3, r2
 80149c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80149c6:	697b      	ldr	r3, [r7, #20]
 80149c8:	681b      	ldr	r3, [r3, #0]
 80149ca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80149cc:	60da      	str	r2, [r3, #12]
 80149ce:	e0bc      	b.n	8014b4a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80149d0:	2301      	movs	r3, #1
 80149d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80149d6:	e0b8      	b.n	8014b4a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80149d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80149dc:	2b20      	cmp	r3, #32
 80149de:	dc4b      	bgt.n	8014a78 <UART_SetConfig+0xbd0>
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	f2c0 8087 	blt.w	8014af4 <UART_SetConfig+0xc4c>
 80149e6:	2b20      	cmp	r3, #32
 80149e8:	f200 8084 	bhi.w	8014af4 <UART_SetConfig+0xc4c>
 80149ec:	a201      	add	r2, pc, #4	@ (adr r2, 80149f4 <UART_SetConfig+0xb4c>)
 80149ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149f2:	bf00      	nop
 80149f4:	08014a7f 	.word	0x08014a7f
 80149f8:	08014a87 	.word	0x08014a87
 80149fc:	08014af5 	.word	0x08014af5
 8014a00:	08014af5 	.word	0x08014af5
 8014a04:	08014a8f 	.word	0x08014a8f
 8014a08:	08014af5 	.word	0x08014af5
 8014a0c:	08014af5 	.word	0x08014af5
 8014a10:	08014af5 	.word	0x08014af5
 8014a14:	08014a9f 	.word	0x08014a9f
 8014a18:	08014af5 	.word	0x08014af5
 8014a1c:	08014af5 	.word	0x08014af5
 8014a20:	08014af5 	.word	0x08014af5
 8014a24:	08014af5 	.word	0x08014af5
 8014a28:	08014af5 	.word	0x08014af5
 8014a2c:	08014af5 	.word	0x08014af5
 8014a30:	08014af5 	.word	0x08014af5
 8014a34:	08014aaf 	.word	0x08014aaf
 8014a38:	08014af5 	.word	0x08014af5
 8014a3c:	08014af5 	.word	0x08014af5
 8014a40:	08014af5 	.word	0x08014af5
 8014a44:	08014af5 	.word	0x08014af5
 8014a48:	08014af5 	.word	0x08014af5
 8014a4c:	08014af5 	.word	0x08014af5
 8014a50:	08014af5 	.word	0x08014af5
 8014a54:	08014af5 	.word	0x08014af5
 8014a58:	08014af5 	.word	0x08014af5
 8014a5c:	08014af5 	.word	0x08014af5
 8014a60:	08014af5 	.word	0x08014af5
 8014a64:	08014af5 	.word	0x08014af5
 8014a68:	08014af5 	.word	0x08014af5
 8014a6c:	08014af5 	.word	0x08014af5
 8014a70:	08014af5 	.word	0x08014af5
 8014a74:	08014ae7 	.word	0x08014ae7
 8014a78:	2b40      	cmp	r3, #64	@ 0x40
 8014a7a:	d037      	beq.n	8014aec <UART_SetConfig+0xc44>
 8014a7c:	e03a      	b.n	8014af4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014a7e:	f7fa fcb3 	bl	800f3e8 <HAL_RCC_GetPCLK1Freq>
 8014a82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014a84:	e03c      	b.n	8014b00 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014a86:	f7fa fcc5 	bl	800f414 <HAL_RCC_GetPCLK2Freq>
 8014a8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014a8c:	e038      	b.n	8014b00 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014a8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014a92:	4618      	mov	r0, r3
 8014a94:	f7fc fb9e 	bl	80111d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014a9c:	e030      	b.n	8014b00 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014a9e:	f107 0318 	add.w	r3, r7, #24
 8014aa2:	4618      	mov	r0, r3
 8014aa4:	f7fc fcea 	bl	801147c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014aa8:	69fb      	ldr	r3, [r7, #28]
 8014aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014aac:	e028      	b.n	8014b00 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014aae:	4b09      	ldr	r3, [pc, #36]	@ (8014ad4 <UART_SetConfig+0xc2c>)
 8014ab0:	681b      	ldr	r3, [r3, #0]
 8014ab2:	f003 0320 	and.w	r3, r3, #32
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d012      	beq.n	8014ae0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014aba:	4b06      	ldr	r3, [pc, #24]	@ (8014ad4 <UART_SetConfig+0xc2c>)
 8014abc:	681b      	ldr	r3, [r3, #0]
 8014abe:	08db      	lsrs	r3, r3, #3
 8014ac0:	f003 0303 	and.w	r3, r3, #3
 8014ac4:	4a04      	ldr	r2, [pc, #16]	@ (8014ad8 <UART_SetConfig+0xc30>)
 8014ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8014aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014acc:	e018      	b.n	8014b00 <UART_SetConfig+0xc58>
 8014ace:	bf00      	nop
 8014ad0:	0801f3e0 	.word	0x0801f3e0
 8014ad4:	58024400 	.word	0x58024400
 8014ad8:	03d09000 	.word	0x03d09000
 8014adc:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8014ae0:	4b24      	ldr	r3, [pc, #144]	@ (8014b74 <UART_SetConfig+0xccc>)
 8014ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014ae4:	e00c      	b.n	8014b00 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014ae6:	4b24      	ldr	r3, [pc, #144]	@ (8014b78 <UART_SetConfig+0xcd0>)
 8014ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014aea:	e009      	b.n	8014b00 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014aec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014af2:	e005      	b.n	8014b00 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8014af4:	2300      	movs	r3, #0
 8014af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014af8:	2301      	movs	r3, #1
 8014afa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014afe:	bf00      	nop
    }

    if (pclk != 0U)
 8014b00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d021      	beq.n	8014b4a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014b06:	697b      	ldr	r3, [r7, #20]
 8014b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8014b7c <UART_SetConfig+0xcd4>)
 8014b0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014b10:	461a      	mov	r2, r3
 8014b12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014b14:	fbb3 f2f2 	udiv	r2, r3, r2
 8014b18:	697b      	ldr	r3, [r7, #20]
 8014b1a:	685b      	ldr	r3, [r3, #4]
 8014b1c:	085b      	lsrs	r3, r3, #1
 8014b1e:	441a      	add	r2, r3
 8014b20:	697b      	ldr	r3, [r7, #20]
 8014b22:	685b      	ldr	r3, [r3, #4]
 8014b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8014b28:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b2c:	2b0f      	cmp	r3, #15
 8014b2e:	d909      	bls.n	8014b44 <UART_SetConfig+0xc9c>
 8014b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014b36:	d205      	bcs.n	8014b44 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b3a:	b29a      	uxth	r2, r3
 8014b3c:	697b      	ldr	r3, [r7, #20]
 8014b3e:	681b      	ldr	r3, [r3, #0]
 8014b40:	60da      	str	r2, [r3, #12]
 8014b42:	e002      	b.n	8014b4a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014b44:	2301      	movs	r3, #1
 8014b46:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014b4a:	697b      	ldr	r3, [r7, #20]
 8014b4c:	2201      	movs	r2, #1
 8014b4e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8014b52:	697b      	ldr	r3, [r7, #20]
 8014b54:	2201      	movs	r2, #1
 8014b56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014b5a:	697b      	ldr	r3, [r7, #20]
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014b60:	697b      	ldr	r3, [r7, #20]
 8014b62:	2200      	movs	r2, #0
 8014b64:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8014b66:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8014b6a:	4618      	mov	r0, r3
 8014b6c:	3748      	adds	r7, #72	@ 0x48
 8014b6e:	46bd      	mov	sp, r7
 8014b70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8014b74:	03d09000 	.word	0x03d09000
 8014b78:	003d0900 	.word	0x003d0900
 8014b7c:	0801f3e0 	.word	0x0801f3e0

08014b80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014b80:	b480      	push	{r7}
 8014b82:	b083      	sub	sp, #12
 8014b84:	af00      	add	r7, sp, #0
 8014b86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014b8c:	f003 0308 	and.w	r3, r3, #8
 8014b90:	2b00      	cmp	r3, #0
 8014b92:	d00a      	beq.n	8014baa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8014b94:	687b      	ldr	r3, [r7, #4]
 8014b96:	681b      	ldr	r3, [r3, #0]
 8014b98:	685b      	ldr	r3, [r3, #4]
 8014b9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	681b      	ldr	r3, [r3, #0]
 8014ba6:	430a      	orrs	r2, r1
 8014ba8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014baa:	687b      	ldr	r3, [r7, #4]
 8014bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014bae:	f003 0301 	and.w	r3, r3, #1
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	d00a      	beq.n	8014bcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	681b      	ldr	r3, [r3, #0]
 8014bba:	685b      	ldr	r3, [r3, #4]
 8014bbc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	681b      	ldr	r3, [r3, #0]
 8014bc8:	430a      	orrs	r2, r1
 8014bca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014bd0:	f003 0302 	and.w	r3, r3, #2
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d00a      	beq.n	8014bee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	685b      	ldr	r3, [r3, #4]
 8014bde:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	430a      	orrs	r2, r1
 8014bec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014bf2:	f003 0304 	and.w	r3, r3, #4
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	d00a      	beq.n	8014c10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	681b      	ldr	r3, [r3, #0]
 8014bfe:	685b      	ldr	r3, [r3, #4]
 8014c00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	681b      	ldr	r3, [r3, #0]
 8014c0c:	430a      	orrs	r2, r1
 8014c0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c14:	f003 0310 	and.w	r3, r3, #16
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d00a      	beq.n	8014c32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	689b      	ldr	r3, [r3, #8]
 8014c22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	681b      	ldr	r3, [r3, #0]
 8014c2e:	430a      	orrs	r2, r1
 8014c30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c36:	f003 0320 	and.w	r3, r3, #32
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d00a      	beq.n	8014c54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	689b      	ldr	r3, [r3, #8]
 8014c44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	681b      	ldr	r3, [r3, #0]
 8014c50:	430a      	orrs	r2, r1
 8014c52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014c5c:	2b00      	cmp	r3, #0
 8014c5e:	d01a      	beq.n	8014c96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	681b      	ldr	r3, [r3, #0]
 8014c64:	685b      	ldr	r3, [r3, #4]
 8014c66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	430a      	orrs	r2, r1
 8014c74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014c7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014c7e:	d10a      	bne.n	8014c96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	681b      	ldr	r3, [r3, #0]
 8014c84:	685b      	ldr	r3, [r3, #4]
 8014c86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014c8e:	687b      	ldr	r3, [r7, #4]
 8014c90:	681b      	ldr	r3, [r3, #0]
 8014c92:	430a      	orrs	r2, r1
 8014c94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	d00a      	beq.n	8014cb8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	681b      	ldr	r3, [r3, #0]
 8014ca6:	685b      	ldr	r3, [r3, #4]
 8014ca8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	681b      	ldr	r3, [r3, #0]
 8014cb4:	430a      	orrs	r2, r1
 8014cb6:	605a      	str	r2, [r3, #4]
  }
}
 8014cb8:	bf00      	nop
 8014cba:	370c      	adds	r7, #12
 8014cbc:	46bd      	mov	sp, r7
 8014cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cc2:	4770      	bx	lr

08014cc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8014cc4:	b580      	push	{r7, lr}
 8014cc6:	b098      	sub	sp, #96	@ 0x60
 8014cc8:	af02      	add	r7, sp, #8
 8014cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	2200      	movs	r2, #0
 8014cd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8014cd4:	f7f0 fece 	bl	8005a74 <HAL_GetTick>
 8014cd8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	681b      	ldr	r3, [r3, #0]
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	f003 0308 	and.w	r3, r3, #8
 8014ce4:	2b08      	cmp	r3, #8
 8014ce6:	d12f      	bne.n	8014d48 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014ce8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014cec:	9300      	str	r3, [sp, #0]
 8014cee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014cf0:	2200      	movs	r2, #0
 8014cf2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8014cf6:	6878      	ldr	r0, [r7, #4]
 8014cf8:	f000 f88e 	bl	8014e18 <UART_WaitOnFlagUntilTimeout>
 8014cfc:	4603      	mov	r3, r0
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d022      	beq.n	8014d48 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	681b      	ldr	r3, [r3, #0]
 8014d06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d0a:	e853 3f00 	ldrex	r3, [r3]
 8014d0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014d16:	653b      	str	r3, [r7, #80]	@ 0x50
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	681b      	ldr	r3, [r3, #0]
 8014d1c:	461a      	mov	r2, r3
 8014d1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014d20:	647b      	str	r3, [r7, #68]	@ 0x44
 8014d22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014d26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014d28:	e841 2300 	strex	r3, r2, [r1]
 8014d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d1e6      	bne.n	8014d02 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	2220      	movs	r2, #32
 8014d38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	2200      	movs	r2, #0
 8014d40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014d44:	2303      	movs	r3, #3
 8014d46:	e063      	b.n	8014e10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	681b      	ldr	r3, [r3, #0]
 8014d4c:	681b      	ldr	r3, [r3, #0]
 8014d4e:	f003 0304 	and.w	r3, r3, #4
 8014d52:	2b04      	cmp	r3, #4
 8014d54:	d149      	bne.n	8014dea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014d56:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014d5a:	9300      	str	r3, [sp, #0]
 8014d5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014d5e:	2200      	movs	r2, #0
 8014d60:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8014d64:	6878      	ldr	r0, [r7, #4]
 8014d66:	f000 f857 	bl	8014e18 <UART_WaitOnFlagUntilTimeout>
 8014d6a:	4603      	mov	r3, r0
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d03c      	beq.n	8014dea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	681b      	ldr	r3, [r3, #0]
 8014d74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d78:	e853 3f00 	ldrex	r3, [r3]
 8014d7c:	623b      	str	r3, [r7, #32]
   return(result);
 8014d7e:	6a3b      	ldr	r3, [r7, #32]
 8014d80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014d84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	681b      	ldr	r3, [r3, #0]
 8014d8a:	461a      	mov	r2, r3
 8014d8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014d8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8014d90:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014d94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014d96:	e841 2300 	strex	r3, r2, [r1]
 8014d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d1e6      	bne.n	8014d70 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	681b      	ldr	r3, [r3, #0]
 8014da6:	3308      	adds	r3, #8
 8014da8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014daa:	693b      	ldr	r3, [r7, #16]
 8014dac:	e853 3f00 	ldrex	r3, [r3]
 8014db0:	60fb      	str	r3, [r7, #12]
   return(result);
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	f023 0301 	bic.w	r3, r3, #1
 8014db8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	681b      	ldr	r3, [r3, #0]
 8014dbe:	3308      	adds	r3, #8
 8014dc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014dc2:	61fa      	str	r2, [r7, #28]
 8014dc4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014dc6:	69b9      	ldr	r1, [r7, #24]
 8014dc8:	69fa      	ldr	r2, [r7, #28]
 8014dca:	e841 2300 	strex	r3, r2, [r1]
 8014dce:	617b      	str	r3, [r7, #20]
   return(result);
 8014dd0:	697b      	ldr	r3, [r7, #20]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d1e5      	bne.n	8014da2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	2220      	movs	r2, #32
 8014dda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	2200      	movs	r2, #0
 8014de2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014de6:	2303      	movs	r3, #3
 8014de8:	e012      	b.n	8014e10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	2220      	movs	r2, #32
 8014dee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	2220      	movs	r2, #32
 8014df6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014dfa:	687b      	ldr	r3, [r7, #4]
 8014dfc:	2200      	movs	r2, #0
 8014dfe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	2200      	movs	r2, #0
 8014e04:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	2200      	movs	r2, #0
 8014e0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8014e0e:	2300      	movs	r3, #0
}
 8014e10:	4618      	mov	r0, r3
 8014e12:	3758      	adds	r7, #88	@ 0x58
 8014e14:	46bd      	mov	sp, r7
 8014e16:	bd80      	pop	{r7, pc}

08014e18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014e18:	b580      	push	{r7, lr}
 8014e1a:	b084      	sub	sp, #16
 8014e1c:	af00      	add	r7, sp, #0
 8014e1e:	60f8      	str	r0, [r7, #12]
 8014e20:	60b9      	str	r1, [r7, #8]
 8014e22:	603b      	str	r3, [r7, #0]
 8014e24:	4613      	mov	r3, r2
 8014e26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014e28:	e04f      	b.n	8014eca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014e2a:	69bb      	ldr	r3, [r7, #24]
 8014e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e30:	d04b      	beq.n	8014eca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8014e32:	f7f0 fe1f 	bl	8005a74 <HAL_GetTick>
 8014e36:	4602      	mov	r2, r0
 8014e38:	683b      	ldr	r3, [r7, #0]
 8014e3a:	1ad3      	subs	r3, r2, r3
 8014e3c:	69ba      	ldr	r2, [r7, #24]
 8014e3e:	429a      	cmp	r2, r3
 8014e40:	d302      	bcc.n	8014e48 <UART_WaitOnFlagUntilTimeout+0x30>
 8014e42:	69bb      	ldr	r3, [r7, #24]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d101      	bne.n	8014e4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014e48:	2303      	movs	r3, #3
 8014e4a:	e04e      	b.n	8014eea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8014e4c:	68fb      	ldr	r3, [r7, #12]
 8014e4e:	681b      	ldr	r3, [r3, #0]
 8014e50:	681b      	ldr	r3, [r3, #0]
 8014e52:	f003 0304 	and.w	r3, r3, #4
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d037      	beq.n	8014eca <UART_WaitOnFlagUntilTimeout+0xb2>
 8014e5a:	68bb      	ldr	r3, [r7, #8]
 8014e5c:	2b80      	cmp	r3, #128	@ 0x80
 8014e5e:	d034      	beq.n	8014eca <UART_WaitOnFlagUntilTimeout+0xb2>
 8014e60:	68bb      	ldr	r3, [r7, #8]
 8014e62:	2b40      	cmp	r3, #64	@ 0x40
 8014e64:	d031      	beq.n	8014eca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8014e66:	68fb      	ldr	r3, [r7, #12]
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	69db      	ldr	r3, [r3, #28]
 8014e6c:	f003 0308 	and.w	r3, r3, #8
 8014e70:	2b08      	cmp	r3, #8
 8014e72:	d110      	bne.n	8014e96 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8014e74:	68fb      	ldr	r3, [r7, #12]
 8014e76:	681b      	ldr	r3, [r3, #0]
 8014e78:	2208      	movs	r2, #8
 8014e7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014e7c:	68f8      	ldr	r0, [r7, #12]
 8014e7e:	f000 f95b 	bl	8015138 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	2208      	movs	r2, #8
 8014e86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014e8a:	68fb      	ldr	r3, [r7, #12]
 8014e8c:	2200      	movs	r2, #0
 8014e8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8014e92:	2301      	movs	r3, #1
 8014e94:	e029      	b.n	8014eea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8014e96:	68fb      	ldr	r3, [r7, #12]
 8014e98:	681b      	ldr	r3, [r3, #0]
 8014e9a:	69db      	ldr	r3, [r3, #28]
 8014e9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014ea0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014ea4:	d111      	bne.n	8014eca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8014ea6:	68fb      	ldr	r3, [r7, #12]
 8014ea8:	681b      	ldr	r3, [r3, #0]
 8014eaa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014eae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014eb0:	68f8      	ldr	r0, [r7, #12]
 8014eb2:	f000 f941 	bl	8015138 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	2220      	movs	r2, #32
 8014eba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014ebe:	68fb      	ldr	r3, [r7, #12]
 8014ec0:	2200      	movs	r2, #0
 8014ec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8014ec6:	2303      	movs	r3, #3
 8014ec8:	e00f      	b.n	8014eea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	69da      	ldr	r2, [r3, #28]
 8014ed0:	68bb      	ldr	r3, [r7, #8]
 8014ed2:	4013      	ands	r3, r2
 8014ed4:	68ba      	ldr	r2, [r7, #8]
 8014ed6:	429a      	cmp	r2, r3
 8014ed8:	bf0c      	ite	eq
 8014eda:	2301      	moveq	r3, #1
 8014edc:	2300      	movne	r3, #0
 8014ede:	b2db      	uxtb	r3, r3
 8014ee0:	461a      	mov	r2, r3
 8014ee2:	79fb      	ldrb	r3, [r7, #7]
 8014ee4:	429a      	cmp	r2, r3
 8014ee6:	d0a0      	beq.n	8014e2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014ee8:	2300      	movs	r3, #0
}
 8014eea:	4618      	mov	r0, r3
 8014eec:	3710      	adds	r7, #16
 8014eee:	46bd      	mov	sp, r7
 8014ef0:	bd80      	pop	{r7, pc}
	...

08014ef4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014ef4:	b480      	push	{r7}
 8014ef6:	b0a3      	sub	sp, #140	@ 0x8c
 8014ef8:	af00      	add	r7, sp, #0
 8014efa:	60f8      	str	r0, [r7, #12]
 8014efc:	60b9      	str	r1, [r7, #8]
 8014efe:	4613      	mov	r3, r2
 8014f00:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	68ba      	ldr	r2, [r7, #8]
 8014f06:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8014f08:	68fb      	ldr	r3, [r7, #12]
 8014f0a:	88fa      	ldrh	r2, [r7, #6]
 8014f0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8014f10:	68fb      	ldr	r3, [r7, #12]
 8014f12:	88fa      	ldrh	r2, [r7, #6]
 8014f14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	2200      	movs	r2, #0
 8014f1c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	689b      	ldr	r3, [r3, #8]
 8014f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014f26:	d10e      	bne.n	8014f46 <UART_Start_Receive_IT+0x52>
 8014f28:	68fb      	ldr	r3, [r7, #12]
 8014f2a:	691b      	ldr	r3, [r3, #16]
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	d105      	bne.n	8014f3c <UART_Start_Receive_IT+0x48>
 8014f30:	68fb      	ldr	r3, [r7, #12]
 8014f32:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8014f36:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f3a:	e02d      	b.n	8014f98 <UART_Start_Receive_IT+0xa4>
 8014f3c:	68fb      	ldr	r3, [r7, #12]
 8014f3e:	22ff      	movs	r2, #255	@ 0xff
 8014f40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f44:	e028      	b.n	8014f98 <UART_Start_Receive_IT+0xa4>
 8014f46:	68fb      	ldr	r3, [r7, #12]
 8014f48:	689b      	ldr	r3, [r3, #8]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d10d      	bne.n	8014f6a <UART_Start_Receive_IT+0x76>
 8014f4e:	68fb      	ldr	r3, [r7, #12]
 8014f50:	691b      	ldr	r3, [r3, #16]
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d104      	bne.n	8014f60 <UART_Start_Receive_IT+0x6c>
 8014f56:	68fb      	ldr	r3, [r7, #12]
 8014f58:	22ff      	movs	r2, #255	@ 0xff
 8014f5a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f5e:	e01b      	b.n	8014f98 <UART_Start_Receive_IT+0xa4>
 8014f60:	68fb      	ldr	r3, [r7, #12]
 8014f62:	227f      	movs	r2, #127	@ 0x7f
 8014f64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f68:	e016      	b.n	8014f98 <UART_Start_Receive_IT+0xa4>
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	689b      	ldr	r3, [r3, #8]
 8014f6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014f72:	d10d      	bne.n	8014f90 <UART_Start_Receive_IT+0x9c>
 8014f74:	68fb      	ldr	r3, [r7, #12]
 8014f76:	691b      	ldr	r3, [r3, #16]
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	d104      	bne.n	8014f86 <UART_Start_Receive_IT+0x92>
 8014f7c:	68fb      	ldr	r3, [r7, #12]
 8014f7e:	227f      	movs	r2, #127	@ 0x7f
 8014f80:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f84:	e008      	b.n	8014f98 <UART_Start_Receive_IT+0xa4>
 8014f86:	68fb      	ldr	r3, [r7, #12]
 8014f88:	223f      	movs	r2, #63	@ 0x3f
 8014f8a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f8e:	e003      	b.n	8014f98 <UART_Start_Receive_IT+0xa4>
 8014f90:	68fb      	ldr	r3, [r7, #12]
 8014f92:	2200      	movs	r2, #0
 8014f94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014f98:	68fb      	ldr	r3, [r7, #12]
 8014f9a:	2200      	movs	r2, #0
 8014f9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014fa0:	68fb      	ldr	r3, [r7, #12]
 8014fa2:	2222      	movs	r2, #34	@ 0x22
 8014fa4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014fa8:	68fb      	ldr	r3, [r7, #12]
 8014faa:	681b      	ldr	r3, [r3, #0]
 8014fac:	3308      	adds	r3, #8
 8014fae:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014fb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014fb2:	e853 3f00 	ldrex	r3, [r3]
 8014fb6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8014fb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014fba:	f043 0301 	orr.w	r3, r3, #1
 8014fbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8014fc2:	68fb      	ldr	r3, [r7, #12]
 8014fc4:	681b      	ldr	r3, [r3, #0]
 8014fc6:	3308      	adds	r3, #8
 8014fc8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8014fcc:	673a      	str	r2, [r7, #112]	@ 0x70
 8014fce:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014fd0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8014fd2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8014fd4:	e841 2300 	strex	r3, r2, [r1]
 8014fd8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8014fda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d1e3      	bne.n	8014fa8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8014fe0:	68fb      	ldr	r3, [r7, #12]
 8014fe2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014fe4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014fe8:	d14f      	bne.n	801508a <UART_Start_Receive_IT+0x196>
 8014fea:	68fb      	ldr	r3, [r7, #12]
 8014fec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014ff0:	88fa      	ldrh	r2, [r7, #6]
 8014ff2:	429a      	cmp	r2, r3
 8014ff4:	d349      	bcc.n	801508a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014ff6:	68fb      	ldr	r3, [r7, #12]
 8014ff8:	689b      	ldr	r3, [r3, #8]
 8014ffa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014ffe:	d107      	bne.n	8015010 <UART_Start_Receive_IT+0x11c>
 8015000:	68fb      	ldr	r3, [r7, #12]
 8015002:	691b      	ldr	r3, [r3, #16]
 8015004:	2b00      	cmp	r3, #0
 8015006:	d103      	bne.n	8015010 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8015008:	68fb      	ldr	r3, [r7, #12]
 801500a:	4a47      	ldr	r2, [pc, #284]	@ (8015128 <UART_Start_Receive_IT+0x234>)
 801500c:	675a      	str	r2, [r3, #116]	@ 0x74
 801500e:	e002      	b.n	8015016 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8015010:	68fb      	ldr	r3, [r7, #12]
 8015012:	4a46      	ldr	r2, [pc, #280]	@ (801512c <UART_Start_Receive_IT+0x238>)
 8015014:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8015016:	68fb      	ldr	r3, [r7, #12]
 8015018:	691b      	ldr	r3, [r3, #16]
 801501a:	2b00      	cmp	r3, #0
 801501c:	d01a      	beq.n	8015054 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801501e:	68fb      	ldr	r3, [r7, #12]
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015024:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015026:	e853 3f00 	ldrex	r3, [r3]
 801502a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801502c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801502e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015032:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015036:	68fb      	ldr	r3, [r7, #12]
 8015038:	681b      	ldr	r3, [r3, #0]
 801503a:	461a      	mov	r2, r3
 801503c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015040:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015042:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015044:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015046:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015048:	e841 2300 	strex	r3, r2, [r1]
 801504c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801504e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015050:	2b00      	cmp	r3, #0
 8015052:	d1e4      	bne.n	801501e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015054:	68fb      	ldr	r3, [r7, #12]
 8015056:	681b      	ldr	r3, [r3, #0]
 8015058:	3308      	adds	r3, #8
 801505a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801505c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801505e:	e853 3f00 	ldrex	r3, [r3]
 8015062:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801506a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	681b      	ldr	r3, [r3, #0]
 8015070:	3308      	adds	r3, #8
 8015072:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8015074:	64ba      	str	r2, [r7, #72]	@ 0x48
 8015076:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015078:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801507a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801507c:	e841 2300 	strex	r3, r2, [r1]
 8015080:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8015082:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015084:	2b00      	cmp	r3, #0
 8015086:	d1e5      	bne.n	8015054 <UART_Start_Receive_IT+0x160>
 8015088:	e046      	b.n	8015118 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801508a:	68fb      	ldr	r3, [r7, #12]
 801508c:	689b      	ldr	r3, [r3, #8]
 801508e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015092:	d107      	bne.n	80150a4 <UART_Start_Receive_IT+0x1b0>
 8015094:	68fb      	ldr	r3, [r7, #12]
 8015096:	691b      	ldr	r3, [r3, #16]
 8015098:	2b00      	cmp	r3, #0
 801509a:	d103      	bne.n	80150a4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 801509c:	68fb      	ldr	r3, [r7, #12]
 801509e:	4a24      	ldr	r2, [pc, #144]	@ (8015130 <UART_Start_Receive_IT+0x23c>)
 80150a0:	675a      	str	r2, [r3, #116]	@ 0x74
 80150a2:	e002      	b.n	80150aa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80150a4:	68fb      	ldr	r3, [r7, #12]
 80150a6:	4a23      	ldr	r2, [pc, #140]	@ (8015134 <UART_Start_Receive_IT+0x240>)
 80150a8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80150aa:	68fb      	ldr	r3, [r7, #12]
 80150ac:	691b      	ldr	r3, [r3, #16]
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d019      	beq.n	80150e6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80150b2:	68fb      	ldr	r3, [r7, #12]
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80150ba:	e853 3f00 	ldrex	r3, [r3]
 80150be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80150c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150c2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80150c6:	677b      	str	r3, [r7, #116]	@ 0x74
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	681b      	ldr	r3, [r3, #0]
 80150cc:	461a      	mov	r2, r3
 80150ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80150d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80150d2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80150d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80150d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80150d8:	e841 2300 	strex	r3, r2, [r1]
 80150dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80150de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	d1e6      	bne.n	80150b2 <UART_Start_Receive_IT+0x1be>
 80150e4:	e018      	b.n	8015118 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80150e6:	68fb      	ldr	r3, [r7, #12]
 80150e8:	681b      	ldr	r3, [r3, #0]
 80150ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150ec:	697b      	ldr	r3, [r7, #20]
 80150ee:	e853 3f00 	ldrex	r3, [r3]
 80150f2:	613b      	str	r3, [r7, #16]
   return(result);
 80150f4:	693b      	ldr	r3, [r7, #16]
 80150f6:	f043 0320 	orr.w	r3, r3, #32
 80150fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80150fc:	68fb      	ldr	r3, [r7, #12]
 80150fe:	681b      	ldr	r3, [r3, #0]
 8015100:	461a      	mov	r2, r3
 8015102:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015104:	623b      	str	r3, [r7, #32]
 8015106:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015108:	69f9      	ldr	r1, [r7, #28]
 801510a:	6a3a      	ldr	r2, [r7, #32]
 801510c:	e841 2300 	strex	r3, r2, [r1]
 8015110:	61bb      	str	r3, [r7, #24]
   return(result);
 8015112:	69bb      	ldr	r3, [r7, #24]
 8015114:	2b00      	cmp	r3, #0
 8015116:	d1e6      	bne.n	80150e6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8015118:	2300      	movs	r3, #0
}
 801511a:	4618      	mov	r0, r3
 801511c:	378c      	adds	r7, #140	@ 0x8c
 801511e:	46bd      	mov	sp, r7
 8015120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015124:	4770      	bx	lr
 8015126:	bf00      	nop
 8015128:	08015955 	.word	0x08015955
 801512c:	080155f1 	.word	0x080155f1
 8015130:	08015439 	.word	0x08015439
 8015134:	08015281 	.word	0x08015281

08015138 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8015138:	b480      	push	{r7}
 801513a:	b095      	sub	sp, #84	@ 0x54
 801513c:	af00      	add	r7, sp, #0
 801513e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	681b      	ldr	r3, [r3, #0]
 8015144:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015148:	e853 3f00 	ldrex	r3, [r3]
 801514c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801514e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015150:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015154:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	461a      	mov	r2, r3
 801515c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801515e:	643b      	str	r3, [r7, #64]	@ 0x40
 8015160:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015162:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015164:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015166:	e841 2300 	strex	r3, r2, [r1]
 801516a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801516c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801516e:	2b00      	cmp	r3, #0
 8015170:	d1e6      	bne.n	8015140 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015172:	687b      	ldr	r3, [r7, #4]
 8015174:	681b      	ldr	r3, [r3, #0]
 8015176:	3308      	adds	r3, #8
 8015178:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801517a:	6a3b      	ldr	r3, [r7, #32]
 801517c:	e853 3f00 	ldrex	r3, [r3]
 8015180:	61fb      	str	r3, [r7, #28]
   return(result);
 8015182:	69fa      	ldr	r2, [r7, #28]
 8015184:	4b1e      	ldr	r3, [pc, #120]	@ (8015200 <UART_EndRxTransfer+0xc8>)
 8015186:	4013      	ands	r3, r2
 8015188:	64bb      	str	r3, [r7, #72]	@ 0x48
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	681b      	ldr	r3, [r3, #0]
 801518e:	3308      	adds	r3, #8
 8015190:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015192:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015194:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015196:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015198:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801519a:	e841 2300 	strex	r3, r2, [r1]
 801519e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80151a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d1e5      	bne.n	8015172 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80151aa:	2b01      	cmp	r3, #1
 80151ac:	d118      	bne.n	80151e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151b4:	68fb      	ldr	r3, [r7, #12]
 80151b6:	e853 3f00 	ldrex	r3, [r3]
 80151ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80151bc:	68bb      	ldr	r3, [r7, #8]
 80151be:	f023 0310 	bic.w	r3, r3, #16
 80151c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	681b      	ldr	r3, [r3, #0]
 80151c8:	461a      	mov	r2, r3
 80151ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80151cc:	61bb      	str	r3, [r7, #24]
 80151ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151d0:	6979      	ldr	r1, [r7, #20]
 80151d2:	69ba      	ldr	r2, [r7, #24]
 80151d4:	e841 2300 	strex	r3, r2, [r1]
 80151d8:	613b      	str	r3, [r7, #16]
   return(result);
 80151da:	693b      	ldr	r3, [r7, #16]
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d1e6      	bne.n	80151ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80151e0:	687b      	ldr	r3, [r7, #4]
 80151e2:	2220      	movs	r2, #32
 80151e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	2200      	movs	r2, #0
 80151ec:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	2200      	movs	r2, #0
 80151f2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80151f4:	bf00      	nop
 80151f6:	3754      	adds	r7, #84	@ 0x54
 80151f8:	46bd      	mov	sp, r7
 80151fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151fe:	4770      	bx	lr
 8015200:	effffffe 	.word	0xeffffffe

08015204 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8015204:	b580      	push	{r7, lr}
 8015206:	b084      	sub	sp, #16
 8015208:	af00      	add	r7, sp, #0
 801520a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015210:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8015212:	68fb      	ldr	r3, [r7, #12]
 8015214:	2200      	movs	r2, #0
 8015216:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801521a:	68f8      	ldr	r0, [r7, #12]
 801521c:	f7fe fe2e 	bl	8013e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8015220:	bf00      	nop
 8015222:	3710      	adds	r7, #16
 8015224:	46bd      	mov	sp, r7
 8015226:	bd80      	pop	{r7, pc}

08015228 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8015228:	b580      	push	{r7, lr}
 801522a:	b088      	sub	sp, #32
 801522c:	af00      	add	r7, sp, #0
 801522e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	681b      	ldr	r3, [r3, #0]
 8015234:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015236:	68fb      	ldr	r3, [r7, #12]
 8015238:	e853 3f00 	ldrex	r3, [r3]
 801523c:	60bb      	str	r3, [r7, #8]
   return(result);
 801523e:	68bb      	ldr	r3, [r7, #8]
 8015240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015244:	61fb      	str	r3, [r7, #28]
 8015246:	687b      	ldr	r3, [r7, #4]
 8015248:	681b      	ldr	r3, [r3, #0]
 801524a:	461a      	mov	r2, r3
 801524c:	69fb      	ldr	r3, [r7, #28]
 801524e:	61bb      	str	r3, [r7, #24]
 8015250:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015252:	6979      	ldr	r1, [r7, #20]
 8015254:	69ba      	ldr	r2, [r7, #24]
 8015256:	e841 2300 	strex	r3, r2, [r1]
 801525a:	613b      	str	r3, [r7, #16]
   return(result);
 801525c:	693b      	ldr	r3, [r7, #16]
 801525e:	2b00      	cmp	r3, #0
 8015260:	d1e6      	bne.n	8015230 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	2220      	movs	r2, #32
 8015266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	2200      	movs	r2, #0
 801526e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8015270:	6878      	ldr	r0, [r7, #4]
 8015272:	f7fe fdf9 	bl	8013e68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8015276:	bf00      	nop
 8015278:	3720      	adds	r7, #32
 801527a:	46bd      	mov	sp, r7
 801527c:	bd80      	pop	{r7, pc}
	...

08015280 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8015280:	b580      	push	{r7, lr}
 8015282:	b09c      	sub	sp, #112	@ 0x70
 8015284:	af00      	add	r7, sp, #0
 8015286:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801528e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015292:	687b      	ldr	r3, [r7, #4]
 8015294:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015298:	2b22      	cmp	r3, #34	@ 0x22
 801529a:	f040 80be 	bne.w	801541a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	681b      	ldr	r3, [r3, #0]
 80152a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80152a4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80152a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80152ac:	b2d9      	uxtb	r1, r3
 80152ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80152b2:	b2da      	uxtb	r2, r3
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80152b8:	400a      	ands	r2, r1
 80152ba:	b2d2      	uxtb	r2, r2
 80152bc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80152c2:	1c5a      	adds	r2, r3, #1
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80152ce:	b29b      	uxth	r3, r3
 80152d0:	3b01      	subs	r3, #1
 80152d2:	b29a      	uxth	r2, r3
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80152e0:	b29b      	uxth	r3, r3
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	f040 80a1 	bne.w	801542a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	681b      	ldr	r3, [r3, #0]
 80152ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80152ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80152f0:	e853 3f00 	ldrex	r3, [r3]
 80152f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80152f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80152f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80152fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	681b      	ldr	r3, [r3, #0]
 8015302:	461a      	mov	r2, r3
 8015304:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015306:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015308:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801530a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801530c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801530e:	e841 2300 	strex	r3, r2, [r1]
 8015312:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8015314:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015316:	2b00      	cmp	r3, #0
 8015318:	d1e6      	bne.n	80152e8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	3308      	adds	r3, #8
 8015320:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015324:	e853 3f00 	ldrex	r3, [r3]
 8015328:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801532a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801532c:	f023 0301 	bic.w	r3, r3, #1
 8015330:	667b      	str	r3, [r7, #100]	@ 0x64
 8015332:	687b      	ldr	r3, [r7, #4]
 8015334:	681b      	ldr	r3, [r3, #0]
 8015336:	3308      	adds	r3, #8
 8015338:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801533a:	647a      	str	r2, [r7, #68]	@ 0x44
 801533c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801533e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015340:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015342:	e841 2300 	strex	r3, r2, [r1]
 8015346:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801534a:	2b00      	cmp	r3, #0
 801534c:	d1e5      	bne.n	801531a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801534e:	687b      	ldr	r3, [r7, #4]
 8015350:	2220      	movs	r2, #32
 8015352:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8015356:	687b      	ldr	r3, [r7, #4]
 8015358:	2200      	movs	r2, #0
 801535a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	2200      	movs	r2, #0
 8015360:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015362:	687b      	ldr	r3, [r7, #4]
 8015364:	681b      	ldr	r3, [r3, #0]
 8015366:	4a33      	ldr	r2, [pc, #204]	@ (8015434 <UART_RxISR_8BIT+0x1b4>)
 8015368:	4293      	cmp	r3, r2
 801536a:	d01f      	beq.n	80153ac <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	681b      	ldr	r3, [r3, #0]
 8015370:	685b      	ldr	r3, [r3, #4]
 8015372:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015376:	2b00      	cmp	r3, #0
 8015378:	d018      	beq.n	80153ac <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	681b      	ldr	r3, [r3, #0]
 801537e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015382:	e853 3f00 	ldrex	r3, [r3]
 8015386:	623b      	str	r3, [r7, #32]
   return(result);
 8015388:	6a3b      	ldr	r3, [r7, #32]
 801538a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801538e:	663b      	str	r3, [r7, #96]	@ 0x60
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	681b      	ldr	r3, [r3, #0]
 8015394:	461a      	mov	r2, r3
 8015396:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015398:	633b      	str	r3, [r7, #48]	@ 0x30
 801539a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801539c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801539e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80153a0:	e841 2300 	strex	r3, r2, [r1]
 80153a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80153a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	d1e6      	bne.n	801537a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80153ac:	687b      	ldr	r3, [r7, #4]
 80153ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80153b0:	2b01      	cmp	r3, #1
 80153b2:	d12e      	bne.n	8015412 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	2200      	movs	r2, #0
 80153b8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80153ba:	687b      	ldr	r3, [r7, #4]
 80153bc:	681b      	ldr	r3, [r3, #0]
 80153be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153c0:	693b      	ldr	r3, [r7, #16]
 80153c2:	e853 3f00 	ldrex	r3, [r3]
 80153c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80153c8:	68fb      	ldr	r3, [r7, #12]
 80153ca:	f023 0310 	bic.w	r3, r3, #16
 80153ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	461a      	mov	r2, r3
 80153d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80153d8:	61fb      	str	r3, [r7, #28]
 80153da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153dc:	69b9      	ldr	r1, [r7, #24]
 80153de:	69fa      	ldr	r2, [r7, #28]
 80153e0:	e841 2300 	strex	r3, r2, [r1]
 80153e4:	617b      	str	r3, [r7, #20]
   return(result);
 80153e6:	697b      	ldr	r3, [r7, #20]
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d1e6      	bne.n	80153ba <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80153ec:	687b      	ldr	r3, [r7, #4]
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	69db      	ldr	r3, [r3, #28]
 80153f2:	f003 0310 	and.w	r3, r3, #16
 80153f6:	2b10      	cmp	r3, #16
 80153f8:	d103      	bne.n	8015402 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	681b      	ldr	r3, [r3, #0]
 80153fe:	2210      	movs	r2, #16
 8015400:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015402:	687b      	ldr	r3, [r7, #4]
 8015404:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015408:	4619      	mov	r1, r3
 801540a:	6878      	ldr	r0, [r7, #4]
 801540c:	f7fe fd40 	bl	8013e90 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015410:	e00b      	b.n	801542a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8015412:	6878      	ldr	r0, [r7, #4]
 8015414:	f7ed fc18 	bl	8002c48 <HAL_UART_RxCpltCallback>
}
 8015418:	e007      	b.n	801542a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801541a:	687b      	ldr	r3, [r7, #4]
 801541c:	681b      	ldr	r3, [r3, #0]
 801541e:	699a      	ldr	r2, [r3, #24]
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	681b      	ldr	r3, [r3, #0]
 8015424:	f042 0208 	orr.w	r2, r2, #8
 8015428:	619a      	str	r2, [r3, #24]
}
 801542a:	bf00      	nop
 801542c:	3770      	adds	r7, #112	@ 0x70
 801542e:	46bd      	mov	sp, r7
 8015430:	bd80      	pop	{r7, pc}
 8015432:	bf00      	nop
 8015434:	58000c00 	.word	0x58000c00

08015438 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8015438:	b580      	push	{r7, lr}
 801543a:	b09c      	sub	sp, #112	@ 0x70
 801543c:	af00      	add	r7, sp, #0
 801543e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015446:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015450:	2b22      	cmp	r3, #34	@ 0x22
 8015452:	f040 80be 	bne.w	80155d2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	681b      	ldr	r3, [r3, #0]
 801545a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801545c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8015460:	687b      	ldr	r3, [r7, #4]
 8015462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015464:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8015466:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 801546a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801546e:	4013      	ands	r3, r2
 8015470:	b29a      	uxth	r2, r3
 8015472:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015474:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801547a:	1c9a      	adds	r2, r3, #2
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8015480:	687b      	ldr	r3, [r7, #4]
 8015482:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015486:	b29b      	uxth	r3, r3
 8015488:	3b01      	subs	r3, #1
 801548a:	b29a      	uxth	r2, r3
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015498:	b29b      	uxth	r3, r3
 801549a:	2b00      	cmp	r3, #0
 801549c:	f040 80a1 	bne.w	80155e2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80154a0:	687b      	ldr	r3, [r7, #4]
 80154a2:	681b      	ldr	r3, [r3, #0]
 80154a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80154a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80154a8:	e853 3f00 	ldrex	r3, [r3]
 80154ac:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80154ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80154b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80154b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80154b6:	687b      	ldr	r3, [r7, #4]
 80154b8:	681b      	ldr	r3, [r3, #0]
 80154ba:	461a      	mov	r2, r3
 80154bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80154be:	657b      	str	r3, [r7, #84]	@ 0x54
 80154c0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80154c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80154c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80154c6:	e841 2300 	strex	r3, r2, [r1]
 80154ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80154cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d1e6      	bne.n	80154a0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	681b      	ldr	r3, [r3, #0]
 80154d6:	3308      	adds	r3, #8
 80154d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80154da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80154dc:	e853 3f00 	ldrex	r3, [r3]
 80154e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80154e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154e4:	f023 0301 	bic.w	r3, r3, #1
 80154e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	681b      	ldr	r3, [r3, #0]
 80154ee:	3308      	adds	r3, #8
 80154f0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80154f2:	643a      	str	r2, [r7, #64]	@ 0x40
 80154f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80154f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80154f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80154fa:	e841 2300 	strex	r3, r2, [r1]
 80154fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015502:	2b00      	cmp	r3, #0
 8015504:	d1e5      	bne.n	80154d2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8015506:	687b      	ldr	r3, [r7, #4]
 8015508:	2220      	movs	r2, #32
 801550a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	2200      	movs	r2, #0
 8015512:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	2200      	movs	r2, #0
 8015518:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	681b      	ldr	r3, [r3, #0]
 801551e:	4a33      	ldr	r2, [pc, #204]	@ (80155ec <UART_RxISR_16BIT+0x1b4>)
 8015520:	4293      	cmp	r3, r2
 8015522:	d01f      	beq.n	8015564 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	685b      	ldr	r3, [r3, #4]
 801552a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801552e:	2b00      	cmp	r3, #0
 8015530:	d018      	beq.n	8015564 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	681b      	ldr	r3, [r3, #0]
 8015536:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015538:	6a3b      	ldr	r3, [r7, #32]
 801553a:	e853 3f00 	ldrex	r3, [r3]
 801553e:	61fb      	str	r3, [r7, #28]
   return(result);
 8015540:	69fb      	ldr	r3, [r7, #28]
 8015542:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015546:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	681b      	ldr	r3, [r3, #0]
 801554c:	461a      	mov	r2, r3
 801554e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015550:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015552:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015554:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015558:	e841 2300 	strex	r3, r2, [r1]
 801555c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801555e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015560:	2b00      	cmp	r3, #0
 8015562:	d1e6      	bne.n	8015532 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015564:	687b      	ldr	r3, [r7, #4]
 8015566:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015568:	2b01      	cmp	r3, #1
 801556a:	d12e      	bne.n	80155ca <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	2200      	movs	r2, #0
 8015570:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015572:	687b      	ldr	r3, [r7, #4]
 8015574:	681b      	ldr	r3, [r3, #0]
 8015576:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015578:	68fb      	ldr	r3, [r7, #12]
 801557a:	e853 3f00 	ldrex	r3, [r3]
 801557e:	60bb      	str	r3, [r7, #8]
   return(result);
 8015580:	68bb      	ldr	r3, [r7, #8]
 8015582:	f023 0310 	bic.w	r3, r3, #16
 8015586:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	461a      	mov	r2, r3
 801558e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015590:	61bb      	str	r3, [r7, #24]
 8015592:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015594:	6979      	ldr	r1, [r7, #20]
 8015596:	69ba      	ldr	r2, [r7, #24]
 8015598:	e841 2300 	strex	r3, r2, [r1]
 801559c:	613b      	str	r3, [r7, #16]
   return(result);
 801559e:	693b      	ldr	r3, [r7, #16]
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d1e6      	bne.n	8015572 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	681b      	ldr	r3, [r3, #0]
 80155a8:	69db      	ldr	r3, [r3, #28]
 80155aa:	f003 0310 	and.w	r3, r3, #16
 80155ae:	2b10      	cmp	r3, #16
 80155b0:	d103      	bne.n	80155ba <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80155b2:	687b      	ldr	r3, [r7, #4]
 80155b4:	681b      	ldr	r3, [r3, #0]
 80155b6:	2210      	movs	r2, #16
 80155b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80155c0:	4619      	mov	r1, r3
 80155c2:	6878      	ldr	r0, [r7, #4]
 80155c4:	f7fe fc64 	bl	8013e90 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80155c8:	e00b      	b.n	80155e2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80155ca:	6878      	ldr	r0, [r7, #4]
 80155cc:	f7ed fb3c 	bl	8002c48 <HAL_UART_RxCpltCallback>
}
 80155d0:	e007      	b.n	80155e2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	681b      	ldr	r3, [r3, #0]
 80155d6:	699a      	ldr	r2, [r3, #24]
 80155d8:	687b      	ldr	r3, [r7, #4]
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	f042 0208 	orr.w	r2, r2, #8
 80155e0:	619a      	str	r2, [r3, #24]
}
 80155e2:	bf00      	nop
 80155e4:	3770      	adds	r7, #112	@ 0x70
 80155e6:	46bd      	mov	sp, r7
 80155e8:	bd80      	pop	{r7, pc}
 80155ea:	bf00      	nop
 80155ec:	58000c00 	.word	0x58000c00

080155f0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80155f0:	b580      	push	{r7, lr}
 80155f2:	b0ac      	sub	sp, #176	@ 0xb0
 80155f4:	af00      	add	r7, sp, #0
 80155f6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80155fe:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8015602:	687b      	ldr	r3, [r7, #4]
 8015604:	681b      	ldr	r3, [r3, #0]
 8015606:	69db      	ldr	r3, [r3, #28]
 8015608:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	681b      	ldr	r3, [r3, #0]
 8015612:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	681b      	ldr	r3, [r3, #0]
 801561a:	689b      	ldr	r3, [r3, #8]
 801561c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015626:	2b22      	cmp	r3, #34	@ 0x22
 8015628:	f040 8181 	bne.w	801592e <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015632:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015636:	e124      	b.n	8015882 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	681b      	ldr	r3, [r3, #0]
 801563c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801563e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8015642:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8015646:	b2d9      	uxtb	r1, r3
 8015648:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 801564c:	b2da      	uxtb	r2, r3
 801564e:	687b      	ldr	r3, [r7, #4]
 8015650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015652:	400a      	ands	r2, r1
 8015654:	b2d2      	uxtb	r2, r2
 8015656:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8015658:	687b      	ldr	r3, [r7, #4]
 801565a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801565c:	1c5a      	adds	r2, r3, #1
 801565e:	687b      	ldr	r3, [r7, #4]
 8015660:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015668:	b29b      	uxth	r3, r3
 801566a:	3b01      	subs	r3, #1
 801566c:	b29a      	uxth	r2, r3
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	681b      	ldr	r3, [r3, #0]
 8015678:	69db      	ldr	r3, [r3, #28]
 801567a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801567e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015682:	f003 0307 	and.w	r3, r3, #7
 8015686:	2b00      	cmp	r3, #0
 8015688:	d053      	beq.n	8015732 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801568a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801568e:	f003 0301 	and.w	r3, r3, #1
 8015692:	2b00      	cmp	r3, #0
 8015694:	d011      	beq.n	80156ba <UART_RxISR_8BIT_FIFOEN+0xca>
 8015696:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801569a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d00b      	beq.n	80156ba <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	681b      	ldr	r3, [r3, #0]
 80156a6:	2201      	movs	r2, #1
 80156a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80156b0:	f043 0201 	orr.w	r2, r3, #1
 80156b4:	687b      	ldr	r3, [r7, #4]
 80156b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80156ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80156be:	f003 0302 	and.w	r3, r3, #2
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	d011      	beq.n	80156ea <UART_RxISR_8BIT_FIFOEN+0xfa>
 80156c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80156ca:	f003 0301 	and.w	r3, r3, #1
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d00b      	beq.n	80156ea <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	681b      	ldr	r3, [r3, #0]
 80156d6:	2202      	movs	r2, #2
 80156d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80156e0:	f043 0204 	orr.w	r2, r3, #4
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80156ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80156ee:	f003 0304 	and.w	r3, r3, #4
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d011      	beq.n	801571a <UART_RxISR_8BIT_FIFOEN+0x12a>
 80156f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80156fa:	f003 0301 	and.w	r3, r3, #1
 80156fe:	2b00      	cmp	r3, #0
 8015700:	d00b      	beq.n	801571a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8015702:	687b      	ldr	r3, [r7, #4]
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	2204      	movs	r2, #4
 8015708:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801570a:	687b      	ldr	r3, [r7, #4]
 801570c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015710:	f043 0202 	orr.w	r2, r3, #2
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801571a:	687b      	ldr	r3, [r7, #4]
 801571c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015720:	2b00      	cmp	r3, #0
 8015722:	d006      	beq.n	8015732 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015724:	6878      	ldr	r0, [r7, #4]
 8015726:	f7fe fba9 	bl	8013e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	2200      	movs	r2, #0
 801572e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015738:	b29b      	uxth	r3, r3
 801573a:	2b00      	cmp	r3, #0
 801573c:	f040 80a1 	bne.w	8015882 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	681b      	ldr	r3, [r3, #0]
 8015744:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015746:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015748:	e853 3f00 	ldrex	r3, [r3]
 801574c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 801574e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015750:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015754:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015758:	687b      	ldr	r3, [r7, #4]
 801575a:	681b      	ldr	r3, [r3, #0]
 801575c:	461a      	mov	r2, r3
 801575e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8015762:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8015764:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015766:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8015768:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801576a:	e841 2300 	strex	r3, r2, [r1]
 801576e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8015770:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015772:	2b00      	cmp	r3, #0
 8015774:	d1e4      	bne.n	8015740 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	681b      	ldr	r3, [r3, #0]
 801577a:	3308      	adds	r3, #8
 801577c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801577e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015780:	e853 3f00 	ldrex	r3, [r3]
 8015784:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8015786:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015788:	4b6f      	ldr	r3, [pc, #444]	@ (8015948 <UART_RxISR_8BIT_FIFOEN+0x358>)
 801578a:	4013      	ands	r3, r2
 801578c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	681b      	ldr	r3, [r3, #0]
 8015794:	3308      	adds	r3, #8
 8015796:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801579a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801579c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801579e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80157a0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80157a2:	e841 2300 	strex	r3, r2, [r1]
 80157a6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80157a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80157aa:	2b00      	cmp	r3, #0
 80157ac:	d1e3      	bne.n	8015776 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80157ae:	687b      	ldr	r3, [r7, #4]
 80157b0:	2220      	movs	r2, #32
 80157b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	2200      	movs	r2, #0
 80157ba:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	2200      	movs	r2, #0
 80157c0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80157c2:	687b      	ldr	r3, [r7, #4]
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	4a61      	ldr	r2, [pc, #388]	@ (801594c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80157c8:	4293      	cmp	r3, r2
 80157ca:	d021      	beq.n	8015810 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	681b      	ldr	r3, [r3, #0]
 80157d0:	685b      	ldr	r3, [r3, #4]
 80157d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d01a      	beq.n	8015810 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	681b      	ldr	r3, [r3, #0]
 80157de:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80157e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80157e2:	e853 3f00 	ldrex	r3, [r3]
 80157e6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80157e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80157ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80157ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80157f2:	687b      	ldr	r3, [r7, #4]
 80157f4:	681b      	ldr	r3, [r3, #0]
 80157f6:	461a      	mov	r2, r3
 80157f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80157fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80157fe:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015800:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015802:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015804:	e841 2300 	strex	r3, r2, [r1]
 8015808:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801580a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801580c:	2b00      	cmp	r3, #0
 801580e:	d1e4      	bne.n	80157da <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015814:	2b01      	cmp	r3, #1
 8015816:	d130      	bne.n	801587a <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	2200      	movs	r2, #0
 801581c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801581e:	687b      	ldr	r3, [r7, #4]
 8015820:	681b      	ldr	r3, [r3, #0]
 8015822:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015826:	e853 3f00 	ldrex	r3, [r3]
 801582a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801582c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801582e:	f023 0310 	bic.w	r3, r3, #16
 8015832:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	681b      	ldr	r3, [r3, #0]
 801583a:	461a      	mov	r2, r3
 801583c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015840:	643b      	str	r3, [r7, #64]	@ 0x40
 8015842:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015844:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015846:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015848:	e841 2300 	strex	r3, r2, [r1]
 801584c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801584e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015850:	2b00      	cmp	r3, #0
 8015852:	d1e4      	bne.n	801581e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	681b      	ldr	r3, [r3, #0]
 8015858:	69db      	ldr	r3, [r3, #28]
 801585a:	f003 0310 	and.w	r3, r3, #16
 801585e:	2b10      	cmp	r3, #16
 8015860:	d103      	bne.n	801586a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015862:	687b      	ldr	r3, [r7, #4]
 8015864:	681b      	ldr	r3, [r3, #0]
 8015866:	2210      	movs	r2, #16
 8015868:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801586a:	687b      	ldr	r3, [r7, #4]
 801586c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015870:	4619      	mov	r1, r3
 8015872:	6878      	ldr	r0, [r7, #4]
 8015874:	f7fe fb0c 	bl	8013e90 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8015878:	e00e      	b.n	8015898 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 801587a:	6878      	ldr	r0, [r7, #4]
 801587c:	f7ed f9e4 	bl	8002c48 <HAL_UART_RxCpltCallback>
        break;
 8015880:	e00a      	b.n	8015898 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015882:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8015886:	2b00      	cmp	r3, #0
 8015888:	d006      	beq.n	8015898 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 801588a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801588e:	f003 0320 	and.w	r3, r3, #32
 8015892:	2b00      	cmp	r3, #0
 8015894:	f47f aed0 	bne.w	8015638 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801589e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80158a2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	d049      	beq.n	801593e <UART_RxISR_8BIT_FIFOEN+0x34e>
 80158aa:	687b      	ldr	r3, [r7, #4]
 80158ac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80158b0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80158b4:	429a      	cmp	r2, r3
 80158b6:	d242      	bcs.n	801593e <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	681b      	ldr	r3, [r3, #0]
 80158bc:	3308      	adds	r3, #8
 80158be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80158c0:	6a3b      	ldr	r3, [r7, #32]
 80158c2:	e853 3f00 	ldrex	r3, [r3]
 80158c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80158c8:	69fb      	ldr	r3, [r7, #28]
 80158ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80158ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	681b      	ldr	r3, [r3, #0]
 80158d6:	3308      	adds	r3, #8
 80158d8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80158dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80158de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80158e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80158e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80158e4:	e841 2300 	strex	r3, r2, [r1]
 80158e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80158ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d1e3      	bne.n	80158b8 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	4a17      	ldr	r2, [pc, #92]	@ (8015950 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80158f4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80158f6:	687b      	ldr	r3, [r7, #4]
 80158f8:	681b      	ldr	r3, [r3, #0]
 80158fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80158fc:	68fb      	ldr	r3, [r7, #12]
 80158fe:	e853 3f00 	ldrex	r3, [r3]
 8015902:	60bb      	str	r3, [r7, #8]
   return(result);
 8015904:	68bb      	ldr	r3, [r7, #8]
 8015906:	f043 0320 	orr.w	r3, r3, #32
 801590a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801590e:	687b      	ldr	r3, [r7, #4]
 8015910:	681b      	ldr	r3, [r3, #0]
 8015912:	461a      	mov	r2, r3
 8015914:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015918:	61bb      	str	r3, [r7, #24]
 801591a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801591c:	6979      	ldr	r1, [r7, #20]
 801591e:	69ba      	ldr	r2, [r7, #24]
 8015920:	e841 2300 	strex	r3, r2, [r1]
 8015924:	613b      	str	r3, [r7, #16]
   return(result);
 8015926:	693b      	ldr	r3, [r7, #16]
 8015928:	2b00      	cmp	r3, #0
 801592a:	d1e4      	bne.n	80158f6 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801592c:	e007      	b.n	801593e <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	699a      	ldr	r2, [r3, #24]
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	681b      	ldr	r3, [r3, #0]
 8015938:	f042 0208 	orr.w	r2, r2, #8
 801593c:	619a      	str	r2, [r3, #24]
}
 801593e:	bf00      	nop
 8015940:	37b0      	adds	r7, #176	@ 0xb0
 8015942:	46bd      	mov	sp, r7
 8015944:	bd80      	pop	{r7, pc}
 8015946:	bf00      	nop
 8015948:	effffffe 	.word	0xeffffffe
 801594c:	58000c00 	.word	0x58000c00
 8015950:	08015281 	.word	0x08015281

08015954 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8015954:	b580      	push	{r7, lr}
 8015956:	b0ae      	sub	sp, #184	@ 0xb8
 8015958:	af00      	add	r7, sp, #0
 801595a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015962:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	681b      	ldr	r3, [r3, #0]
 801596a:	69db      	ldr	r3, [r3, #28]
 801596c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015970:	687b      	ldr	r3, [r7, #4]
 8015972:	681b      	ldr	r3, [r3, #0]
 8015974:	681b      	ldr	r3, [r3, #0]
 8015976:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801597a:	687b      	ldr	r3, [r7, #4]
 801597c:	681b      	ldr	r3, [r3, #0]
 801597e:	689b      	ldr	r3, [r3, #8]
 8015980:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801598a:	2b22      	cmp	r3, #34	@ 0x22
 801598c:	f040 8185 	bne.w	8015c9a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015996:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801599a:	e128      	b.n	8015bee <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	681b      	ldr	r3, [r3, #0]
 80159a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159a2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80159aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80159ae:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80159b2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80159b6:	4013      	ands	r3, r2
 80159b8:	b29a      	uxth	r2, r3
 80159ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80159be:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80159c4:	1c9a      	adds	r2, r3, #2
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80159ca:	687b      	ldr	r3, [r7, #4]
 80159cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80159d0:	b29b      	uxth	r3, r3
 80159d2:	3b01      	subs	r3, #1
 80159d4:	b29a      	uxth	r2, r3
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	681b      	ldr	r3, [r3, #0]
 80159e0:	69db      	ldr	r3, [r3, #28]
 80159e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80159e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80159ea:	f003 0307 	and.w	r3, r3, #7
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	d053      	beq.n	8015a9a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80159f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80159f6:	f003 0301 	and.w	r3, r3, #1
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d011      	beq.n	8015a22 <UART_RxISR_16BIT_FIFOEN+0xce>
 80159fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	d00b      	beq.n	8015a22 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	681b      	ldr	r3, [r3, #0]
 8015a0e:	2201      	movs	r2, #1
 8015a10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a18:	f043 0201 	orr.w	r2, r3, #1
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015a22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015a26:	f003 0302 	and.w	r3, r3, #2
 8015a2a:	2b00      	cmp	r3, #0
 8015a2c:	d011      	beq.n	8015a52 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8015a2e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015a32:	f003 0301 	and.w	r3, r3, #1
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d00b      	beq.n	8015a52 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	681b      	ldr	r3, [r3, #0]
 8015a3e:	2202      	movs	r2, #2
 8015a40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a48:	f043 0204 	orr.w	r2, r3, #4
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015a52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015a56:	f003 0304 	and.w	r3, r3, #4
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	d011      	beq.n	8015a82 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8015a5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015a62:	f003 0301 	and.w	r3, r3, #1
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	d00b      	beq.n	8015a82 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8015a6a:	687b      	ldr	r3, [r7, #4]
 8015a6c:	681b      	ldr	r3, [r3, #0]
 8015a6e:	2204      	movs	r2, #4
 8015a70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a78:	f043 0202 	orr.w	r2, r3, #2
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015a82:	687b      	ldr	r3, [r7, #4]
 8015a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d006      	beq.n	8015a9a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015a8c:	6878      	ldr	r0, [r7, #4]
 8015a8e:	f7fe f9f5 	bl	8013e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015a92:	687b      	ldr	r3, [r7, #4]
 8015a94:	2200      	movs	r2, #0
 8015a96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015aa0:	b29b      	uxth	r3, r3
 8015aa2:	2b00      	cmp	r3, #0
 8015aa4:	f040 80a3 	bne.w	8015bee <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	681b      	ldr	r3, [r3, #0]
 8015aac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015aae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015ab0:	e853 3f00 	ldrex	r3, [r3]
 8015ab4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8015ab6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015ab8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015abc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	681b      	ldr	r3, [r3, #0]
 8015ac4:	461a      	mov	r2, r3
 8015ac6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8015aca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015ace:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ad0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8015ad2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8015ad6:	e841 2300 	strex	r3, r2, [r1]
 8015ada:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8015adc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d1e2      	bne.n	8015aa8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	3308      	adds	r3, #8
 8015ae8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015aea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015aec:	e853 3f00 	ldrex	r3, [r3]
 8015af0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8015af2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015af4:	4b6f      	ldr	r3, [pc, #444]	@ (8015cb4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8015af6:	4013      	ands	r3, r2
 8015af8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	3308      	adds	r3, #8
 8015b02:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8015b06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8015b08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015b0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8015b0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8015b0e:	e841 2300 	strex	r3, r2, [r1]
 8015b12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8015b14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d1e3      	bne.n	8015ae2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	2220      	movs	r2, #32
 8015b1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8015b22:	687b      	ldr	r3, [r7, #4]
 8015b24:	2200      	movs	r2, #0
 8015b26:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	2200      	movs	r2, #0
 8015b2c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015b2e:	687b      	ldr	r3, [r7, #4]
 8015b30:	681b      	ldr	r3, [r3, #0]
 8015b32:	4a61      	ldr	r2, [pc, #388]	@ (8015cb8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8015b34:	4293      	cmp	r3, r2
 8015b36:	d021      	beq.n	8015b7c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015b38:	687b      	ldr	r3, [r7, #4]
 8015b3a:	681b      	ldr	r3, [r3, #0]
 8015b3c:	685b      	ldr	r3, [r3, #4]
 8015b3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	d01a      	beq.n	8015b7c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	681b      	ldr	r3, [r3, #0]
 8015b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015b4e:	e853 3f00 	ldrex	r3, [r3]
 8015b52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8015b54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015b56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015b5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	681b      	ldr	r3, [r3, #0]
 8015b62:	461a      	mov	r2, r3
 8015b64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8015b68:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015b6a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015b6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015b6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015b70:	e841 2300 	strex	r3, r2, [r1]
 8015b74:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8015b76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	d1e4      	bne.n	8015b46 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015b80:	2b01      	cmp	r3, #1
 8015b82:	d130      	bne.n	8015be6 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	2200      	movs	r2, #0
 8015b88:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b92:	e853 3f00 	ldrex	r3, [r3]
 8015b96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015b9a:	f023 0310 	bic.w	r3, r3, #16
 8015b9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8015ba2:	687b      	ldr	r3, [r7, #4]
 8015ba4:	681b      	ldr	r3, [r3, #0]
 8015ba6:	461a      	mov	r2, r3
 8015ba8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015bac:	647b      	str	r3, [r7, #68]	@ 0x44
 8015bae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015bb0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015bb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015bb4:	e841 2300 	strex	r3, r2, [r1]
 8015bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015bba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015bbc:	2b00      	cmp	r3, #0
 8015bbe:	d1e4      	bne.n	8015b8a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	69db      	ldr	r3, [r3, #28]
 8015bc6:	f003 0310 	and.w	r3, r3, #16
 8015bca:	2b10      	cmp	r3, #16
 8015bcc:	d103      	bne.n	8015bd6 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	681b      	ldr	r3, [r3, #0]
 8015bd2:	2210      	movs	r2, #16
 8015bd4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015bdc:	4619      	mov	r1, r3
 8015bde:	6878      	ldr	r0, [r7, #4]
 8015be0:	f7fe f956 	bl	8013e90 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8015be4:	e00e      	b.n	8015c04 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8015be6:	6878      	ldr	r0, [r7, #4]
 8015be8:	f7ed f82e 	bl	8002c48 <HAL_UART_RxCpltCallback>
        break;
 8015bec:	e00a      	b.n	8015c04 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015bee:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d006      	beq.n	8015c04 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8015bf6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015bfa:	f003 0320 	and.w	r3, r3, #32
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	f47f aecc 	bne.w	801599c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015c0a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015c0e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8015c12:	2b00      	cmp	r3, #0
 8015c14:	d049      	beq.n	8015caa <UART_RxISR_16BIT_FIFOEN+0x356>
 8015c16:	687b      	ldr	r3, [r7, #4]
 8015c18:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015c1c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8015c20:	429a      	cmp	r2, r3
 8015c22:	d242      	bcs.n	8015caa <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	681b      	ldr	r3, [r3, #0]
 8015c28:	3308      	adds	r3, #8
 8015c2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c2e:	e853 3f00 	ldrex	r3, [r3]
 8015c32:	623b      	str	r3, [r7, #32]
   return(result);
 8015c34:	6a3b      	ldr	r3, [r7, #32]
 8015c36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015c3a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	681b      	ldr	r3, [r3, #0]
 8015c42:	3308      	adds	r3, #8
 8015c44:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8015c48:	633a      	str	r2, [r7, #48]	@ 0x30
 8015c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015c4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c50:	e841 2300 	strex	r3, r2, [r1]
 8015c54:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c58:	2b00      	cmp	r3, #0
 8015c5a:	d1e3      	bne.n	8015c24 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	4a17      	ldr	r2, [pc, #92]	@ (8015cbc <UART_RxISR_16BIT_FIFOEN+0x368>)
 8015c60:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015c68:	693b      	ldr	r3, [r7, #16]
 8015c6a:	e853 3f00 	ldrex	r3, [r3]
 8015c6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8015c70:	68fb      	ldr	r3, [r7, #12]
 8015c72:	f043 0320 	orr.w	r3, r3, #32
 8015c76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8015c7a:	687b      	ldr	r3, [r7, #4]
 8015c7c:	681b      	ldr	r3, [r3, #0]
 8015c7e:	461a      	mov	r2, r3
 8015c80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8015c84:	61fb      	str	r3, [r7, #28]
 8015c86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c88:	69b9      	ldr	r1, [r7, #24]
 8015c8a:	69fa      	ldr	r2, [r7, #28]
 8015c8c:	e841 2300 	strex	r3, r2, [r1]
 8015c90:	617b      	str	r3, [r7, #20]
   return(result);
 8015c92:	697b      	ldr	r3, [r7, #20]
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	d1e4      	bne.n	8015c62 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015c98:	e007      	b.n	8015caa <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	681b      	ldr	r3, [r3, #0]
 8015c9e:	699a      	ldr	r2, [r3, #24]
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	681b      	ldr	r3, [r3, #0]
 8015ca4:	f042 0208 	orr.w	r2, r2, #8
 8015ca8:	619a      	str	r2, [r3, #24]
}
 8015caa:	bf00      	nop
 8015cac:	37b8      	adds	r7, #184	@ 0xb8
 8015cae:	46bd      	mov	sp, r7
 8015cb0:	bd80      	pop	{r7, pc}
 8015cb2:	bf00      	nop
 8015cb4:	effffffe 	.word	0xeffffffe
 8015cb8:	58000c00 	.word	0x58000c00
 8015cbc:	08015439 	.word	0x08015439

08015cc0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8015cc0:	b480      	push	{r7}
 8015cc2:	b083      	sub	sp, #12
 8015cc4:	af00      	add	r7, sp, #0
 8015cc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8015cc8:	bf00      	nop
 8015cca:	370c      	adds	r7, #12
 8015ccc:	46bd      	mov	sp, r7
 8015cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cd2:	4770      	bx	lr

08015cd4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8015cd4:	b480      	push	{r7}
 8015cd6:	b083      	sub	sp, #12
 8015cd8:	af00      	add	r7, sp, #0
 8015cda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8015cdc:	bf00      	nop
 8015cde:	370c      	adds	r7, #12
 8015ce0:	46bd      	mov	sp, r7
 8015ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ce6:	4770      	bx	lr

08015ce8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8015ce8:	b480      	push	{r7}
 8015cea:	b083      	sub	sp, #12
 8015cec:	af00      	add	r7, sp, #0
 8015cee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8015cf0:	bf00      	nop
 8015cf2:	370c      	adds	r7, #12
 8015cf4:	46bd      	mov	sp, r7
 8015cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cfa:	4770      	bx	lr

08015cfc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8015cfc:	b480      	push	{r7}
 8015cfe:	b085      	sub	sp, #20
 8015d00:	af00      	add	r7, sp, #0
 8015d02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015d0a:	2b01      	cmp	r3, #1
 8015d0c:	d101      	bne.n	8015d12 <HAL_UARTEx_DisableFifoMode+0x16>
 8015d0e:	2302      	movs	r3, #2
 8015d10:	e027      	b.n	8015d62 <HAL_UARTEx_DisableFifoMode+0x66>
 8015d12:	687b      	ldr	r3, [r7, #4]
 8015d14:	2201      	movs	r2, #1
 8015d16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	2224      	movs	r2, #36	@ 0x24
 8015d1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	681b      	ldr	r3, [r3, #0]
 8015d26:	681b      	ldr	r3, [r3, #0]
 8015d28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015d2a:	687b      	ldr	r3, [r7, #4]
 8015d2c:	681b      	ldr	r3, [r3, #0]
 8015d2e:	681a      	ldr	r2, [r3, #0]
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	681b      	ldr	r3, [r3, #0]
 8015d34:	f022 0201 	bic.w	r2, r2, #1
 8015d38:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8015d3a:	68fb      	ldr	r3, [r7, #12]
 8015d3c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8015d40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	2200      	movs	r2, #0
 8015d46:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	681b      	ldr	r3, [r3, #0]
 8015d4c:	68fa      	ldr	r2, [r7, #12]
 8015d4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	2220      	movs	r2, #32
 8015d54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015d58:	687b      	ldr	r3, [r7, #4]
 8015d5a:	2200      	movs	r2, #0
 8015d5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015d60:	2300      	movs	r3, #0
}
 8015d62:	4618      	mov	r0, r3
 8015d64:	3714      	adds	r7, #20
 8015d66:	46bd      	mov	sp, r7
 8015d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d6c:	4770      	bx	lr

08015d6e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015d6e:	b580      	push	{r7, lr}
 8015d70:	b084      	sub	sp, #16
 8015d72:	af00      	add	r7, sp, #0
 8015d74:	6078      	str	r0, [r7, #4]
 8015d76:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015d7e:	2b01      	cmp	r3, #1
 8015d80:	d101      	bne.n	8015d86 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8015d82:	2302      	movs	r3, #2
 8015d84:	e02d      	b.n	8015de2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	2201      	movs	r2, #1
 8015d8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	2224      	movs	r2, #36	@ 0x24
 8015d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	681b      	ldr	r3, [r3, #0]
 8015d9a:	681b      	ldr	r3, [r3, #0]
 8015d9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	681b      	ldr	r3, [r3, #0]
 8015da2:	681a      	ldr	r2, [r3, #0]
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	681b      	ldr	r3, [r3, #0]
 8015da8:	f022 0201 	bic.w	r2, r2, #1
 8015dac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	681b      	ldr	r3, [r3, #0]
 8015db2:	689b      	ldr	r3, [r3, #8]
 8015db4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	681b      	ldr	r3, [r3, #0]
 8015dbc:	683a      	ldr	r2, [r7, #0]
 8015dbe:	430a      	orrs	r2, r1
 8015dc0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015dc2:	6878      	ldr	r0, [r7, #4]
 8015dc4:	f000 f850 	bl	8015e68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	681b      	ldr	r3, [r3, #0]
 8015dcc:	68fa      	ldr	r2, [r7, #12]
 8015dce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	2220      	movs	r2, #32
 8015dd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	2200      	movs	r2, #0
 8015ddc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015de0:	2300      	movs	r3, #0
}
 8015de2:	4618      	mov	r0, r3
 8015de4:	3710      	adds	r7, #16
 8015de6:	46bd      	mov	sp, r7
 8015de8:	bd80      	pop	{r7, pc}

08015dea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015dea:	b580      	push	{r7, lr}
 8015dec:	b084      	sub	sp, #16
 8015dee:	af00      	add	r7, sp, #0
 8015df0:	6078      	str	r0, [r7, #4]
 8015df2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015dfa:	2b01      	cmp	r3, #1
 8015dfc:	d101      	bne.n	8015e02 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8015dfe:	2302      	movs	r3, #2
 8015e00:	e02d      	b.n	8015e5e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	2201      	movs	r2, #1
 8015e06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	2224      	movs	r2, #36	@ 0x24
 8015e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	681b      	ldr	r3, [r3, #0]
 8015e16:	681b      	ldr	r3, [r3, #0]
 8015e18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	681b      	ldr	r3, [r3, #0]
 8015e1e:	681a      	ldr	r2, [r3, #0]
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	f022 0201 	bic.w	r2, r2, #1
 8015e28:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	681b      	ldr	r3, [r3, #0]
 8015e2e:	689b      	ldr	r3, [r3, #8]
 8015e30:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	681b      	ldr	r3, [r3, #0]
 8015e38:	683a      	ldr	r2, [r7, #0]
 8015e3a:	430a      	orrs	r2, r1
 8015e3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015e3e:	6878      	ldr	r0, [r7, #4]
 8015e40:	f000 f812 	bl	8015e68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	681b      	ldr	r3, [r3, #0]
 8015e48:	68fa      	ldr	r2, [r7, #12]
 8015e4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	2220      	movs	r2, #32
 8015e50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	2200      	movs	r2, #0
 8015e58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015e5c:	2300      	movs	r3, #0
}
 8015e5e:	4618      	mov	r0, r3
 8015e60:	3710      	adds	r7, #16
 8015e62:	46bd      	mov	sp, r7
 8015e64:	bd80      	pop	{r7, pc}
	...

08015e68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8015e68:	b480      	push	{r7}
 8015e6a:	b085      	sub	sp, #20
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8015e70:	687b      	ldr	r3, [r7, #4]
 8015e72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d108      	bne.n	8015e8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	2201      	movs	r2, #1
 8015e7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	2201      	movs	r2, #1
 8015e84:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8015e88:	e031      	b.n	8015eee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8015e8a:	2310      	movs	r3, #16
 8015e8c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8015e8e:	2310      	movs	r3, #16
 8015e90:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8015e92:	687b      	ldr	r3, [r7, #4]
 8015e94:	681b      	ldr	r3, [r3, #0]
 8015e96:	689b      	ldr	r3, [r3, #8]
 8015e98:	0e5b      	lsrs	r3, r3, #25
 8015e9a:	b2db      	uxtb	r3, r3
 8015e9c:	f003 0307 	and.w	r3, r3, #7
 8015ea0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	681b      	ldr	r3, [r3, #0]
 8015ea6:	689b      	ldr	r3, [r3, #8]
 8015ea8:	0f5b      	lsrs	r3, r3, #29
 8015eaa:	b2db      	uxtb	r3, r3
 8015eac:	f003 0307 	and.w	r3, r3, #7
 8015eb0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015eb2:	7bbb      	ldrb	r3, [r7, #14]
 8015eb4:	7b3a      	ldrb	r2, [r7, #12]
 8015eb6:	4911      	ldr	r1, [pc, #68]	@ (8015efc <UARTEx_SetNbDataToProcess+0x94>)
 8015eb8:	5c8a      	ldrb	r2, [r1, r2]
 8015eba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8015ebe:	7b3a      	ldrb	r2, [r7, #12]
 8015ec0:	490f      	ldr	r1, [pc, #60]	@ (8015f00 <UARTEx_SetNbDataToProcess+0x98>)
 8015ec2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015ec4:	fb93 f3f2 	sdiv	r3, r3, r2
 8015ec8:	b29a      	uxth	r2, r3
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015ed0:	7bfb      	ldrb	r3, [r7, #15]
 8015ed2:	7b7a      	ldrb	r2, [r7, #13]
 8015ed4:	4909      	ldr	r1, [pc, #36]	@ (8015efc <UARTEx_SetNbDataToProcess+0x94>)
 8015ed6:	5c8a      	ldrb	r2, [r1, r2]
 8015ed8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8015edc:	7b7a      	ldrb	r2, [r7, #13]
 8015ede:	4908      	ldr	r1, [pc, #32]	@ (8015f00 <UARTEx_SetNbDataToProcess+0x98>)
 8015ee0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015ee2:	fb93 f3f2 	sdiv	r3, r3, r2
 8015ee6:	b29a      	uxth	r2, r3
 8015ee8:	687b      	ldr	r3, [r7, #4]
 8015eea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8015eee:	bf00      	nop
 8015ef0:	3714      	adds	r7, #20
 8015ef2:	46bd      	mov	sp, r7
 8015ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ef8:	4770      	bx	lr
 8015efa:	bf00      	nop
 8015efc:	0801f3f8 	.word	0x0801f3f8
 8015f00:	0801f400 	.word	0x0801f400

08015f04 <__NVIC_SetPriority>:
{
 8015f04:	b480      	push	{r7}
 8015f06:	b083      	sub	sp, #12
 8015f08:	af00      	add	r7, sp, #0
 8015f0a:	4603      	mov	r3, r0
 8015f0c:	6039      	str	r1, [r7, #0]
 8015f0e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8015f10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	db0a      	blt.n	8015f2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015f18:	683b      	ldr	r3, [r7, #0]
 8015f1a:	b2da      	uxtb	r2, r3
 8015f1c:	490c      	ldr	r1, [pc, #48]	@ (8015f50 <__NVIC_SetPriority+0x4c>)
 8015f1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015f22:	0112      	lsls	r2, r2, #4
 8015f24:	b2d2      	uxtb	r2, r2
 8015f26:	440b      	add	r3, r1
 8015f28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8015f2c:	e00a      	b.n	8015f44 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015f2e:	683b      	ldr	r3, [r7, #0]
 8015f30:	b2da      	uxtb	r2, r3
 8015f32:	4908      	ldr	r1, [pc, #32]	@ (8015f54 <__NVIC_SetPriority+0x50>)
 8015f34:	88fb      	ldrh	r3, [r7, #6]
 8015f36:	f003 030f 	and.w	r3, r3, #15
 8015f3a:	3b04      	subs	r3, #4
 8015f3c:	0112      	lsls	r2, r2, #4
 8015f3e:	b2d2      	uxtb	r2, r2
 8015f40:	440b      	add	r3, r1
 8015f42:	761a      	strb	r2, [r3, #24]
}
 8015f44:	bf00      	nop
 8015f46:	370c      	adds	r7, #12
 8015f48:	46bd      	mov	sp, r7
 8015f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f4e:	4770      	bx	lr
 8015f50:	e000e100 	.word	0xe000e100
 8015f54:	e000ed00 	.word	0xe000ed00

08015f58 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8015f58:	b580      	push	{r7, lr}
 8015f5a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8015f5c:	4b05      	ldr	r3, [pc, #20]	@ (8015f74 <SysTick_Handler+0x1c>)
 8015f5e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8015f60:	f002 fada 	bl	8018518 <xTaskGetSchedulerState>
 8015f64:	4603      	mov	r3, r0
 8015f66:	2b01      	cmp	r3, #1
 8015f68:	d001      	beq.n	8015f6e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8015f6a:	f003 f9d5 	bl	8019318 <xPortSysTickHandler>
  }
}
 8015f6e:	bf00      	nop
 8015f70:	bd80      	pop	{r7, pc}
 8015f72:	bf00      	nop
 8015f74:	e000e010 	.word	0xe000e010

08015f78 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8015f78:	b580      	push	{r7, lr}
 8015f7a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8015f7c:	2100      	movs	r1, #0
 8015f7e:	f06f 0004 	mvn.w	r0, #4
 8015f82:	f7ff ffbf 	bl	8015f04 <__NVIC_SetPriority>
#endif
}
 8015f86:	bf00      	nop
 8015f88:	bd80      	pop	{r7, pc}
	...

08015f8c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8015f8c:	b480      	push	{r7}
 8015f8e:	b083      	sub	sp, #12
 8015f90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015f92:	f3ef 8305 	mrs	r3, IPSR
 8015f96:	603b      	str	r3, [r7, #0]
  return(result);
 8015f98:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d003      	beq.n	8015fa6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8015f9e:	f06f 0305 	mvn.w	r3, #5
 8015fa2:	607b      	str	r3, [r7, #4]
 8015fa4:	e00c      	b.n	8015fc0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8015fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8015fd0 <osKernelInitialize+0x44>)
 8015fa8:	681b      	ldr	r3, [r3, #0]
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	d105      	bne.n	8015fba <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8015fae:	4b08      	ldr	r3, [pc, #32]	@ (8015fd0 <osKernelInitialize+0x44>)
 8015fb0:	2201      	movs	r2, #1
 8015fb2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8015fb4:	2300      	movs	r3, #0
 8015fb6:	607b      	str	r3, [r7, #4]
 8015fb8:	e002      	b.n	8015fc0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8015fba:	f04f 33ff 	mov.w	r3, #4294967295
 8015fbe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8015fc0:	687b      	ldr	r3, [r7, #4]
}
 8015fc2:	4618      	mov	r0, r3
 8015fc4:	370c      	adds	r7, #12
 8015fc6:	46bd      	mov	sp, r7
 8015fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fcc:	4770      	bx	lr
 8015fce:	bf00      	nop
 8015fd0:	24002cc8 	.word	0x24002cc8

08015fd4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8015fd4:	b580      	push	{r7, lr}
 8015fd6:	b082      	sub	sp, #8
 8015fd8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015fda:	f3ef 8305 	mrs	r3, IPSR
 8015fde:	603b      	str	r3, [r7, #0]
  return(result);
 8015fe0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d003      	beq.n	8015fee <osKernelStart+0x1a>
    stat = osErrorISR;
 8015fe6:	f06f 0305 	mvn.w	r3, #5
 8015fea:	607b      	str	r3, [r7, #4]
 8015fec:	e010      	b.n	8016010 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8015fee:	4b0b      	ldr	r3, [pc, #44]	@ (801601c <osKernelStart+0x48>)
 8015ff0:	681b      	ldr	r3, [r3, #0]
 8015ff2:	2b01      	cmp	r3, #1
 8015ff4:	d109      	bne.n	801600a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8015ff6:	f7ff ffbf 	bl	8015f78 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8015ffa:	4b08      	ldr	r3, [pc, #32]	@ (801601c <osKernelStart+0x48>)
 8015ffc:	2202      	movs	r2, #2
 8015ffe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8016000:	f001 fdf2 	bl	8017be8 <vTaskStartScheduler>
      stat = osOK;
 8016004:	2300      	movs	r3, #0
 8016006:	607b      	str	r3, [r7, #4]
 8016008:	e002      	b.n	8016010 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801600a:	f04f 33ff 	mov.w	r3, #4294967295
 801600e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8016010:	687b      	ldr	r3, [r7, #4]
}
 8016012:	4618      	mov	r0, r3
 8016014:	3708      	adds	r7, #8
 8016016:	46bd      	mov	sp, r7
 8016018:	bd80      	pop	{r7, pc}
 801601a:	bf00      	nop
 801601c:	24002cc8 	.word	0x24002cc8

08016020 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8016020:	b580      	push	{r7, lr}
 8016022:	b08e      	sub	sp, #56	@ 0x38
 8016024:	af04      	add	r7, sp, #16
 8016026:	60f8      	str	r0, [r7, #12]
 8016028:	60b9      	str	r1, [r7, #8]
 801602a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801602c:	2300      	movs	r3, #0
 801602e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016030:	f3ef 8305 	mrs	r3, IPSR
 8016034:	617b      	str	r3, [r7, #20]
  return(result);
 8016036:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8016038:	2b00      	cmp	r3, #0
 801603a:	d17f      	bne.n	801613c <osThreadNew+0x11c>
 801603c:	68fb      	ldr	r3, [r7, #12]
 801603e:	2b00      	cmp	r3, #0
 8016040:	d07c      	beq.n	801613c <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 8016042:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016046:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8016048:	2318      	movs	r3, #24
 801604a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801604c:	2300      	movs	r3, #0
 801604e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8016050:	f04f 33ff 	mov.w	r3, #4294967295
 8016054:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	2b00      	cmp	r3, #0
 801605a:	d045      	beq.n	80160e8 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	681b      	ldr	r3, [r3, #0]
 8016060:	2b00      	cmp	r3, #0
 8016062:	d002      	beq.n	801606a <osThreadNew+0x4a>
        name = attr->name;
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	681b      	ldr	r3, [r3, #0]
 8016068:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	699b      	ldr	r3, [r3, #24]
 801606e:	2b00      	cmp	r3, #0
 8016070:	d002      	beq.n	8016078 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	699b      	ldr	r3, [r3, #24]
 8016076:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8016078:	69fb      	ldr	r3, [r7, #28]
 801607a:	2b00      	cmp	r3, #0
 801607c:	d008      	beq.n	8016090 <osThreadNew+0x70>
 801607e:	69fb      	ldr	r3, [r7, #28]
 8016080:	2b38      	cmp	r3, #56	@ 0x38
 8016082:	d805      	bhi.n	8016090 <osThreadNew+0x70>
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	685b      	ldr	r3, [r3, #4]
 8016088:	f003 0301 	and.w	r3, r3, #1
 801608c:	2b00      	cmp	r3, #0
 801608e:	d001      	beq.n	8016094 <osThreadNew+0x74>
        return (NULL);
 8016090:	2300      	movs	r3, #0
 8016092:	e054      	b.n	801613e <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	695b      	ldr	r3, [r3, #20]
 8016098:	2b00      	cmp	r3, #0
 801609a:	d003      	beq.n	80160a4 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	695b      	ldr	r3, [r3, #20]
 80160a0:	089b      	lsrs	r3, r3, #2
 80160a2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	689b      	ldr	r3, [r3, #8]
 80160a8:	2b00      	cmp	r3, #0
 80160aa:	d00e      	beq.n	80160ca <osThreadNew+0xaa>
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	68db      	ldr	r3, [r3, #12]
 80160b0:	2bab      	cmp	r3, #171	@ 0xab
 80160b2:	d90a      	bls.n	80160ca <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80160b8:	2b00      	cmp	r3, #0
 80160ba:	d006      	beq.n	80160ca <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	695b      	ldr	r3, [r3, #20]
 80160c0:	2b00      	cmp	r3, #0
 80160c2:	d002      	beq.n	80160ca <osThreadNew+0xaa>
        mem = 1;
 80160c4:	2301      	movs	r3, #1
 80160c6:	61bb      	str	r3, [r7, #24]
 80160c8:	e010      	b.n	80160ec <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80160ca:	687b      	ldr	r3, [r7, #4]
 80160cc:	689b      	ldr	r3, [r3, #8]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d10c      	bne.n	80160ec <osThreadNew+0xcc>
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	68db      	ldr	r3, [r3, #12]
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d108      	bne.n	80160ec <osThreadNew+0xcc>
 80160da:	687b      	ldr	r3, [r7, #4]
 80160dc:	691b      	ldr	r3, [r3, #16]
 80160de:	2b00      	cmp	r3, #0
 80160e0:	d104      	bne.n	80160ec <osThreadNew+0xcc>
          mem = 0;
 80160e2:	2300      	movs	r3, #0
 80160e4:	61bb      	str	r3, [r7, #24]
 80160e6:	e001      	b.n	80160ec <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 80160e8:	2300      	movs	r3, #0
 80160ea:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80160ec:	69bb      	ldr	r3, [r7, #24]
 80160ee:	2b01      	cmp	r3, #1
 80160f0:	d110      	bne.n	8016114 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80160f6:	687a      	ldr	r2, [r7, #4]
 80160f8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80160fa:	9202      	str	r2, [sp, #8]
 80160fc:	9301      	str	r3, [sp, #4]
 80160fe:	69fb      	ldr	r3, [r7, #28]
 8016100:	9300      	str	r3, [sp, #0]
 8016102:	68bb      	ldr	r3, [r7, #8]
 8016104:	6a3a      	ldr	r2, [r7, #32]
 8016106:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016108:	68f8      	ldr	r0, [r7, #12]
 801610a:	f001 faf7 	bl	80176fc <xTaskCreateStatic>
 801610e:	4603      	mov	r3, r0
 8016110:	613b      	str	r3, [r7, #16]
 8016112:	e013      	b.n	801613c <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8016114:	69bb      	ldr	r3, [r7, #24]
 8016116:	2b00      	cmp	r3, #0
 8016118:	d110      	bne.n	801613c <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801611a:	6a3b      	ldr	r3, [r7, #32]
 801611c:	b29a      	uxth	r2, r3
 801611e:	f107 0310 	add.w	r3, r7, #16
 8016122:	9301      	str	r3, [sp, #4]
 8016124:	69fb      	ldr	r3, [r7, #28]
 8016126:	9300      	str	r3, [sp, #0]
 8016128:	68bb      	ldr	r3, [r7, #8]
 801612a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801612c:	68f8      	ldr	r0, [r7, #12]
 801612e:	f001 fb45 	bl	80177bc <xTaskCreate>
 8016132:	4603      	mov	r3, r0
 8016134:	2b01      	cmp	r3, #1
 8016136:	d001      	beq.n	801613c <osThreadNew+0x11c>
            hTask = NULL;
 8016138:	2300      	movs	r3, #0
 801613a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801613c:	693b      	ldr	r3, [r7, #16]
}
 801613e:	4618      	mov	r0, r3
 8016140:	3728      	adds	r7, #40	@ 0x28
 8016142:	46bd      	mov	sp, r7
 8016144:	bd80      	pop	{r7, pc}

08016146 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8016146:	b580      	push	{r7, lr}
 8016148:	b084      	sub	sp, #16
 801614a:	af00      	add	r7, sp, #0
 801614c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801614e:	f3ef 8305 	mrs	r3, IPSR
 8016152:	60bb      	str	r3, [r7, #8]
  return(result);
 8016154:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8016156:	2b00      	cmp	r3, #0
 8016158:	d003      	beq.n	8016162 <osDelay+0x1c>
    stat = osErrorISR;
 801615a:	f06f 0305 	mvn.w	r3, #5
 801615e:	60fb      	str	r3, [r7, #12]
 8016160:	e007      	b.n	8016172 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8016162:	2300      	movs	r3, #0
 8016164:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	2b00      	cmp	r3, #0
 801616a:	d002      	beq.n	8016172 <osDelay+0x2c>
      vTaskDelay(ticks);
 801616c:	6878      	ldr	r0, [r7, #4]
 801616e:	f001 fd05 	bl	8017b7c <vTaskDelay>
    }
  }

  return (stat);
 8016172:	68fb      	ldr	r3, [r7, #12]
}
 8016174:	4618      	mov	r0, r3
 8016176:	3710      	adds	r7, #16
 8016178:	46bd      	mov	sp, r7
 801617a:	bd80      	pop	{r7, pc}

0801617c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 801617c:	b580      	push	{r7, lr}
 801617e:	b088      	sub	sp, #32
 8016180:	af00      	add	r7, sp, #0
 8016182:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8016184:	2300      	movs	r3, #0
 8016186:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016188:	f3ef 8305 	mrs	r3, IPSR
 801618c:	60bb      	str	r3, [r7, #8]
  return(result);
 801618e:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8016190:	2b00      	cmp	r3, #0
 8016192:	d174      	bne.n	801627e <osMutexNew+0x102>
    if (attr != NULL) {
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	2b00      	cmp	r3, #0
 8016198:	d003      	beq.n	80161a2 <osMutexNew+0x26>
      type = attr->attr_bits;
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	685b      	ldr	r3, [r3, #4]
 801619e:	61bb      	str	r3, [r7, #24]
 80161a0:	e001      	b.n	80161a6 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80161a2:	2300      	movs	r3, #0
 80161a4:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80161a6:	69bb      	ldr	r3, [r7, #24]
 80161a8:	f003 0301 	and.w	r3, r3, #1
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	d002      	beq.n	80161b6 <osMutexNew+0x3a>
      rmtx = 1U;
 80161b0:	2301      	movs	r3, #1
 80161b2:	617b      	str	r3, [r7, #20]
 80161b4:	e001      	b.n	80161ba <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80161b6:	2300      	movs	r3, #0
 80161b8:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80161ba:	69bb      	ldr	r3, [r7, #24]
 80161bc:	f003 0308 	and.w	r3, r3, #8
 80161c0:	2b00      	cmp	r3, #0
 80161c2:	d15c      	bne.n	801627e <osMutexNew+0x102>
      mem = -1;
 80161c4:	f04f 33ff 	mov.w	r3, #4294967295
 80161c8:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80161ca:	687b      	ldr	r3, [r7, #4]
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	d015      	beq.n	80161fc <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80161d0:	687b      	ldr	r3, [r7, #4]
 80161d2:	689b      	ldr	r3, [r3, #8]
 80161d4:	2b00      	cmp	r3, #0
 80161d6:	d006      	beq.n	80161e6 <osMutexNew+0x6a>
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	68db      	ldr	r3, [r3, #12]
 80161dc:	2b4f      	cmp	r3, #79	@ 0x4f
 80161de:	d902      	bls.n	80161e6 <osMutexNew+0x6a>
          mem = 1;
 80161e0:	2301      	movs	r3, #1
 80161e2:	613b      	str	r3, [r7, #16]
 80161e4:	e00c      	b.n	8016200 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	689b      	ldr	r3, [r3, #8]
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d108      	bne.n	8016200 <osMutexNew+0x84>
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	68db      	ldr	r3, [r3, #12]
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d104      	bne.n	8016200 <osMutexNew+0x84>
            mem = 0;
 80161f6:	2300      	movs	r3, #0
 80161f8:	613b      	str	r3, [r7, #16]
 80161fa:	e001      	b.n	8016200 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80161fc:	2300      	movs	r3, #0
 80161fe:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8016200:	693b      	ldr	r3, [r7, #16]
 8016202:	2b01      	cmp	r3, #1
 8016204:	d112      	bne.n	801622c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8016206:	697b      	ldr	r3, [r7, #20]
 8016208:	2b00      	cmp	r3, #0
 801620a:	d007      	beq.n	801621c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	689b      	ldr	r3, [r3, #8]
 8016210:	4619      	mov	r1, r3
 8016212:	2004      	movs	r0, #4
 8016214:	f000 fc51 	bl	8016aba <xQueueCreateMutexStatic>
 8016218:	61f8      	str	r0, [r7, #28]
 801621a:	e016      	b.n	801624a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	689b      	ldr	r3, [r3, #8]
 8016220:	4619      	mov	r1, r3
 8016222:	2001      	movs	r0, #1
 8016224:	f000 fc49 	bl	8016aba <xQueueCreateMutexStatic>
 8016228:	61f8      	str	r0, [r7, #28]
 801622a:	e00e      	b.n	801624a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 801622c:	693b      	ldr	r3, [r7, #16]
 801622e:	2b00      	cmp	r3, #0
 8016230:	d10b      	bne.n	801624a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8016232:	697b      	ldr	r3, [r7, #20]
 8016234:	2b00      	cmp	r3, #0
 8016236:	d004      	beq.n	8016242 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8016238:	2004      	movs	r0, #4
 801623a:	f000 fc26 	bl	8016a8a <xQueueCreateMutex>
 801623e:	61f8      	str	r0, [r7, #28]
 8016240:	e003      	b.n	801624a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8016242:	2001      	movs	r0, #1
 8016244:	f000 fc21 	bl	8016a8a <xQueueCreateMutex>
 8016248:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 801624a:	69fb      	ldr	r3, [r7, #28]
 801624c:	2b00      	cmp	r3, #0
 801624e:	d00c      	beq.n	801626a <osMutexNew+0xee>
        if (attr != NULL) {
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	2b00      	cmp	r3, #0
 8016254:	d003      	beq.n	801625e <osMutexNew+0xe2>
          name = attr->name;
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	681b      	ldr	r3, [r3, #0]
 801625a:	60fb      	str	r3, [r7, #12]
 801625c:	e001      	b.n	8016262 <osMutexNew+0xe6>
        } else {
          name = NULL;
 801625e:	2300      	movs	r3, #0
 8016260:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8016262:	68f9      	ldr	r1, [r7, #12]
 8016264:	69f8      	ldr	r0, [r7, #28]
 8016266:	f001 f9eb 	bl	8017640 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 801626a:	69fb      	ldr	r3, [r7, #28]
 801626c:	2b00      	cmp	r3, #0
 801626e:	d006      	beq.n	801627e <osMutexNew+0x102>
 8016270:	697b      	ldr	r3, [r7, #20]
 8016272:	2b00      	cmp	r3, #0
 8016274:	d003      	beq.n	801627e <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8016276:	69fb      	ldr	r3, [r7, #28]
 8016278:	f043 0301 	orr.w	r3, r3, #1
 801627c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 801627e:	69fb      	ldr	r3, [r7, #28]
}
 8016280:	4618      	mov	r0, r3
 8016282:	3720      	adds	r7, #32
 8016284:	46bd      	mov	sp, r7
 8016286:	bd80      	pop	{r7, pc}

08016288 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8016288:	b580      	push	{r7, lr}
 801628a:	b086      	sub	sp, #24
 801628c:	af00      	add	r7, sp, #0
 801628e:	6078      	str	r0, [r7, #4]
 8016290:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	f023 0301 	bic.w	r3, r3, #1
 8016298:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	f003 0301 	and.w	r3, r3, #1
 80162a0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80162a2:	2300      	movs	r3, #0
 80162a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80162a6:	f3ef 8305 	mrs	r3, IPSR
 80162aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80162ac:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d003      	beq.n	80162ba <osMutexAcquire+0x32>
    stat = osErrorISR;
 80162b2:	f06f 0305 	mvn.w	r3, #5
 80162b6:	617b      	str	r3, [r7, #20]
 80162b8:	e02c      	b.n	8016314 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80162ba:	693b      	ldr	r3, [r7, #16]
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d103      	bne.n	80162c8 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80162c0:	f06f 0303 	mvn.w	r3, #3
 80162c4:	617b      	str	r3, [r7, #20]
 80162c6:	e025      	b.n	8016314 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80162c8:	68fb      	ldr	r3, [r7, #12]
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	d011      	beq.n	80162f2 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80162ce:	6839      	ldr	r1, [r7, #0]
 80162d0:	6938      	ldr	r0, [r7, #16]
 80162d2:	f000 fc42 	bl	8016b5a <xQueueTakeMutexRecursive>
 80162d6:	4603      	mov	r3, r0
 80162d8:	2b01      	cmp	r3, #1
 80162da:	d01b      	beq.n	8016314 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80162dc:	683b      	ldr	r3, [r7, #0]
 80162de:	2b00      	cmp	r3, #0
 80162e0:	d003      	beq.n	80162ea <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80162e2:	f06f 0301 	mvn.w	r3, #1
 80162e6:	617b      	str	r3, [r7, #20]
 80162e8:	e014      	b.n	8016314 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80162ea:	f06f 0302 	mvn.w	r3, #2
 80162ee:	617b      	str	r3, [r7, #20]
 80162f0:	e010      	b.n	8016314 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80162f2:	6839      	ldr	r1, [r7, #0]
 80162f4:	6938      	ldr	r0, [r7, #16]
 80162f6:	f000 fee9 	bl	80170cc <xQueueSemaphoreTake>
 80162fa:	4603      	mov	r3, r0
 80162fc:	2b01      	cmp	r3, #1
 80162fe:	d009      	beq.n	8016314 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8016300:	683b      	ldr	r3, [r7, #0]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d003      	beq.n	801630e <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8016306:	f06f 0301 	mvn.w	r3, #1
 801630a:	617b      	str	r3, [r7, #20]
 801630c:	e002      	b.n	8016314 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 801630e:	f06f 0302 	mvn.w	r3, #2
 8016312:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8016314:	697b      	ldr	r3, [r7, #20]
}
 8016316:	4618      	mov	r0, r3
 8016318:	3718      	adds	r7, #24
 801631a:	46bd      	mov	sp, r7
 801631c:	bd80      	pop	{r7, pc}

0801631e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 801631e:	b580      	push	{r7, lr}
 8016320:	b086      	sub	sp, #24
 8016322:	af00      	add	r7, sp, #0
 8016324:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	f023 0301 	bic.w	r3, r3, #1
 801632c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	f003 0301 	and.w	r3, r3, #1
 8016334:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8016336:	2300      	movs	r3, #0
 8016338:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801633a:	f3ef 8305 	mrs	r3, IPSR
 801633e:	60bb      	str	r3, [r7, #8]
  return(result);
 8016340:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8016342:	2b00      	cmp	r3, #0
 8016344:	d003      	beq.n	801634e <osMutexRelease+0x30>
    stat = osErrorISR;
 8016346:	f06f 0305 	mvn.w	r3, #5
 801634a:	617b      	str	r3, [r7, #20]
 801634c:	e01f      	b.n	801638e <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 801634e:	693b      	ldr	r3, [r7, #16]
 8016350:	2b00      	cmp	r3, #0
 8016352:	d103      	bne.n	801635c <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8016354:	f06f 0303 	mvn.w	r3, #3
 8016358:	617b      	str	r3, [r7, #20]
 801635a:	e018      	b.n	801638e <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 801635c:	68fb      	ldr	r3, [r7, #12]
 801635e:	2b00      	cmp	r3, #0
 8016360:	d009      	beq.n	8016376 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8016362:	6938      	ldr	r0, [r7, #16]
 8016364:	f000 fbc4 	bl	8016af0 <xQueueGiveMutexRecursive>
 8016368:	4603      	mov	r3, r0
 801636a:	2b01      	cmp	r3, #1
 801636c:	d00f      	beq.n	801638e <osMutexRelease+0x70>
        stat = osErrorResource;
 801636e:	f06f 0302 	mvn.w	r3, #2
 8016372:	617b      	str	r3, [r7, #20]
 8016374:	e00b      	b.n	801638e <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8016376:	2300      	movs	r3, #0
 8016378:	2200      	movs	r2, #0
 801637a:	2100      	movs	r1, #0
 801637c:	6938      	ldr	r0, [r7, #16]
 801637e:	f000 fc23 	bl	8016bc8 <xQueueGenericSend>
 8016382:	4603      	mov	r3, r0
 8016384:	2b01      	cmp	r3, #1
 8016386:	d002      	beq.n	801638e <osMutexRelease+0x70>
        stat = osErrorResource;
 8016388:	f06f 0302 	mvn.w	r3, #2
 801638c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 801638e:	697b      	ldr	r3, [r7, #20]
}
 8016390:	4618      	mov	r0, r3
 8016392:	3718      	adds	r7, #24
 8016394:	46bd      	mov	sp, r7
 8016396:	bd80      	pop	{r7, pc}

08016398 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8016398:	b580      	push	{r7, lr}
 801639a:	b08a      	sub	sp, #40	@ 0x28
 801639c:	af02      	add	r7, sp, #8
 801639e:	60f8      	str	r0, [r7, #12]
 80163a0:	60b9      	str	r1, [r7, #8]
 80163a2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80163a4:	2300      	movs	r3, #0
 80163a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80163a8:	f3ef 8305 	mrs	r3, IPSR
 80163ac:	613b      	str	r3, [r7, #16]
  return(result);
 80163ae:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d15f      	bne.n	8016474 <osMessageQueueNew+0xdc>
 80163b4:	68fb      	ldr	r3, [r7, #12]
 80163b6:	2b00      	cmp	r3, #0
 80163b8:	d05c      	beq.n	8016474 <osMessageQueueNew+0xdc>
 80163ba:	68bb      	ldr	r3, [r7, #8]
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d059      	beq.n	8016474 <osMessageQueueNew+0xdc>
    mem = -1;
 80163c0:	f04f 33ff 	mov.w	r3, #4294967295
 80163c4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80163c6:	687b      	ldr	r3, [r7, #4]
 80163c8:	2b00      	cmp	r3, #0
 80163ca:	d029      	beq.n	8016420 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	689b      	ldr	r3, [r3, #8]
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d012      	beq.n	80163fa <osMessageQueueNew+0x62>
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	68db      	ldr	r3, [r3, #12]
 80163d8:	2b4f      	cmp	r3, #79	@ 0x4f
 80163da:	d90e      	bls.n	80163fa <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80163dc:	687b      	ldr	r3, [r7, #4]
 80163de:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	d00a      	beq.n	80163fa <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	695a      	ldr	r2, [r3, #20]
 80163e8:	68fb      	ldr	r3, [r7, #12]
 80163ea:	68b9      	ldr	r1, [r7, #8]
 80163ec:	fb01 f303 	mul.w	r3, r1, r3
 80163f0:	429a      	cmp	r2, r3
 80163f2:	d302      	bcc.n	80163fa <osMessageQueueNew+0x62>
        mem = 1;
 80163f4:	2301      	movs	r3, #1
 80163f6:	61bb      	str	r3, [r7, #24]
 80163f8:	e014      	b.n	8016424 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	689b      	ldr	r3, [r3, #8]
 80163fe:	2b00      	cmp	r3, #0
 8016400:	d110      	bne.n	8016424 <osMessageQueueNew+0x8c>
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	68db      	ldr	r3, [r3, #12]
 8016406:	2b00      	cmp	r3, #0
 8016408:	d10c      	bne.n	8016424 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801640e:	2b00      	cmp	r3, #0
 8016410:	d108      	bne.n	8016424 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8016412:	687b      	ldr	r3, [r7, #4]
 8016414:	695b      	ldr	r3, [r3, #20]
 8016416:	2b00      	cmp	r3, #0
 8016418:	d104      	bne.n	8016424 <osMessageQueueNew+0x8c>
          mem = 0;
 801641a:	2300      	movs	r3, #0
 801641c:	61bb      	str	r3, [r7, #24]
 801641e:	e001      	b.n	8016424 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8016420:	2300      	movs	r3, #0
 8016422:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8016424:	69bb      	ldr	r3, [r7, #24]
 8016426:	2b01      	cmp	r3, #1
 8016428:	d10b      	bne.n	8016442 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	691a      	ldr	r2, [r3, #16]
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	689b      	ldr	r3, [r3, #8]
 8016432:	2100      	movs	r1, #0
 8016434:	9100      	str	r1, [sp, #0]
 8016436:	68b9      	ldr	r1, [r7, #8]
 8016438:	68f8      	ldr	r0, [r7, #12]
 801643a:	f000 fa31 	bl	80168a0 <xQueueGenericCreateStatic>
 801643e:	61f8      	str	r0, [r7, #28]
 8016440:	e008      	b.n	8016454 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8016442:	69bb      	ldr	r3, [r7, #24]
 8016444:	2b00      	cmp	r3, #0
 8016446:	d105      	bne.n	8016454 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8016448:	2200      	movs	r2, #0
 801644a:	68b9      	ldr	r1, [r7, #8]
 801644c:	68f8      	ldr	r0, [r7, #12]
 801644e:	f000 faa4 	bl	801699a <xQueueGenericCreate>
 8016452:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8016454:	69fb      	ldr	r3, [r7, #28]
 8016456:	2b00      	cmp	r3, #0
 8016458:	d00c      	beq.n	8016474 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	2b00      	cmp	r3, #0
 801645e:	d003      	beq.n	8016468 <osMessageQueueNew+0xd0>
        name = attr->name;
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	681b      	ldr	r3, [r3, #0]
 8016464:	617b      	str	r3, [r7, #20]
 8016466:	e001      	b.n	801646c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8016468:	2300      	movs	r3, #0
 801646a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 801646c:	6979      	ldr	r1, [r7, #20]
 801646e:	69f8      	ldr	r0, [r7, #28]
 8016470:	f001 f8e6 	bl	8017640 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8016474:	69fb      	ldr	r3, [r7, #28]
}
 8016476:	4618      	mov	r0, r3
 8016478:	3720      	adds	r7, #32
 801647a:	46bd      	mov	sp, r7
 801647c:	bd80      	pop	{r7, pc}
	...

08016480 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8016480:	b580      	push	{r7, lr}
 8016482:	b088      	sub	sp, #32
 8016484:	af00      	add	r7, sp, #0
 8016486:	60f8      	str	r0, [r7, #12]
 8016488:	60b9      	str	r1, [r7, #8]
 801648a:	603b      	str	r3, [r7, #0]
 801648c:	4613      	mov	r3, r2
 801648e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016490:	68fb      	ldr	r3, [r7, #12]
 8016492:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8016494:	2300      	movs	r3, #0
 8016496:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016498:	f3ef 8305 	mrs	r3, IPSR
 801649c:	617b      	str	r3, [r7, #20]
  return(result);
 801649e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d028      	beq.n	80164f6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80164a4:	69bb      	ldr	r3, [r7, #24]
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d005      	beq.n	80164b6 <osMessageQueuePut+0x36>
 80164aa:	68bb      	ldr	r3, [r7, #8]
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d002      	beq.n	80164b6 <osMessageQueuePut+0x36>
 80164b0:	683b      	ldr	r3, [r7, #0]
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	d003      	beq.n	80164be <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80164b6:	f06f 0303 	mvn.w	r3, #3
 80164ba:	61fb      	str	r3, [r7, #28]
 80164bc:	e038      	b.n	8016530 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80164be:	2300      	movs	r3, #0
 80164c0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80164c2:	f107 0210 	add.w	r2, r7, #16
 80164c6:	2300      	movs	r3, #0
 80164c8:	68b9      	ldr	r1, [r7, #8]
 80164ca:	69b8      	ldr	r0, [r7, #24]
 80164cc:	f000 fc7e 	bl	8016dcc <xQueueGenericSendFromISR>
 80164d0:	4603      	mov	r3, r0
 80164d2:	2b01      	cmp	r3, #1
 80164d4:	d003      	beq.n	80164de <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80164d6:	f06f 0302 	mvn.w	r3, #2
 80164da:	61fb      	str	r3, [r7, #28]
 80164dc:	e028      	b.n	8016530 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80164de:	693b      	ldr	r3, [r7, #16]
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d025      	beq.n	8016530 <osMessageQueuePut+0xb0>
 80164e4:	4b15      	ldr	r3, [pc, #84]	@ (801653c <osMessageQueuePut+0xbc>)
 80164e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80164ea:	601a      	str	r2, [r3, #0]
 80164ec:	f3bf 8f4f 	dsb	sy
 80164f0:	f3bf 8f6f 	isb	sy
 80164f4:	e01c      	b.n	8016530 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80164f6:	69bb      	ldr	r3, [r7, #24]
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	d002      	beq.n	8016502 <osMessageQueuePut+0x82>
 80164fc:	68bb      	ldr	r3, [r7, #8]
 80164fe:	2b00      	cmp	r3, #0
 8016500:	d103      	bne.n	801650a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8016502:	f06f 0303 	mvn.w	r3, #3
 8016506:	61fb      	str	r3, [r7, #28]
 8016508:	e012      	b.n	8016530 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801650a:	2300      	movs	r3, #0
 801650c:	683a      	ldr	r2, [r7, #0]
 801650e:	68b9      	ldr	r1, [r7, #8]
 8016510:	69b8      	ldr	r0, [r7, #24]
 8016512:	f000 fb59 	bl	8016bc8 <xQueueGenericSend>
 8016516:	4603      	mov	r3, r0
 8016518:	2b01      	cmp	r3, #1
 801651a:	d009      	beq.n	8016530 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 801651c:	683b      	ldr	r3, [r7, #0]
 801651e:	2b00      	cmp	r3, #0
 8016520:	d003      	beq.n	801652a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8016522:	f06f 0301 	mvn.w	r3, #1
 8016526:	61fb      	str	r3, [r7, #28]
 8016528:	e002      	b.n	8016530 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801652a:	f06f 0302 	mvn.w	r3, #2
 801652e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8016530:	69fb      	ldr	r3, [r7, #28]
}
 8016532:	4618      	mov	r0, r3
 8016534:	3720      	adds	r7, #32
 8016536:	46bd      	mov	sp, r7
 8016538:	bd80      	pop	{r7, pc}
 801653a:	bf00      	nop
 801653c:	e000ed04 	.word	0xe000ed04

08016540 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8016540:	b580      	push	{r7, lr}
 8016542:	b088      	sub	sp, #32
 8016544:	af00      	add	r7, sp, #0
 8016546:	60f8      	str	r0, [r7, #12]
 8016548:	60b9      	str	r1, [r7, #8]
 801654a:	607a      	str	r2, [r7, #4]
 801654c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801654e:	68fb      	ldr	r3, [r7, #12]
 8016550:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8016552:	2300      	movs	r3, #0
 8016554:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016556:	f3ef 8305 	mrs	r3, IPSR
 801655a:	617b      	str	r3, [r7, #20]
  return(result);
 801655c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801655e:	2b00      	cmp	r3, #0
 8016560:	d028      	beq.n	80165b4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8016562:	69bb      	ldr	r3, [r7, #24]
 8016564:	2b00      	cmp	r3, #0
 8016566:	d005      	beq.n	8016574 <osMessageQueueGet+0x34>
 8016568:	68bb      	ldr	r3, [r7, #8]
 801656a:	2b00      	cmp	r3, #0
 801656c:	d002      	beq.n	8016574 <osMessageQueueGet+0x34>
 801656e:	683b      	ldr	r3, [r7, #0]
 8016570:	2b00      	cmp	r3, #0
 8016572:	d003      	beq.n	801657c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8016574:	f06f 0303 	mvn.w	r3, #3
 8016578:	61fb      	str	r3, [r7, #28]
 801657a:	e037      	b.n	80165ec <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 801657c:	2300      	movs	r3, #0
 801657e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8016580:	f107 0310 	add.w	r3, r7, #16
 8016584:	461a      	mov	r2, r3
 8016586:	68b9      	ldr	r1, [r7, #8]
 8016588:	69b8      	ldr	r0, [r7, #24]
 801658a:	f000 feaf 	bl	80172ec <xQueueReceiveFromISR>
 801658e:	4603      	mov	r3, r0
 8016590:	2b01      	cmp	r3, #1
 8016592:	d003      	beq.n	801659c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8016594:	f06f 0302 	mvn.w	r3, #2
 8016598:	61fb      	str	r3, [r7, #28]
 801659a:	e027      	b.n	80165ec <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 801659c:	693b      	ldr	r3, [r7, #16]
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d024      	beq.n	80165ec <osMessageQueueGet+0xac>
 80165a2:	4b15      	ldr	r3, [pc, #84]	@ (80165f8 <osMessageQueueGet+0xb8>)
 80165a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80165a8:	601a      	str	r2, [r3, #0]
 80165aa:	f3bf 8f4f 	dsb	sy
 80165ae:	f3bf 8f6f 	isb	sy
 80165b2:	e01b      	b.n	80165ec <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80165b4:	69bb      	ldr	r3, [r7, #24]
 80165b6:	2b00      	cmp	r3, #0
 80165b8:	d002      	beq.n	80165c0 <osMessageQueueGet+0x80>
 80165ba:	68bb      	ldr	r3, [r7, #8]
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d103      	bne.n	80165c8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80165c0:	f06f 0303 	mvn.w	r3, #3
 80165c4:	61fb      	str	r3, [r7, #28]
 80165c6:	e011      	b.n	80165ec <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80165c8:	683a      	ldr	r2, [r7, #0]
 80165ca:	68b9      	ldr	r1, [r7, #8]
 80165cc:	69b8      	ldr	r0, [r7, #24]
 80165ce:	f000 fc9b 	bl	8016f08 <xQueueReceive>
 80165d2:	4603      	mov	r3, r0
 80165d4:	2b01      	cmp	r3, #1
 80165d6:	d009      	beq.n	80165ec <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80165d8:	683b      	ldr	r3, [r7, #0]
 80165da:	2b00      	cmp	r3, #0
 80165dc:	d003      	beq.n	80165e6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80165de:	f06f 0301 	mvn.w	r3, #1
 80165e2:	61fb      	str	r3, [r7, #28]
 80165e4:	e002      	b.n	80165ec <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80165e6:	f06f 0302 	mvn.w	r3, #2
 80165ea:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80165ec:	69fb      	ldr	r3, [r7, #28]
}
 80165ee:	4618      	mov	r0, r3
 80165f0:	3720      	adds	r7, #32
 80165f2:	46bd      	mov	sp, r7
 80165f4:	bd80      	pop	{r7, pc}
 80165f6:	bf00      	nop
 80165f8:	e000ed04 	.word	0xe000ed04

080165fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80165fc:	b480      	push	{r7}
 80165fe:	b085      	sub	sp, #20
 8016600:	af00      	add	r7, sp, #0
 8016602:	60f8      	str	r0, [r7, #12]
 8016604:	60b9      	str	r1, [r7, #8]
 8016606:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8016608:	68fb      	ldr	r3, [r7, #12]
 801660a:	4a07      	ldr	r2, [pc, #28]	@ (8016628 <vApplicationGetIdleTaskMemory+0x2c>)
 801660c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801660e:	68bb      	ldr	r3, [r7, #8]
 8016610:	4a06      	ldr	r2, [pc, #24]	@ (801662c <vApplicationGetIdleTaskMemory+0x30>)
 8016612:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801661a:	601a      	str	r2, [r3, #0]
}
 801661c:	bf00      	nop
 801661e:	3714      	adds	r7, #20
 8016620:	46bd      	mov	sp, r7
 8016622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016626:	4770      	bx	lr
 8016628:	24002ccc 	.word	0x24002ccc
 801662c:	24002d78 	.word	0x24002d78

08016630 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8016630:	b480      	push	{r7}
 8016632:	b085      	sub	sp, #20
 8016634:	af00      	add	r7, sp, #0
 8016636:	60f8      	str	r0, [r7, #12]
 8016638:	60b9      	str	r1, [r7, #8]
 801663a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	4a07      	ldr	r2, [pc, #28]	@ (801665c <vApplicationGetTimerTaskMemory+0x2c>)
 8016640:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8016642:	68bb      	ldr	r3, [r7, #8]
 8016644:	4a06      	ldr	r2, [pc, #24]	@ (8016660 <vApplicationGetTimerTaskMemory+0x30>)
 8016646:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8016648:	687b      	ldr	r3, [r7, #4]
 801664a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801664e:	601a      	str	r2, [r3, #0]
}
 8016650:	bf00      	nop
 8016652:	3714      	adds	r7, #20
 8016654:	46bd      	mov	sp, r7
 8016656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801665a:	4770      	bx	lr
 801665c:	24003178 	.word	0x24003178
 8016660:	24003224 	.word	0x24003224

08016664 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8016664:	b480      	push	{r7}
 8016666:	b083      	sub	sp, #12
 8016668:	af00      	add	r7, sp, #0
 801666a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	f103 0208 	add.w	r2, r3, #8
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	f04f 32ff 	mov.w	r2, #4294967295
 801667c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	f103 0208 	add.w	r2, r3, #8
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016688:	687b      	ldr	r3, [r7, #4]
 801668a:	f103 0208 	add.w	r2, r3, #8
 801668e:	687b      	ldr	r3, [r7, #4]
 8016690:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8016692:	687b      	ldr	r3, [r7, #4]
 8016694:	2200      	movs	r2, #0
 8016696:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8016698:	bf00      	nop
 801669a:	370c      	adds	r7, #12
 801669c:	46bd      	mov	sp, r7
 801669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166a2:	4770      	bx	lr

080166a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80166a4:	b480      	push	{r7}
 80166a6:	b083      	sub	sp, #12
 80166a8:	af00      	add	r7, sp, #0
 80166aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	2200      	movs	r2, #0
 80166b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80166b2:	bf00      	nop
 80166b4:	370c      	adds	r7, #12
 80166b6:	46bd      	mov	sp, r7
 80166b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166bc:	4770      	bx	lr

080166be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80166be:	b480      	push	{r7}
 80166c0:	b085      	sub	sp, #20
 80166c2:	af00      	add	r7, sp, #0
 80166c4:	6078      	str	r0, [r7, #4]
 80166c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	685b      	ldr	r3, [r3, #4]
 80166cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80166ce:	683b      	ldr	r3, [r7, #0]
 80166d0:	68fa      	ldr	r2, [r7, #12]
 80166d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80166d4:	68fb      	ldr	r3, [r7, #12]
 80166d6:	689a      	ldr	r2, [r3, #8]
 80166d8:	683b      	ldr	r3, [r7, #0]
 80166da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80166dc:	68fb      	ldr	r3, [r7, #12]
 80166de:	689b      	ldr	r3, [r3, #8]
 80166e0:	683a      	ldr	r2, [r7, #0]
 80166e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80166e4:	68fb      	ldr	r3, [r7, #12]
 80166e6:	683a      	ldr	r2, [r7, #0]
 80166e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80166ea:	683b      	ldr	r3, [r7, #0]
 80166ec:	687a      	ldr	r2, [r7, #4]
 80166ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	681b      	ldr	r3, [r3, #0]
 80166f4:	1c5a      	adds	r2, r3, #1
 80166f6:	687b      	ldr	r3, [r7, #4]
 80166f8:	601a      	str	r2, [r3, #0]
}
 80166fa:	bf00      	nop
 80166fc:	3714      	adds	r7, #20
 80166fe:	46bd      	mov	sp, r7
 8016700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016704:	4770      	bx	lr

08016706 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8016706:	b480      	push	{r7}
 8016708:	b085      	sub	sp, #20
 801670a:	af00      	add	r7, sp, #0
 801670c:	6078      	str	r0, [r7, #4]
 801670e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8016710:	683b      	ldr	r3, [r7, #0]
 8016712:	681b      	ldr	r3, [r3, #0]
 8016714:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8016716:	68bb      	ldr	r3, [r7, #8]
 8016718:	f1b3 3fff 	cmp.w	r3, #4294967295
 801671c:	d103      	bne.n	8016726 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	691b      	ldr	r3, [r3, #16]
 8016722:	60fb      	str	r3, [r7, #12]
 8016724:	e00c      	b.n	8016740 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	3308      	adds	r3, #8
 801672a:	60fb      	str	r3, [r7, #12]
 801672c:	e002      	b.n	8016734 <vListInsert+0x2e>
 801672e:	68fb      	ldr	r3, [r7, #12]
 8016730:	685b      	ldr	r3, [r3, #4]
 8016732:	60fb      	str	r3, [r7, #12]
 8016734:	68fb      	ldr	r3, [r7, #12]
 8016736:	685b      	ldr	r3, [r3, #4]
 8016738:	681b      	ldr	r3, [r3, #0]
 801673a:	68ba      	ldr	r2, [r7, #8]
 801673c:	429a      	cmp	r2, r3
 801673e:	d2f6      	bcs.n	801672e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8016740:	68fb      	ldr	r3, [r7, #12]
 8016742:	685a      	ldr	r2, [r3, #4]
 8016744:	683b      	ldr	r3, [r7, #0]
 8016746:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8016748:	683b      	ldr	r3, [r7, #0]
 801674a:	685b      	ldr	r3, [r3, #4]
 801674c:	683a      	ldr	r2, [r7, #0]
 801674e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8016750:	683b      	ldr	r3, [r7, #0]
 8016752:	68fa      	ldr	r2, [r7, #12]
 8016754:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8016756:	68fb      	ldr	r3, [r7, #12]
 8016758:	683a      	ldr	r2, [r7, #0]
 801675a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801675c:	683b      	ldr	r3, [r7, #0]
 801675e:	687a      	ldr	r2, [r7, #4]
 8016760:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	681b      	ldr	r3, [r3, #0]
 8016766:	1c5a      	adds	r2, r3, #1
 8016768:	687b      	ldr	r3, [r7, #4]
 801676a:	601a      	str	r2, [r3, #0]
}
 801676c:	bf00      	nop
 801676e:	3714      	adds	r7, #20
 8016770:	46bd      	mov	sp, r7
 8016772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016776:	4770      	bx	lr

08016778 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8016778:	b480      	push	{r7}
 801677a:	b085      	sub	sp, #20
 801677c:	af00      	add	r7, sp, #0
 801677e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	691b      	ldr	r3, [r3, #16]
 8016784:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8016786:	687b      	ldr	r3, [r7, #4]
 8016788:	685b      	ldr	r3, [r3, #4]
 801678a:	687a      	ldr	r2, [r7, #4]
 801678c:	6892      	ldr	r2, [r2, #8]
 801678e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8016790:	687b      	ldr	r3, [r7, #4]
 8016792:	689b      	ldr	r3, [r3, #8]
 8016794:	687a      	ldr	r2, [r7, #4]
 8016796:	6852      	ldr	r2, [r2, #4]
 8016798:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801679a:	68fb      	ldr	r3, [r7, #12]
 801679c:	685b      	ldr	r3, [r3, #4]
 801679e:	687a      	ldr	r2, [r7, #4]
 80167a0:	429a      	cmp	r2, r3
 80167a2:	d103      	bne.n	80167ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	689a      	ldr	r2, [r3, #8]
 80167a8:	68fb      	ldr	r3, [r7, #12]
 80167aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80167ac:	687b      	ldr	r3, [r7, #4]
 80167ae:	2200      	movs	r2, #0
 80167b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80167b2:	68fb      	ldr	r3, [r7, #12]
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	1e5a      	subs	r2, r3, #1
 80167b8:	68fb      	ldr	r3, [r7, #12]
 80167ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80167bc:	68fb      	ldr	r3, [r7, #12]
 80167be:	681b      	ldr	r3, [r3, #0]
}
 80167c0:	4618      	mov	r0, r3
 80167c2:	3714      	adds	r7, #20
 80167c4:	46bd      	mov	sp, r7
 80167c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167ca:	4770      	bx	lr

080167cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80167cc:	b580      	push	{r7, lr}
 80167ce:	b084      	sub	sp, #16
 80167d0:	af00      	add	r7, sp, #0
 80167d2:	6078      	str	r0, [r7, #4]
 80167d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80167d6:	687b      	ldr	r3, [r7, #4]
 80167d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80167da:	68fb      	ldr	r3, [r7, #12]
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d10b      	bne.n	80167f8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80167e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167e4:	f383 8811 	msr	BASEPRI, r3
 80167e8:	f3bf 8f6f 	isb	sy
 80167ec:	f3bf 8f4f 	dsb	sy
 80167f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80167f2:	bf00      	nop
 80167f4:	bf00      	nop
 80167f6:	e7fd      	b.n	80167f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80167f8:	f002 fcfe 	bl	80191f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80167fc:	68fb      	ldr	r3, [r7, #12]
 80167fe:	681a      	ldr	r2, [r3, #0]
 8016800:	68fb      	ldr	r3, [r7, #12]
 8016802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016804:	68f9      	ldr	r1, [r7, #12]
 8016806:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8016808:	fb01 f303 	mul.w	r3, r1, r3
 801680c:	441a      	add	r2, r3
 801680e:	68fb      	ldr	r3, [r7, #12]
 8016810:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8016812:	68fb      	ldr	r3, [r7, #12]
 8016814:	2200      	movs	r2, #0
 8016816:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8016818:	68fb      	ldr	r3, [r7, #12]
 801681a:	681a      	ldr	r2, [r3, #0]
 801681c:	68fb      	ldr	r3, [r7, #12]
 801681e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016820:	68fb      	ldr	r3, [r7, #12]
 8016822:	681a      	ldr	r2, [r3, #0]
 8016824:	68fb      	ldr	r3, [r7, #12]
 8016826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016828:	3b01      	subs	r3, #1
 801682a:	68f9      	ldr	r1, [r7, #12]
 801682c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801682e:	fb01 f303 	mul.w	r3, r1, r3
 8016832:	441a      	add	r2, r3
 8016834:	68fb      	ldr	r3, [r7, #12]
 8016836:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8016838:	68fb      	ldr	r3, [r7, #12]
 801683a:	22ff      	movs	r2, #255	@ 0xff
 801683c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8016840:	68fb      	ldr	r3, [r7, #12]
 8016842:	22ff      	movs	r2, #255	@ 0xff
 8016844:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8016848:	683b      	ldr	r3, [r7, #0]
 801684a:	2b00      	cmp	r3, #0
 801684c:	d114      	bne.n	8016878 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801684e:	68fb      	ldr	r3, [r7, #12]
 8016850:	691b      	ldr	r3, [r3, #16]
 8016852:	2b00      	cmp	r3, #0
 8016854:	d01a      	beq.n	801688c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016856:	68fb      	ldr	r3, [r7, #12]
 8016858:	3310      	adds	r3, #16
 801685a:	4618      	mov	r0, r3
 801685c:	f001 fc86 	bl	801816c <xTaskRemoveFromEventList>
 8016860:	4603      	mov	r3, r0
 8016862:	2b00      	cmp	r3, #0
 8016864:	d012      	beq.n	801688c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8016866:	4b0d      	ldr	r3, [pc, #52]	@ (801689c <xQueueGenericReset+0xd0>)
 8016868:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801686c:	601a      	str	r2, [r3, #0]
 801686e:	f3bf 8f4f 	dsb	sy
 8016872:	f3bf 8f6f 	isb	sy
 8016876:	e009      	b.n	801688c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8016878:	68fb      	ldr	r3, [r7, #12]
 801687a:	3310      	adds	r3, #16
 801687c:	4618      	mov	r0, r3
 801687e:	f7ff fef1 	bl	8016664 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	3324      	adds	r3, #36	@ 0x24
 8016886:	4618      	mov	r0, r3
 8016888:	f7ff feec 	bl	8016664 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801688c:	f002 fce6 	bl	801925c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8016890:	2301      	movs	r3, #1
}
 8016892:	4618      	mov	r0, r3
 8016894:	3710      	adds	r7, #16
 8016896:	46bd      	mov	sp, r7
 8016898:	bd80      	pop	{r7, pc}
 801689a:	bf00      	nop
 801689c:	e000ed04 	.word	0xe000ed04

080168a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80168a0:	b580      	push	{r7, lr}
 80168a2:	b08e      	sub	sp, #56	@ 0x38
 80168a4:	af02      	add	r7, sp, #8
 80168a6:	60f8      	str	r0, [r7, #12]
 80168a8:	60b9      	str	r1, [r7, #8]
 80168aa:	607a      	str	r2, [r7, #4]
 80168ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80168ae:	68fb      	ldr	r3, [r7, #12]
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d10b      	bne.n	80168cc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80168b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168b8:	f383 8811 	msr	BASEPRI, r3
 80168bc:	f3bf 8f6f 	isb	sy
 80168c0:	f3bf 8f4f 	dsb	sy
 80168c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80168c6:	bf00      	nop
 80168c8:	bf00      	nop
 80168ca:	e7fd      	b.n	80168c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80168cc:	683b      	ldr	r3, [r7, #0]
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d10b      	bne.n	80168ea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80168d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168d6:	f383 8811 	msr	BASEPRI, r3
 80168da:	f3bf 8f6f 	isb	sy
 80168de:	f3bf 8f4f 	dsb	sy
 80168e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80168e4:	bf00      	nop
 80168e6:	bf00      	nop
 80168e8:	e7fd      	b.n	80168e6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	2b00      	cmp	r3, #0
 80168ee:	d002      	beq.n	80168f6 <xQueueGenericCreateStatic+0x56>
 80168f0:	68bb      	ldr	r3, [r7, #8]
 80168f2:	2b00      	cmp	r3, #0
 80168f4:	d001      	beq.n	80168fa <xQueueGenericCreateStatic+0x5a>
 80168f6:	2301      	movs	r3, #1
 80168f8:	e000      	b.n	80168fc <xQueueGenericCreateStatic+0x5c>
 80168fa:	2300      	movs	r3, #0
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d10b      	bne.n	8016918 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8016900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016904:	f383 8811 	msr	BASEPRI, r3
 8016908:	f3bf 8f6f 	isb	sy
 801690c:	f3bf 8f4f 	dsb	sy
 8016910:	623b      	str	r3, [r7, #32]
}
 8016912:	bf00      	nop
 8016914:	bf00      	nop
 8016916:	e7fd      	b.n	8016914 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	2b00      	cmp	r3, #0
 801691c:	d102      	bne.n	8016924 <xQueueGenericCreateStatic+0x84>
 801691e:	68bb      	ldr	r3, [r7, #8]
 8016920:	2b00      	cmp	r3, #0
 8016922:	d101      	bne.n	8016928 <xQueueGenericCreateStatic+0x88>
 8016924:	2301      	movs	r3, #1
 8016926:	e000      	b.n	801692a <xQueueGenericCreateStatic+0x8a>
 8016928:	2300      	movs	r3, #0
 801692a:	2b00      	cmp	r3, #0
 801692c:	d10b      	bne.n	8016946 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801692e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016932:	f383 8811 	msr	BASEPRI, r3
 8016936:	f3bf 8f6f 	isb	sy
 801693a:	f3bf 8f4f 	dsb	sy
 801693e:	61fb      	str	r3, [r7, #28]
}
 8016940:	bf00      	nop
 8016942:	bf00      	nop
 8016944:	e7fd      	b.n	8016942 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8016946:	2350      	movs	r3, #80	@ 0x50
 8016948:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801694a:	697b      	ldr	r3, [r7, #20]
 801694c:	2b50      	cmp	r3, #80	@ 0x50
 801694e:	d00b      	beq.n	8016968 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8016950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016954:	f383 8811 	msr	BASEPRI, r3
 8016958:	f3bf 8f6f 	isb	sy
 801695c:	f3bf 8f4f 	dsb	sy
 8016960:	61bb      	str	r3, [r7, #24]
}
 8016962:	bf00      	nop
 8016964:	bf00      	nop
 8016966:	e7fd      	b.n	8016964 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8016968:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801696a:	683b      	ldr	r3, [r7, #0]
 801696c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 801696e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016970:	2b00      	cmp	r3, #0
 8016972:	d00d      	beq.n	8016990 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8016974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016976:	2201      	movs	r2, #1
 8016978:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801697c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8016980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016982:	9300      	str	r3, [sp, #0]
 8016984:	4613      	mov	r3, r2
 8016986:	687a      	ldr	r2, [r7, #4]
 8016988:	68b9      	ldr	r1, [r7, #8]
 801698a:	68f8      	ldr	r0, [r7, #12]
 801698c:	f000 f840 	bl	8016a10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8016992:	4618      	mov	r0, r3
 8016994:	3730      	adds	r7, #48	@ 0x30
 8016996:	46bd      	mov	sp, r7
 8016998:	bd80      	pop	{r7, pc}

0801699a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801699a:	b580      	push	{r7, lr}
 801699c:	b08a      	sub	sp, #40	@ 0x28
 801699e:	af02      	add	r7, sp, #8
 80169a0:	60f8      	str	r0, [r7, #12]
 80169a2:	60b9      	str	r1, [r7, #8]
 80169a4:	4613      	mov	r3, r2
 80169a6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80169a8:	68fb      	ldr	r3, [r7, #12]
 80169aa:	2b00      	cmp	r3, #0
 80169ac:	d10b      	bne.n	80169c6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80169ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169b2:	f383 8811 	msr	BASEPRI, r3
 80169b6:	f3bf 8f6f 	isb	sy
 80169ba:	f3bf 8f4f 	dsb	sy
 80169be:	613b      	str	r3, [r7, #16]
}
 80169c0:	bf00      	nop
 80169c2:	bf00      	nop
 80169c4:	e7fd      	b.n	80169c2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80169c6:	68fb      	ldr	r3, [r7, #12]
 80169c8:	68ba      	ldr	r2, [r7, #8]
 80169ca:	fb02 f303 	mul.w	r3, r2, r3
 80169ce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80169d0:	69fb      	ldr	r3, [r7, #28]
 80169d2:	3350      	adds	r3, #80	@ 0x50
 80169d4:	4618      	mov	r0, r3
 80169d6:	f002 fd31 	bl	801943c <pvPortMalloc>
 80169da:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80169dc:	69bb      	ldr	r3, [r7, #24]
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d011      	beq.n	8016a06 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80169e2:	69bb      	ldr	r3, [r7, #24]
 80169e4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80169e6:	697b      	ldr	r3, [r7, #20]
 80169e8:	3350      	adds	r3, #80	@ 0x50
 80169ea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80169ec:	69bb      	ldr	r3, [r7, #24]
 80169ee:	2200      	movs	r2, #0
 80169f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80169f4:	79fa      	ldrb	r2, [r7, #7]
 80169f6:	69bb      	ldr	r3, [r7, #24]
 80169f8:	9300      	str	r3, [sp, #0]
 80169fa:	4613      	mov	r3, r2
 80169fc:	697a      	ldr	r2, [r7, #20]
 80169fe:	68b9      	ldr	r1, [r7, #8]
 8016a00:	68f8      	ldr	r0, [r7, #12]
 8016a02:	f000 f805 	bl	8016a10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016a06:	69bb      	ldr	r3, [r7, #24]
	}
 8016a08:	4618      	mov	r0, r3
 8016a0a:	3720      	adds	r7, #32
 8016a0c:	46bd      	mov	sp, r7
 8016a0e:	bd80      	pop	{r7, pc}

08016a10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8016a10:	b580      	push	{r7, lr}
 8016a12:	b084      	sub	sp, #16
 8016a14:	af00      	add	r7, sp, #0
 8016a16:	60f8      	str	r0, [r7, #12]
 8016a18:	60b9      	str	r1, [r7, #8]
 8016a1a:	607a      	str	r2, [r7, #4]
 8016a1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8016a1e:	68bb      	ldr	r3, [r7, #8]
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d103      	bne.n	8016a2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8016a24:	69bb      	ldr	r3, [r7, #24]
 8016a26:	69ba      	ldr	r2, [r7, #24]
 8016a28:	601a      	str	r2, [r3, #0]
 8016a2a:	e002      	b.n	8016a32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8016a2c:	69bb      	ldr	r3, [r7, #24]
 8016a2e:	687a      	ldr	r2, [r7, #4]
 8016a30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8016a32:	69bb      	ldr	r3, [r7, #24]
 8016a34:	68fa      	ldr	r2, [r7, #12]
 8016a36:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8016a38:	69bb      	ldr	r3, [r7, #24]
 8016a3a:	68ba      	ldr	r2, [r7, #8]
 8016a3c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016a3e:	2101      	movs	r1, #1
 8016a40:	69b8      	ldr	r0, [r7, #24]
 8016a42:	f7ff fec3 	bl	80167cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8016a46:	69bb      	ldr	r3, [r7, #24]
 8016a48:	78fa      	ldrb	r2, [r7, #3]
 8016a4a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8016a4e:	bf00      	nop
 8016a50:	3710      	adds	r7, #16
 8016a52:	46bd      	mov	sp, r7
 8016a54:	bd80      	pop	{r7, pc}

08016a56 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8016a56:	b580      	push	{r7, lr}
 8016a58:	b082      	sub	sp, #8
 8016a5a:	af00      	add	r7, sp, #0
 8016a5c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8016a5e:	687b      	ldr	r3, [r7, #4]
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d00e      	beq.n	8016a82 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8016a64:	687b      	ldr	r3, [r7, #4]
 8016a66:	2200      	movs	r2, #0
 8016a68:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8016a6a:	687b      	ldr	r3, [r7, #4]
 8016a6c:	2200      	movs	r2, #0
 8016a6e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	2200      	movs	r2, #0
 8016a74:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8016a76:	2300      	movs	r3, #0
 8016a78:	2200      	movs	r2, #0
 8016a7a:	2100      	movs	r1, #0
 8016a7c:	6878      	ldr	r0, [r7, #4]
 8016a7e:	f000 f8a3 	bl	8016bc8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8016a82:	bf00      	nop
 8016a84:	3708      	adds	r7, #8
 8016a86:	46bd      	mov	sp, r7
 8016a88:	bd80      	pop	{r7, pc}

08016a8a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8016a8a:	b580      	push	{r7, lr}
 8016a8c:	b086      	sub	sp, #24
 8016a8e:	af00      	add	r7, sp, #0
 8016a90:	4603      	mov	r3, r0
 8016a92:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8016a94:	2301      	movs	r3, #1
 8016a96:	617b      	str	r3, [r7, #20]
 8016a98:	2300      	movs	r3, #0
 8016a9a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8016a9c:	79fb      	ldrb	r3, [r7, #7]
 8016a9e:	461a      	mov	r2, r3
 8016aa0:	6939      	ldr	r1, [r7, #16]
 8016aa2:	6978      	ldr	r0, [r7, #20]
 8016aa4:	f7ff ff79 	bl	801699a <xQueueGenericCreate>
 8016aa8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8016aaa:	68f8      	ldr	r0, [r7, #12]
 8016aac:	f7ff ffd3 	bl	8016a56 <prvInitialiseMutex>

		return xNewQueue;
 8016ab0:	68fb      	ldr	r3, [r7, #12]
	}
 8016ab2:	4618      	mov	r0, r3
 8016ab4:	3718      	adds	r7, #24
 8016ab6:	46bd      	mov	sp, r7
 8016ab8:	bd80      	pop	{r7, pc}

08016aba <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8016aba:	b580      	push	{r7, lr}
 8016abc:	b088      	sub	sp, #32
 8016abe:	af02      	add	r7, sp, #8
 8016ac0:	4603      	mov	r3, r0
 8016ac2:	6039      	str	r1, [r7, #0]
 8016ac4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8016ac6:	2301      	movs	r3, #1
 8016ac8:	617b      	str	r3, [r7, #20]
 8016aca:	2300      	movs	r3, #0
 8016acc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8016ace:	79fb      	ldrb	r3, [r7, #7]
 8016ad0:	9300      	str	r3, [sp, #0]
 8016ad2:	683b      	ldr	r3, [r7, #0]
 8016ad4:	2200      	movs	r2, #0
 8016ad6:	6939      	ldr	r1, [r7, #16]
 8016ad8:	6978      	ldr	r0, [r7, #20]
 8016ada:	f7ff fee1 	bl	80168a0 <xQueueGenericCreateStatic>
 8016ade:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8016ae0:	68f8      	ldr	r0, [r7, #12]
 8016ae2:	f7ff ffb8 	bl	8016a56 <prvInitialiseMutex>

		return xNewQueue;
 8016ae6:	68fb      	ldr	r3, [r7, #12]
	}
 8016ae8:	4618      	mov	r0, r3
 8016aea:	3718      	adds	r7, #24
 8016aec:	46bd      	mov	sp, r7
 8016aee:	bd80      	pop	{r7, pc}

08016af0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8016af0:	b590      	push	{r4, r7, lr}
 8016af2:	b087      	sub	sp, #28
 8016af4:	af00      	add	r7, sp, #0
 8016af6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8016af8:	687b      	ldr	r3, [r7, #4]
 8016afa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8016afc:	693b      	ldr	r3, [r7, #16]
 8016afe:	2b00      	cmp	r3, #0
 8016b00:	d10b      	bne.n	8016b1a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8016b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b06:	f383 8811 	msr	BASEPRI, r3
 8016b0a:	f3bf 8f6f 	isb	sy
 8016b0e:	f3bf 8f4f 	dsb	sy
 8016b12:	60fb      	str	r3, [r7, #12]
}
 8016b14:	bf00      	nop
 8016b16:	bf00      	nop
 8016b18:	e7fd      	b.n	8016b16 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8016b1a:	693b      	ldr	r3, [r7, #16]
 8016b1c:	689c      	ldr	r4, [r3, #8]
 8016b1e:	f001 fceb 	bl	80184f8 <xTaskGetCurrentTaskHandle>
 8016b22:	4603      	mov	r3, r0
 8016b24:	429c      	cmp	r4, r3
 8016b26:	d111      	bne.n	8016b4c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8016b28:	693b      	ldr	r3, [r7, #16]
 8016b2a:	68db      	ldr	r3, [r3, #12]
 8016b2c:	1e5a      	subs	r2, r3, #1
 8016b2e:	693b      	ldr	r3, [r7, #16]
 8016b30:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8016b32:	693b      	ldr	r3, [r7, #16]
 8016b34:	68db      	ldr	r3, [r3, #12]
 8016b36:	2b00      	cmp	r3, #0
 8016b38:	d105      	bne.n	8016b46 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8016b3a:	2300      	movs	r3, #0
 8016b3c:	2200      	movs	r2, #0
 8016b3e:	2100      	movs	r1, #0
 8016b40:	6938      	ldr	r0, [r7, #16]
 8016b42:	f000 f841 	bl	8016bc8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8016b46:	2301      	movs	r3, #1
 8016b48:	617b      	str	r3, [r7, #20]
 8016b4a:	e001      	b.n	8016b50 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8016b4c:	2300      	movs	r3, #0
 8016b4e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8016b50:	697b      	ldr	r3, [r7, #20]
	}
 8016b52:	4618      	mov	r0, r3
 8016b54:	371c      	adds	r7, #28
 8016b56:	46bd      	mov	sp, r7
 8016b58:	bd90      	pop	{r4, r7, pc}

08016b5a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8016b5a:	b590      	push	{r4, r7, lr}
 8016b5c:	b087      	sub	sp, #28
 8016b5e:	af00      	add	r7, sp, #0
 8016b60:	6078      	str	r0, [r7, #4]
 8016b62:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8016b64:	687b      	ldr	r3, [r7, #4]
 8016b66:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8016b68:	693b      	ldr	r3, [r7, #16]
 8016b6a:	2b00      	cmp	r3, #0
 8016b6c:	d10b      	bne.n	8016b86 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8016b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b72:	f383 8811 	msr	BASEPRI, r3
 8016b76:	f3bf 8f6f 	isb	sy
 8016b7a:	f3bf 8f4f 	dsb	sy
 8016b7e:	60fb      	str	r3, [r7, #12]
}
 8016b80:	bf00      	nop
 8016b82:	bf00      	nop
 8016b84:	e7fd      	b.n	8016b82 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8016b86:	693b      	ldr	r3, [r7, #16]
 8016b88:	689c      	ldr	r4, [r3, #8]
 8016b8a:	f001 fcb5 	bl	80184f8 <xTaskGetCurrentTaskHandle>
 8016b8e:	4603      	mov	r3, r0
 8016b90:	429c      	cmp	r4, r3
 8016b92:	d107      	bne.n	8016ba4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8016b94:	693b      	ldr	r3, [r7, #16]
 8016b96:	68db      	ldr	r3, [r3, #12]
 8016b98:	1c5a      	adds	r2, r3, #1
 8016b9a:	693b      	ldr	r3, [r7, #16]
 8016b9c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8016b9e:	2301      	movs	r3, #1
 8016ba0:	617b      	str	r3, [r7, #20]
 8016ba2:	e00c      	b.n	8016bbe <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8016ba4:	6839      	ldr	r1, [r7, #0]
 8016ba6:	6938      	ldr	r0, [r7, #16]
 8016ba8:	f000 fa90 	bl	80170cc <xQueueSemaphoreTake>
 8016bac:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8016bae:	697b      	ldr	r3, [r7, #20]
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d004      	beq.n	8016bbe <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8016bb4:	693b      	ldr	r3, [r7, #16]
 8016bb6:	68db      	ldr	r3, [r3, #12]
 8016bb8:	1c5a      	adds	r2, r3, #1
 8016bba:	693b      	ldr	r3, [r7, #16]
 8016bbc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8016bbe:	697b      	ldr	r3, [r7, #20]
	}
 8016bc0:	4618      	mov	r0, r3
 8016bc2:	371c      	adds	r7, #28
 8016bc4:	46bd      	mov	sp, r7
 8016bc6:	bd90      	pop	{r4, r7, pc}

08016bc8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8016bc8:	b580      	push	{r7, lr}
 8016bca:	b08e      	sub	sp, #56	@ 0x38
 8016bcc:	af00      	add	r7, sp, #0
 8016bce:	60f8      	str	r0, [r7, #12]
 8016bd0:	60b9      	str	r1, [r7, #8]
 8016bd2:	607a      	str	r2, [r7, #4]
 8016bd4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8016bd6:	2300      	movs	r3, #0
 8016bd8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016bda:	68fb      	ldr	r3, [r7, #12]
 8016bdc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8016bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d10b      	bne.n	8016bfc <xQueueGenericSend+0x34>
	__asm volatile
 8016be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016be8:	f383 8811 	msr	BASEPRI, r3
 8016bec:	f3bf 8f6f 	isb	sy
 8016bf0:	f3bf 8f4f 	dsb	sy
 8016bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016bf6:	bf00      	nop
 8016bf8:	bf00      	nop
 8016bfa:	e7fd      	b.n	8016bf8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016bfc:	68bb      	ldr	r3, [r7, #8]
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	d103      	bne.n	8016c0a <xQueueGenericSend+0x42>
 8016c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016c06:	2b00      	cmp	r3, #0
 8016c08:	d101      	bne.n	8016c0e <xQueueGenericSend+0x46>
 8016c0a:	2301      	movs	r3, #1
 8016c0c:	e000      	b.n	8016c10 <xQueueGenericSend+0x48>
 8016c0e:	2300      	movs	r3, #0
 8016c10:	2b00      	cmp	r3, #0
 8016c12:	d10b      	bne.n	8016c2c <xQueueGenericSend+0x64>
	__asm volatile
 8016c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c18:	f383 8811 	msr	BASEPRI, r3
 8016c1c:	f3bf 8f6f 	isb	sy
 8016c20:	f3bf 8f4f 	dsb	sy
 8016c24:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016c26:	bf00      	nop
 8016c28:	bf00      	nop
 8016c2a:	e7fd      	b.n	8016c28 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016c2c:	683b      	ldr	r3, [r7, #0]
 8016c2e:	2b02      	cmp	r3, #2
 8016c30:	d103      	bne.n	8016c3a <xQueueGenericSend+0x72>
 8016c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016c36:	2b01      	cmp	r3, #1
 8016c38:	d101      	bne.n	8016c3e <xQueueGenericSend+0x76>
 8016c3a:	2301      	movs	r3, #1
 8016c3c:	e000      	b.n	8016c40 <xQueueGenericSend+0x78>
 8016c3e:	2300      	movs	r3, #0
 8016c40:	2b00      	cmp	r3, #0
 8016c42:	d10b      	bne.n	8016c5c <xQueueGenericSend+0x94>
	__asm volatile
 8016c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c48:	f383 8811 	msr	BASEPRI, r3
 8016c4c:	f3bf 8f6f 	isb	sy
 8016c50:	f3bf 8f4f 	dsb	sy
 8016c54:	623b      	str	r3, [r7, #32]
}
 8016c56:	bf00      	nop
 8016c58:	bf00      	nop
 8016c5a:	e7fd      	b.n	8016c58 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016c5c:	f001 fc5c 	bl	8018518 <xTaskGetSchedulerState>
 8016c60:	4603      	mov	r3, r0
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d102      	bne.n	8016c6c <xQueueGenericSend+0xa4>
 8016c66:	687b      	ldr	r3, [r7, #4]
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	d101      	bne.n	8016c70 <xQueueGenericSend+0xa8>
 8016c6c:	2301      	movs	r3, #1
 8016c6e:	e000      	b.n	8016c72 <xQueueGenericSend+0xaa>
 8016c70:	2300      	movs	r3, #0
 8016c72:	2b00      	cmp	r3, #0
 8016c74:	d10b      	bne.n	8016c8e <xQueueGenericSend+0xc6>
	__asm volatile
 8016c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c7a:	f383 8811 	msr	BASEPRI, r3
 8016c7e:	f3bf 8f6f 	isb	sy
 8016c82:	f3bf 8f4f 	dsb	sy
 8016c86:	61fb      	str	r3, [r7, #28]
}
 8016c88:	bf00      	nop
 8016c8a:	bf00      	nop
 8016c8c:	e7fd      	b.n	8016c8a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016c8e:	f002 fab3 	bl	80191f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016c9a:	429a      	cmp	r2, r3
 8016c9c:	d302      	bcc.n	8016ca4 <xQueueGenericSend+0xdc>
 8016c9e:	683b      	ldr	r3, [r7, #0]
 8016ca0:	2b02      	cmp	r3, #2
 8016ca2:	d129      	bne.n	8016cf8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016ca4:	683a      	ldr	r2, [r7, #0]
 8016ca6:	68b9      	ldr	r1, [r7, #8]
 8016ca8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016caa:	f000 fbb9 	bl	8017420 <prvCopyDataToQueue>
 8016cae:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d010      	beq.n	8016cda <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cba:	3324      	adds	r3, #36	@ 0x24
 8016cbc:	4618      	mov	r0, r3
 8016cbe:	f001 fa55 	bl	801816c <xTaskRemoveFromEventList>
 8016cc2:	4603      	mov	r3, r0
 8016cc4:	2b00      	cmp	r3, #0
 8016cc6:	d013      	beq.n	8016cf0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8016cc8:	4b3f      	ldr	r3, [pc, #252]	@ (8016dc8 <xQueueGenericSend+0x200>)
 8016cca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016cce:	601a      	str	r2, [r3, #0]
 8016cd0:	f3bf 8f4f 	dsb	sy
 8016cd4:	f3bf 8f6f 	isb	sy
 8016cd8:	e00a      	b.n	8016cf0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8016cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d007      	beq.n	8016cf0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8016ce0:	4b39      	ldr	r3, [pc, #228]	@ (8016dc8 <xQueueGenericSend+0x200>)
 8016ce2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016ce6:	601a      	str	r2, [r3, #0]
 8016ce8:	f3bf 8f4f 	dsb	sy
 8016cec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016cf0:	f002 fab4 	bl	801925c <vPortExitCritical>
				return pdPASS;
 8016cf4:	2301      	movs	r3, #1
 8016cf6:	e063      	b.n	8016dc0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	d103      	bne.n	8016d06 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016cfe:	f002 faad 	bl	801925c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8016d02:	2300      	movs	r3, #0
 8016d04:	e05c      	b.n	8016dc0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d106      	bne.n	8016d1a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016d0c:	f107 0314 	add.w	r3, r7, #20
 8016d10:	4618      	mov	r0, r3
 8016d12:	f001 fa8f 	bl	8018234 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016d16:	2301      	movs	r3, #1
 8016d18:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016d1a:	f002 fa9f 	bl	801925c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016d1e:	f000 ffd3 	bl	8017cc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016d22:	f002 fa69 	bl	80191f8 <vPortEnterCritical>
 8016d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016d2c:	b25b      	sxtb	r3, r3
 8016d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d32:	d103      	bne.n	8016d3c <xQueueGenericSend+0x174>
 8016d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d36:	2200      	movs	r2, #0
 8016d38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016d42:	b25b      	sxtb	r3, r3
 8016d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d48:	d103      	bne.n	8016d52 <xQueueGenericSend+0x18a>
 8016d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d4c:	2200      	movs	r2, #0
 8016d4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8016d52:	f002 fa83 	bl	801925c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016d56:	1d3a      	adds	r2, r7, #4
 8016d58:	f107 0314 	add.w	r3, r7, #20
 8016d5c:	4611      	mov	r1, r2
 8016d5e:	4618      	mov	r0, r3
 8016d60:	f001 fa7e 	bl	8018260 <xTaskCheckForTimeOut>
 8016d64:	4603      	mov	r3, r0
 8016d66:	2b00      	cmp	r3, #0
 8016d68:	d124      	bne.n	8016db4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8016d6a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016d6c:	f000 fc50 	bl	8017610 <prvIsQueueFull>
 8016d70:	4603      	mov	r3, r0
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d018      	beq.n	8016da8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8016d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d78:	3310      	adds	r3, #16
 8016d7a:	687a      	ldr	r2, [r7, #4]
 8016d7c:	4611      	mov	r1, r2
 8016d7e:	4618      	mov	r0, r3
 8016d80:	f001 f9a2 	bl	80180c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8016d84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016d86:	f000 fbdb 	bl	8017540 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016d8a:	f000 ffab 	bl	8017ce4 <xTaskResumeAll>
 8016d8e:	4603      	mov	r3, r0
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	f47f af7c 	bne.w	8016c8e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8016d96:	4b0c      	ldr	r3, [pc, #48]	@ (8016dc8 <xQueueGenericSend+0x200>)
 8016d98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016d9c:	601a      	str	r2, [r3, #0]
 8016d9e:	f3bf 8f4f 	dsb	sy
 8016da2:	f3bf 8f6f 	isb	sy
 8016da6:	e772      	b.n	8016c8e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016da8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016daa:	f000 fbc9 	bl	8017540 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016dae:	f000 ff99 	bl	8017ce4 <xTaskResumeAll>
 8016db2:	e76c      	b.n	8016c8e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8016db4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016db6:	f000 fbc3 	bl	8017540 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016dba:	f000 ff93 	bl	8017ce4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016dbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016dc0:	4618      	mov	r0, r3
 8016dc2:	3738      	adds	r7, #56	@ 0x38
 8016dc4:	46bd      	mov	sp, r7
 8016dc6:	bd80      	pop	{r7, pc}
 8016dc8:	e000ed04 	.word	0xe000ed04

08016dcc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016dcc:	b580      	push	{r7, lr}
 8016dce:	b090      	sub	sp, #64	@ 0x40
 8016dd0:	af00      	add	r7, sp, #0
 8016dd2:	60f8      	str	r0, [r7, #12]
 8016dd4:	60b9      	str	r1, [r7, #8]
 8016dd6:	607a      	str	r2, [r7, #4]
 8016dd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016dda:	68fb      	ldr	r3, [r7, #12]
 8016ddc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8016dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	d10b      	bne.n	8016dfc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8016de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016de8:	f383 8811 	msr	BASEPRI, r3
 8016dec:	f3bf 8f6f 	isb	sy
 8016df0:	f3bf 8f4f 	dsb	sy
 8016df4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016df6:	bf00      	nop
 8016df8:	bf00      	nop
 8016dfa:	e7fd      	b.n	8016df8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016dfc:	68bb      	ldr	r3, [r7, #8]
 8016dfe:	2b00      	cmp	r3, #0
 8016e00:	d103      	bne.n	8016e0a <xQueueGenericSendFromISR+0x3e>
 8016e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016e06:	2b00      	cmp	r3, #0
 8016e08:	d101      	bne.n	8016e0e <xQueueGenericSendFromISR+0x42>
 8016e0a:	2301      	movs	r3, #1
 8016e0c:	e000      	b.n	8016e10 <xQueueGenericSendFromISR+0x44>
 8016e0e:	2300      	movs	r3, #0
 8016e10:	2b00      	cmp	r3, #0
 8016e12:	d10b      	bne.n	8016e2c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8016e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e18:	f383 8811 	msr	BASEPRI, r3
 8016e1c:	f3bf 8f6f 	isb	sy
 8016e20:	f3bf 8f4f 	dsb	sy
 8016e24:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016e26:	bf00      	nop
 8016e28:	bf00      	nop
 8016e2a:	e7fd      	b.n	8016e28 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016e2c:	683b      	ldr	r3, [r7, #0]
 8016e2e:	2b02      	cmp	r3, #2
 8016e30:	d103      	bne.n	8016e3a <xQueueGenericSendFromISR+0x6e>
 8016e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016e36:	2b01      	cmp	r3, #1
 8016e38:	d101      	bne.n	8016e3e <xQueueGenericSendFromISR+0x72>
 8016e3a:	2301      	movs	r3, #1
 8016e3c:	e000      	b.n	8016e40 <xQueueGenericSendFromISR+0x74>
 8016e3e:	2300      	movs	r3, #0
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	d10b      	bne.n	8016e5c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8016e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e48:	f383 8811 	msr	BASEPRI, r3
 8016e4c:	f3bf 8f6f 	isb	sy
 8016e50:	f3bf 8f4f 	dsb	sy
 8016e54:	623b      	str	r3, [r7, #32]
}
 8016e56:	bf00      	nop
 8016e58:	bf00      	nop
 8016e5a:	e7fd      	b.n	8016e58 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016e5c:	f002 faac 	bl	80193b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8016e60:	f3ef 8211 	mrs	r2, BASEPRI
 8016e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e68:	f383 8811 	msr	BASEPRI, r3
 8016e6c:	f3bf 8f6f 	isb	sy
 8016e70:	f3bf 8f4f 	dsb	sy
 8016e74:	61fa      	str	r2, [r7, #28]
 8016e76:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8016e78:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016e7a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016e84:	429a      	cmp	r2, r3
 8016e86:	d302      	bcc.n	8016e8e <xQueueGenericSendFromISR+0xc2>
 8016e88:	683b      	ldr	r3, [r7, #0]
 8016e8a:	2b02      	cmp	r3, #2
 8016e8c:	d12f      	bne.n	8016eee <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016e94:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016e9e:	683a      	ldr	r2, [r7, #0]
 8016ea0:	68b9      	ldr	r1, [r7, #8]
 8016ea2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016ea4:	f000 fabc 	bl	8017420 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016ea8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8016eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016eb0:	d112      	bne.n	8016ed8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d016      	beq.n	8016ee8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ebc:	3324      	adds	r3, #36	@ 0x24
 8016ebe:	4618      	mov	r0, r3
 8016ec0:	f001 f954 	bl	801816c <xTaskRemoveFromEventList>
 8016ec4:	4603      	mov	r3, r0
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d00e      	beq.n	8016ee8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	d00b      	beq.n	8016ee8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	2201      	movs	r2, #1
 8016ed4:	601a      	str	r2, [r3, #0]
 8016ed6:	e007      	b.n	8016ee8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016ed8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8016edc:	3301      	adds	r3, #1
 8016ede:	b2db      	uxtb	r3, r3
 8016ee0:	b25a      	sxtb	r2, r3
 8016ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8016ee8:	2301      	movs	r3, #1
 8016eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8016eec:	e001      	b.n	8016ef2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016eee:	2300      	movs	r3, #0
 8016ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ef4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016ef6:	697b      	ldr	r3, [r7, #20]
 8016ef8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8016efc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016efe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8016f00:	4618      	mov	r0, r3
 8016f02:	3740      	adds	r7, #64	@ 0x40
 8016f04:	46bd      	mov	sp, r7
 8016f06:	bd80      	pop	{r7, pc}

08016f08 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8016f08:	b580      	push	{r7, lr}
 8016f0a:	b08c      	sub	sp, #48	@ 0x30
 8016f0c:	af00      	add	r7, sp, #0
 8016f0e:	60f8      	str	r0, [r7, #12]
 8016f10:	60b9      	str	r1, [r7, #8]
 8016f12:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8016f14:	2300      	movs	r3, #0
 8016f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016f18:	68fb      	ldr	r3, [r7, #12]
 8016f1a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d10b      	bne.n	8016f3a <xQueueReceive+0x32>
	__asm volatile
 8016f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f26:	f383 8811 	msr	BASEPRI, r3
 8016f2a:	f3bf 8f6f 	isb	sy
 8016f2e:	f3bf 8f4f 	dsb	sy
 8016f32:	623b      	str	r3, [r7, #32]
}
 8016f34:	bf00      	nop
 8016f36:	bf00      	nop
 8016f38:	e7fd      	b.n	8016f36 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016f3a:	68bb      	ldr	r3, [r7, #8]
 8016f3c:	2b00      	cmp	r3, #0
 8016f3e:	d103      	bne.n	8016f48 <xQueueReceive+0x40>
 8016f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	d101      	bne.n	8016f4c <xQueueReceive+0x44>
 8016f48:	2301      	movs	r3, #1
 8016f4a:	e000      	b.n	8016f4e <xQueueReceive+0x46>
 8016f4c:	2300      	movs	r3, #0
 8016f4e:	2b00      	cmp	r3, #0
 8016f50:	d10b      	bne.n	8016f6a <xQueueReceive+0x62>
	__asm volatile
 8016f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f56:	f383 8811 	msr	BASEPRI, r3
 8016f5a:	f3bf 8f6f 	isb	sy
 8016f5e:	f3bf 8f4f 	dsb	sy
 8016f62:	61fb      	str	r3, [r7, #28]
}
 8016f64:	bf00      	nop
 8016f66:	bf00      	nop
 8016f68:	e7fd      	b.n	8016f66 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016f6a:	f001 fad5 	bl	8018518 <xTaskGetSchedulerState>
 8016f6e:	4603      	mov	r3, r0
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d102      	bne.n	8016f7a <xQueueReceive+0x72>
 8016f74:	687b      	ldr	r3, [r7, #4]
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d101      	bne.n	8016f7e <xQueueReceive+0x76>
 8016f7a:	2301      	movs	r3, #1
 8016f7c:	e000      	b.n	8016f80 <xQueueReceive+0x78>
 8016f7e:	2300      	movs	r3, #0
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	d10b      	bne.n	8016f9c <xQueueReceive+0x94>
	__asm volatile
 8016f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f88:	f383 8811 	msr	BASEPRI, r3
 8016f8c:	f3bf 8f6f 	isb	sy
 8016f90:	f3bf 8f4f 	dsb	sy
 8016f94:	61bb      	str	r3, [r7, #24]
}
 8016f96:	bf00      	nop
 8016f98:	bf00      	nop
 8016f9a:	e7fd      	b.n	8016f98 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016f9c:	f002 f92c 	bl	80191f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016fa4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fa8:	2b00      	cmp	r3, #0
 8016faa:	d01f      	beq.n	8016fec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016fac:	68b9      	ldr	r1, [r7, #8]
 8016fae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016fb0:	f000 faa0 	bl	80174f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fb6:	1e5a      	subs	r2, r3, #1
 8016fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016fba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016fbe:	691b      	ldr	r3, [r3, #16]
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	d00f      	beq.n	8016fe4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016fc6:	3310      	adds	r3, #16
 8016fc8:	4618      	mov	r0, r3
 8016fca:	f001 f8cf 	bl	801816c <xTaskRemoveFromEventList>
 8016fce:	4603      	mov	r3, r0
 8016fd0:	2b00      	cmp	r3, #0
 8016fd2:	d007      	beq.n	8016fe4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016fd4:	4b3c      	ldr	r3, [pc, #240]	@ (80170c8 <xQueueReceive+0x1c0>)
 8016fd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016fda:	601a      	str	r2, [r3, #0]
 8016fdc:	f3bf 8f4f 	dsb	sy
 8016fe0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016fe4:	f002 f93a 	bl	801925c <vPortExitCritical>
				return pdPASS;
 8016fe8:	2301      	movs	r3, #1
 8016fea:	e069      	b.n	80170c0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016fec:	687b      	ldr	r3, [r7, #4]
 8016fee:	2b00      	cmp	r3, #0
 8016ff0:	d103      	bne.n	8016ffa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016ff2:	f002 f933 	bl	801925c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8016ff6:	2300      	movs	r3, #0
 8016ff8:	e062      	b.n	80170c0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016ffc:	2b00      	cmp	r3, #0
 8016ffe:	d106      	bne.n	801700e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8017000:	f107 0310 	add.w	r3, r7, #16
 8017004:	4618      	mov	r0, r3
 8017006:	f001 f915 	bl	8018234 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801700a:	2301      	movs	r3, #1
 801700c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801700e:	f002 f925 	bl	801925c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8017012:	f000 fe59 	bl	8017cc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8017016:	f002 f8ef 	bl	80191f8 <vPortEnterCritical>
 801701a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801701c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017020:	b25b      	sxtb	r3, r3
 8017022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017026:	d103      	bne.n	8017030 <xQueueReceive+0x128>
 8017028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801702a:	2200      	movs	r2, #0
 801702c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017032:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017036:	b25b      	sxtb	r3, r3
 8017038:	f1b3 3fff 	cmp.w	r3, #4294967295
 801703c:	d103      	bne.n	8017046 <xQueueReceive+0x13e>
 801703e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017040:	2200      	movs	r2, #0
 8017042:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8017046:	f002 f909 	bl	801925c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801704a:	1d3a      	adds	r2, r7, #4
 801704c:	f107 0310 	add.w	r3, r7, #16
 8017050:	4611      	mov	r1, r2
 8017052:	4618      	mov	r0, r3
 8017054:	f001 f904 	bl	8018260 <xTaskCheckForTimeOut>
 8017058:	4603      	mov	r3, r0
 801705a:	2b00      	cmp	r3, #0
 801705c:	d123      	bne.n	80170a6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801705e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017060:	f000 fac0 	bl	80175e4 <prvIsQueueEmpty>
 8017064:	4603      	mov	r3, r0
 8017066:	2b00      	cmp	r3, #0
 8017068:	d017      	beq.n	801709a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801706a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801706c:	3324      	adds	r3, #36	@ 0x24
 801706e:	687a      	ldr	r2, [r7, #4]
 8017070:	4611      	mov	r1, r2
 8017072:	4618      	mov	r0, r3
 8017074:	f001 f828 	bl	80180c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8017078:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801707a:	f000 fa61 	bl	8017540 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801707e:	f000 fe31 	bl	8017ce4 <xTaskResumeAll>
 8017082:	4603      	mov	r3, r0
 8017084:	2b00      	cmp	r3, #0
 8017086:	d189      	bne.n	8016f9c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8017088:	4b0f      	ldr	r3, [pc, #60]	@ (80170c8 <xQueueReceive+0x1c0>)
 801708a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801708e:	601a      	str	r2, [r3, #0]
 8017090:	f3bf 8f4f 	dsb	sy
 8017094:	f3bf 8f6f 	isb	sy
 8017098:	e780      	b.n	8016f9c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801709a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801709c:	f000 fa50 	bl	8017540 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80170a0:	f000 fe20 	bl	8017ce4 <xTaskResumeAll>
 80170a4:	e77a      	b.n	8016f9c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80170a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170a8:	f000 fa4a 	bl	8017540 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80170ac:	f000 fe1a 	bl	8017ce4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80170b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170b2:	f000 fa97 	bl	80175e4 <prvIsQueueEmpty>
 80170b6:	4603      	mov	r3, r0
 80170b8:	2b00      	cmp	r3, #0
 80170ba:	f43f af6f 	beq.w	8016f9c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80170be:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80170c0:	4618      	mov	r0, r3
 80170c2:	3730      	adds	r7, #48	@ 0x30
 80170c4:	46bd      	mov	sp, r7
 80170c6:	bd80      	pop	{r7, pc}
 80170c8:	e000ed04 	.word	0xe000ed04

080170cc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80170cc:	b580      	push	{r7, lr}
 80170ce:	b08e      	sub	sp, #56	@ 0x38
 80170d0:	af00      	add	r7, sp, #0
 80170d2:	6078      	str	r0, [r7, #4]
 80170d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80170d6:	2300      	movs	r3, #0
 80170d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80170da:	687b      	ldr	r3, [r7, #4]
 80170dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80170de:	2300      	movs	r3, #0
 80170e0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80170e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80170e4:	2b00      	cmp	r3, #0
 80170e6:	d10b      	bne.n	8017100 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80170e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170ec:	f383 8811 	msr	BASEPRI, r3
 80170f0:	f3bf 8f6f 	isb	sy
 80170f4:	f3bf 8f4f 	dsb	sy
 80170f8:	623b      	str	r3, [r7, #32]
}
 80170fa:	bf00      	nop
 80170fc:	bf00      	nop
 80170fe:	e7fd      	b.n	80170fc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8017100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017104:	2b00      	cmp	r3, #0
 8017106:	d00b      	beq.n	8017120 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8017108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801710c:	f383 8811 	msr	BASEPRI, r3
 8017110:	f3bf 8f6f 	isb	sy
 8017114:	f3bf 8f4f 	dsb	sy
 8017118:	61fb      	str	r3, [r7, #28]
}
 801711a:	bf00      	nop
 801711c:	bf00      	nop
 801711e:	e7fd      	b.n	801711c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8017120:	f001 f9fa 	bl	8018518 <xTaskGetSchedulerState>
 8017124:	4603      	mov	r3, r0
 8017126:	2b00      	cmp	r3, #0
 8017128:	d102      	bne.n	8017130 <xQueueSemaphoreTake+0x64>
 801712a:	683b      	ldr	r3, [r7, #0]
 801712c:	2b00      	cmp	r3, #0
 801712e:	d101      	bne.n	8017134 <xQueueSemaphoreTake+0x68>
 8017130:	2301      	movs	r3, #1
 8017132:	e000      	b.n	8017136 <xQueueSemaphoreTake+0x6a>
 8017134:	2300      	movs	r3, #0
 8017136:	2b00      	cmp	r3, #0
 8017138:	d10b      	bne.n	8017152 <xQueueSemaphoreTake+0x86>
	__asm volatile
 801713a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801713e:	f383 8811 	msr	BASEPRI, r3
 8017142:	f3bf 8f6f 	isb	sy
 8017146:	f3bf 8f4f 	dsb	sy
 801714a:	61bb      	str	r3, [r7, #24]
}
 801714c:	bf00      	nop
 801714e:	bf00      	nop
 8017150:	e7fd      	b.n	801714e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8017152:	f002 f851 	bl	80191f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8017156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801715a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801715c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801715e:	2b00      	cmp	r3, #0
 8017160:	d024      	beq.n	80171ac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8017162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017164:	1e5a      	subs	r2, r3, #1
 8017166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017168:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801716a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801716c:	681b      	ldr	r3, [r3, #0]
 801716e:	2b00      	cmp	r3, #0
 8017170:	d104      	bne.n	801717c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8017172:	f001 fb4b 	bl	801880c <pvTaskIncrementMutexHeldCount>
 8017176:	4602      	mov	r2, r0
 8017178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801717a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801717c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801717e:	691b      	ldr	r3, [r3, #16]
 8017180:	2b00      	cmp	r3, #0
 8017182:	d00f      	beq.n	80171a4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017186:	3310      	adds	r3, #16
 8017188:	4618      	mov	r0, r3
 801718a:	f000 ffef 	bl	801816c <xTaskRemoveFromEventList>
 801718e:	4603      	mov	r3, r0
 8017190:	2b00      	cmp	r3, #0
 8017192:	d007      	beq.n	80171a4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8017194:	4b54      	ldr	r3, [pc, #336]	@ (80172e8 <xQueueSemaphoreTake+0x21c>)
 8017196:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801719a:	601a      	str	r2, [r3, #0]
 801719c:	f3bf 8f4f 	dsb	sy
 80171a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80171a4:	f002 f85a 	bl	801925c <vPortExitCritical>
				return pdPASS;
 80171a8:	2301      	movs	r3, #1
 80171aa:	e098      	b.n	80172de <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80171ac:	683b      	ldr	r3, [r7, #0]
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	d112      	bne.n	80171d8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80171b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	d00b      	beq.n	80171d0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80171b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171bc:	f383 8811 	msr	BASEPRI, r3
 80171c0:	f3bf 8f6f 	isb	sy
 80171c4:	f3bf 8f4f 	dsb	sy
 80171c8:	617b      	str	r3, [r7, #20]
}
 80171ca:	bf00      	nop
 80171cc:	bf00      	nop
 80171ce:	e7fd      	b.n	80171cc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80171d0:	f002 f844 	bl	801925c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80171d4:	2300      	movs	r3, #0
 80171d6:	e082      	b.n	80172de <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80171d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80171da:	2b00      	cmp	r3, #0
 80171dc:	d106      	bne.n	80171ec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80171de:	f107 030c 	add.w	r3, r7, #12
 80171e2:	4618      	mov	r0, r3
 80171e4:	f001 f826 	bl	8018234 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80171e8:	2301      	movs	r3, #1
 80171ea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80171ec:	f002 f836 	bl	801925c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80171f0:	f000 fd6a 	bl	8017cc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80171f4:	f002 f800 	bl	80191f8 <vPortEnterCritical>
 80171f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80171fe:	b25b      	sxtb	r3, r3
 8017200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017204:	d103      	bne.n	801720e <xQueueSemaphoreTake+0x142>
 8017206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017208:	2200      	movs	r2, #0
 801720a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801720e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017210:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017214:	b25b      	sxtb	r3, r3
 8017216:	f1b3 3fff 	cmp.w	r3, #4294967295
 801721a:	d103      	bne.n	8017224 <xQueueSemaphoreTake+0x158>
 801721c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801721e:	2200      	movs	r2, #0
 8017220:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8017224:	f002 f81a 	bl	801925c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8017228:	463a      	mov	r2, r7
 801722a:	f107 030c 	add.w	r3, r7, #12
 801722e:	4611      	mov	r1, r2
 8017230:	4618      	mov	r0, r3
 8017232:	f001 f815 	bl	8018260 <xTaskCheckForTimeOut>
 8017236:	4603      	mov	r3, r0
 8017238:	2b00      	cmp	r3, #0
 801723a:	d132      	bne.n	80172a2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801723c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801723e:	f000 f9d1 	bl	80175e4 <prvIsQueueEmpty>
 8017242:	4603      	mov	r3, r0
 8017244:	2b00      	cmp	r3, #0
 8017246:	d026      	beq.n	8017296 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801724a:	681b      	ldr	r3, [r3, #0]
 801724c:	2b00      	cmp	r3, #0
 801724e:	d109      	bne.n	8017264 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8017250:	f001 ffd2 	bl	80191f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8017254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017256:	689b      	ldr	r3, [r3, #8]
 8017258:	4618      	mov	r0, r3
 801725a:	f001 f97b 	bl	8018554 <xTaskPriorityInherit>
 801725e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8017260:	f001 fffc 	bl	801925c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8017264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017266:	3324      	adds	r3, #36	@ 0x24
 8017268:	683a      	ldr	r2, [r7, #0]
 801726a:	4611      	mov	r1, r2
 801726c:	4618      	mov	r0, r3
 801726e:	f000 ff2b 	bl	80180c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8017272:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017274:	f000 f964 	bl	8017540 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8017278:	f000 fd34 	bl	8017ce4 <xTaskResumeAll>
 801727c:	4603      	mov	r3, r0
 801727e:	2b00      	cmp	r3, #0
 8017280:	f47f af67 	bne.w	8017152 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8017284:	4b18      	ldr	r3, [pc, #96]	@ (80172e8 <xQueueSemaphoreTake+0x21c>)
 8017286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801728a:	601a      	str	r2, [r3, #0]
 801728c:	f3bf 8f4f 	dsb	sy
 8017290:	f3bf 8f6f 	isb	sy
 8017294:	e75d      	b.n	8017152 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8017296:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017298:	f000 f952 	bl	8017540 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801729c:	f000 fd22 	bl	8017ce4 <xTaskResumeAll>
 80172a0:	e757      	b.n	8017152 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80172a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172a4:	f000 f94c 	bl	8017540 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80172a8:	f000 fd1c 	bl	8017ce4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80172ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172ae:	f000 f999 	bl	80175e4 <prvIsQueueEmpty>
 80172b2:	4603      	mov	r3, r0
 80172b4:	2b00      	cmp	r3, #0
 80172b6:	f43f af4c 	beq.w	8017152 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80172ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172bc:	2b00      	cmp	r3, #0
 80172be:	d00d      	beq.n	80172dc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80172c0:	f001 ff9a 	bl	80191f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80172c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172c6:	f000 f893 	bl	80173f0 <prvGetDisinheritPriorityAfterTimeout>
 80172ca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80172cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172ce:	689b      	ldr	r3, [r3, #8]
 80172d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80172d2:	4618      	mov	r0, r3
 80172d4:	f001 fa16 	bl	8018704 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80172d8:	f001 ffc0 	bl	801925c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80172dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80172de:	4618      	mov	r0, r3
 80172e0:	3738      	adds	r7, #56	@ 0x38
 80172e2:	46bd      	mov	sp, r7
 80172e4:	bd80      	pop	{r7, pc}
 80172e6:	bf00      	nop
 80172e8:	e000ed04 	.word	0xe000ed04

080172ec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80172ec:	b580      	push	{r7, lr}
 80172ee:	b08e      	sub	sp, #56	@ 0x38
 80172f0:	af00      	add	r7, sp, #0
 80172f2:	60f8      	str	r0, [r7, #12]
 80172f4:	60b9      	str	r1, [r7, #8]
 80172f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80172f8:	68fb      	ldr	r3, [r7, #12]
 80172fa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80172fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172fe:	2b00      	cmp	r3, #0
 8017300:	d10b      	bne.n	801731a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8017302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017306:	f383 8811 	msr	BASEPRI, r3
 801730a:	f3bf 8f6f 	isb	sy
 801730e:	f3bf 8f4f 	dsb	sy
 8017312:	623b      	str	r3, [r7, #32]
}
 8017314:	bf00      	nop
 8017316:	bf00      	nop
 8017318:	e7fd      	b.n	8017316 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801731a:	68bb      	ldr	r3, [r7, #8]
 801731c:	2b00      	cmp	r3, #0
 801731e:	d103      	bne.n	8017328 <xQueueReceiveFromISR+0x3c>
 8017320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017324:	2b00      	cmp	r3, #0
 8017326:	d101      	bne.n	801732c <xQueueReceiveFromISR+0x40>
 8017328:	2301      	movs	r3, #1
 801732a:	e000      	b.n	801732e <xQueueReceiveFromISR+0x42>
 801732c:	2300      	movs	r3, #0
 801732e:	2b00      	cmp	r3, #0
 8017330:	d10b      	bne.n	801734a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8017332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017336:	f383 8811 	msr	BASEPRI, r3
 801733a:	f3bf 8f6f 	isb	sy
 801733e:	f3bf 8f4f 	dsb	sy
 8017342:	61fb      	str	r3, [r7, #28]
}
 8017344:	bf00      	nop
 8017346:	bf00      	nop
 8017348:	e7fd      	b.n	8017346 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801734a:	f002 f835 	bl	80193b8 <vPortValidateInterruptPriority>
	__asm volatile
 801734e:	f3ef 8211 	mrs	r2, BASEPRI
 8017352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017356:	f383 8811 	msr	BASEPRI, r3
 801735a:	f3bf 8f6f 	isb	sy
 801735e:	f3bf 8f4f 	dsb	sy
 8017362:	61ba      	str	r2, [r7, #24]
 8017364:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8017366:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8017368:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801736a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801736c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801736e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017372:	2b00      	cmp	r3, #0
 8017374:	d02f      	beq.n	80173d6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8017376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017378:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801737c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8017380:	68b9      	ldr	r1, [r7, #8]
 8017382:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017384:	f000 f8b6 	bl	80174f4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801738a:	1e5a      	subs	r2, r3, #1
 801738c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801738e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8017390:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8017394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017398:	d112      	bne.n	80173c0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801739a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801739c:	691b      	ldr	r3, [r3, #16]
 801739e:	2b00      	cmp	r3, #0
 80173a0:	d016      	beq.n	80173d0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80173a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173a4:	3310      	adds	r3, #16
 80173a6:	4618      	mov	r0, r3
 80173a8:	f000 fee0 	bl	801816c <xTaskRemoveFromEventList>
 80173ac:	4603      	mov	r3, r0
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	d00e      	beq.n	80173d0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	2b00      	cmp	r3, #0
 80173b6:	d00b      	beq.n	80173d0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	2201      	movs	r2, #1
 80173bc:	601a      	str	r2, [r3, #0]
 80173be:	e007      	b.n	80173d0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80173c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80173c4:	3301      	adds	r3, #1
 80173c6:	b2db      	uxtb	r3, r3
 80173c8:	b25a      	sxtb	r2, r3
 80173ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80173d0:	2301      	movs	r3, #1
 80173d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80173d4:	e001      	b.n	80173da <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80173d6:	2300      	movs	r3, #0
 80173d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80173da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80173dc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80173de:	693b      	ldr	r3, [r7, #16]
 80173e0:	f383 8811 	msr	BASEPRI, r3
}
 80173e4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80173e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80173e8:	4618      	mov	r0, r3
 80173ea:	3738      	adds	r7, #56	@ 0x38
 80173ec:	46bd      	mov	sp, r7
 80173ee:	bd80      	pop	{r7, pc}

080173f0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80173f0:	b480      	push	{r7}
 80173f2:	b085      	sub	sp, #20
 80173f4:	af00      	add	r7, sp, #0
 80173f6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80173f8:	687b      	ldr	r3, [r7, #4]
 80173fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	d006      	beq.n	801740e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017404:	681b      	ldr	r3, [r3, #0]
 8017406:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 801740a:	60fb      	str	r3, [r7, #12]
 801740c:	e001      	b.n	8017412 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801740e:	2300      	movs	r3, #0
 8017410:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8017412:	68fb      	ldr	r3, [r7, #12]
	}
 8017414:	4618      	mov	r0, r3
 8017416:	3714      	adds	r7, #20
 8017418:	46bd      	mov	sp, r7
 801741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801741e:	4770      	bx	lr

08017420 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8017420:	b580      	push	{r7, lr}
 8017422:	b086      	sub	sp, #24
 8017424:	af00      	add	r7, sp, #0
 8017426:	60f8      	str	r0, [r7, #12]
 8017428:	60b9      	str	r1, [r7, #8]
 801742a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801742c:	2300      	movs	r3, #0
 801742e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017430:	68fb      	ldr	r3, [r7, #12]
 8017432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017434:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8017436:	68fb      	ldr	r3, [r7, #12]
 8017438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801743a:	2b00      	cmp	r3, #0
 801743c:	d10d      	bne.n	801745a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801743e:	68fb      	ldr	r3, [r7, #12]
 8017440:	681b      	ldr	r3, [r3, #0]
 8017442:	2b00      	cmp	r3, #0
 8017444:	d14d      	bne.n	80174e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8017446:	68fb      	ldr	r3, [r7, #12]
 8017448:	689b      	ldr	r3, [r3, #8]
 801744a:	4618      	mov	r0, r3
 801744c:	f001 f8ea 	bl	8018624 <xTaskPriorityDisinherit>
 8017450:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8017452:	68fb      	ldr	r3, [r7, #12]
 8017454:	2200      	movs	r2, #0
 8017456:	609a      	str	r2, [r3, #8]
 8017458:	e043      	b.n	80174e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	2b00      	cmp	r3, #0
 801745e:	d119      	bne.n	8017494 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017460:	68fb      	ldr	r3, [r7, #12]
 8017462:	6858      	ldr	r0, [r3, #4]
 8017464:	68fb      	ldr	r3, [r7, #12]
 8017466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017468:	461a      	mov	r2, r3
 801746a:	68b9      	ldr	r1, [r7, #8]
 801746c:	f003 fd09 	bl	801ae82 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017470:	68fb      	ldr	r3, [r7, #12]
 8017472:	685a      	ldr	r2, [r3, #4]
 8017474:	68fb      	ldr	r3, [r7, #12]
 8017476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017478:	441a      	add	r2, r3
 801747a:	68fb      	ldr	r3, [r7, #12]
 801747c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801747e:	68fb      	ldr	r3, [r7, #12]
 8017480:	685a      	ldr	r2, [r3, #4]
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	689b      	ldr	r3, [r3, #8]
 8017486:	429a      	cmp	r2, r3
 8017488:	d32b      	bcc.n	80174e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801748a:	68fb      	ldr	r3, [r7, #12]
 801748c:	681a      	ldr	r2, [r3, #0]
 801748e:	68fb      	ldr	r3, [r7, #12]
 8017490:	605a      	str	r2, [r3, #4]
 8017492:	e026      	b.n	80174e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8017494:	68fb      	ldr	r3, [r7, #12]
 8017496:	68d8      	ldr	r0, [r3, #12]
 8017498:	68fb      	ldr	r3, [r7, #12]
 801749a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801749c:	461a      	mov	r2, r3
 801749e:	68b9      	ldr	r1, [r7, #8]
 80174a0:	f003 fcef 	bl	801ae82 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80174a4:	68fb      	ldr	r3, [r7, #12]
 80174a6:	68da      	ldr	r2, [r3, #12]
 80174a8:	68fb      	ldr	r3, [r7, #12]
 80174aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174ac:	425b      	negs	r3, r3
 80174ae:	441a      	add	r2, r3
 80174b0:	68fb      	ldr	r3, [r7, #12]
 80174b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80174b4:	68fb      	ldr	r3, [r7, #12]
 80174b6:	68da      	ldr	r2, [r3, #12]
 80174b8:	68fb      	ldr	r3, [r7, #12]
 80174ba:	681b      	ldr	r3, [r3, #0]
 80174bc:	429a      	cmp	r2, r3
 80174be:	d207      	bcs.n	80174d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	689a      	ldr	r2, [r3, #8]
 80174c4:	68fb      	ldr	r3, [r7, #12]
 80174c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174c8:	425b      	negs	r3, r3
 80174ca:	441a      	add	r2, r3
 80174cc:	68fb      	ldr	r3, [r7, #12]
 80174ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	2b02      	cmp	r3, #2
 80174d4:	d105      	bne.n	80174e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80174d6:	693b      	ldr	r3, [r7, #16]
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d002      	beq.n	80174e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80174dc:	693b      	ldr	r3, [r7, #16]
 80174de:	3b01      	subs	r3, #1
 80174e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80174e2:	693b      	ldr	r3, [r7, #16]
 80174e4:	1c5a      	adds	r2, r3, #1
 80174e6:	68fb      	ldr	r3, [r7, #12]
 80174e8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80174ea:	697b      	ldr	r3, [r7, #20]
}
 80174ec:	4618      	mov	r0, r3
 80174ee:	3718      	adds	r7, #24
 80174f0:	46bd      	mov	sp, r7
 80174f2:	bd80      	pop	{r7, pc}

080174f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80174f4:	b580      	push	{r7, lr}
 80174f6:	b082      	sub	sp, #8
 80174f8:	af00      	add	r7, sp, #0
 80174fa:	6078      	str	r0, [r7, #4]
 80174fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017502:	2b00      	cmp	r3, #0
 8017504:	d018      	beq.n	8017538 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017506:	687b      	ldr	r3, [r7, #4]
 8017508:	68da      	ldr	r2, [r3, #12]
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801750e:	441a      	add	r2, r3
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8017514:	687b      	ldr	r3, [r7, #4]
 8017516:	68da      	ldr	r2, [r3, #12]
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	689b      	ldr	r3, [r3, #8]
 801751c:	429a      	cmp	r2, r3
 801751e:	d303      	bcc.n	8017528 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	681a      	ldr	r2, [r3, #0]
 8017524:	687b      	ldr	r3, [r7, #4]
 8017526:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	68d9      	ldr	r1, [r3, #12]
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017530:	461a      	mov	r2, r3
 8017532:	6838      	ldr	r0, [r7, #0]
 8017534:	f003 fca5 	bl	801ae82 <memcpy>
	}
}
 8017538:	bf00      	nop
 801753a:	3708      	adds	r7, #8
 801753c:	46bd      	mov	sp, r7
 801753e:	bd80      	pop	{r7, pc}

08017540 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8017540:	b580      	push	{r7, lr}
 8017542:	b084      	sub	sp, #16
 8017544:	af00      	add	r7, sp, #0
 8017546:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8017548:	f001 fe56 	bl	80191f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801754c:	687b      	ldr	r3, [r7, #4]
 801754e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017552:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8017554:	e011      	b.n	801757a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801755a:	2b00      	cmp	r3, #0
 801755c:	d012      	beq.n	8017584 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801755e:	687b      	ldr	r3, [r7, #4]
 8017560:	3324      	adds	r3, #36	@ 0x24
 8017562:	4618      	mov	r0, r3
 8017564:	f000 fe02 	bl	801816c <xTaskRemoveFromEventList>
 8017568:	4603      	mov	r3, r0
 801756a:	2b00      	cmp	r3, #0
 801756c:	d001      	beq.n	8017572 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801756e:	f000 fedb 	bl	8018328 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8017572:	7bfb      	ldrb	r3, [r7, #15]
 8017574:	3b01      	subs	r3, #1
 8017576:	b2db      	uxtb	r3, r3
 8017578:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801757a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801757e:	2b00      	cmp	r3, #0
 8017580:	dce9      	bgt.n	8017556 <prvUnlockQueue+0x16>
 8017582:	e000      	b.n	8017586 <prvUnlockQueue+0x46>
					break;
 8017584:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8017586:	687b      	ldr	r3, [r7, #4]
 8017588:	22ff      	movs	r2, #255	@ 0xff
 801758a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801758e:	f001 fe65 	bl	801925c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8017592:	f001 fe31 	bl	80191f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801759c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801759e:	e011      	b.n	80175c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	691b      	ldr	r3, [r3, #16]
 80175a4:	2b00      	cmp	r3, #0
 80175a6:	d012      	beq.n	80175ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	3310      	adds	r3, #16
 80175ac:	4618      	mov	r0, r3
 80175ae:	f000 fddd 	bl	801816c <xTaskRemoveFromEventList>
 80175b2:	4603      	mov	r3, r0
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d001      	beq.n	80175bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80175b8:	f000 feb6 	bl	8018328 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80175bc:	7bbb      	ldrb	r3, [r7, #14]
 80175be:	3b01      	subs	r3, #1
 80175c0:	b2db      	uxtb	r3, r3
 80175c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80175c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80175c8:	2b00      	cmp	r3, #0
 80175ca:	dce9      	bgt.n	80175a0 <prvUnlockQueue+0x60>
 80175cc:	e000      	b.n	80175d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80175ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	22ff      	movs	r2, #255	@ 0xff
 80175d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80175d8:	f001 fe40 	bl	801925c <vPortExitCritical>
}
 80175dc:	bf00      	nop
 80175de:	3710      	adds	r7, #16
 80175e0:	46bd      	mov	sp, r7
 80175e2:	bd80      	pop	{r7, pc}

080175e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80175e4:	b580      	push	{r7, lr}
 80175e6:	b084      	sub	sp, #16
 80175e8:	af00      	add	r7, sp, #0
 80175ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80175ec:	f001 fe04 	bl	80191f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80175f4:	2b00      	cmp	r3, #0
 80175f6:	d102      	bne.n	80175fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80175f8:	2301      	movs	r3, #1
 80175fa:	60fb      	str	r3, [r7, #12]
 80175fc:	e001      	b.n	8017602 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80175fe:	2300      	movs	r3, #0
 8017600:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017602:	f001 fe2b 	bl	801925c <vPortExitCritical>

	return xReturn;
 8017606:	68fb      	ldr	r3, [r7, #12]
}
 8017608:	4618      	mov	r0, r3
 801760a:	3710      	adds	r7, #16
 801760c:	46bd      	mov	sp, r7
 801760e:	bd80      	pop	{r7, pc}

08017610 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8017610:	b580      	push	{r7, lr}
 8017612:	b084      	sub	sp, #16
 8017614:	af00      	add	r7, sp, #0
 8017616:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017618:	f001 fdee 	bl	80191f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017624:	429a      	cmp	r2, r3
 8017626:	d102      	bne.n	801762e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8017628:	2301      	movs	r3, #1
 801762a:	60fb      	str	r3, [r7, #12]
 801762c:	e001      	b.n	8017632 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801762e:	2300      	movs	r3, #0
 8017630:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017632:	f001 fe13 	bl	801925c <vPortExitCritical>

	return xReturn;
 8017636:	68fb      	ldr	r3, [r7, #12]
}
 8017638:	4618      	mov	r0, r3
 801763a:	3710      	adds	r7, #16
 801763c:	46bd      	mov	sp, r7
 801763e:	bd80      	pop	{r7, pc}

08017640 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8017640:	b480      	push	{r7}
 8017642:	b085      	sub	sp, #20
 8017644:	af00      	add	r7, sp, #0
 8017646:	6078      	str	r0, [r7, #4]
 8017648:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801764a:	2300      	movs	r3, #0
 801764c:	60fb      	str	r3, [r7, #12]
 801764e:	e014      	b.n	801767a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8017650:	4a0f      	ldr	r2, [pc, #60]	@ (8017690 <vQueueAddToRegistry+0x50>)
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8017658:	2b00      	cmp	r3, #0
 801765a:	d10b      	bne.n	8017674 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801765c:	490c      	ldr	r1, [pc, #48]	@ (8017690 <vQueueAddToRegistry+0x50>)
 801765e:	68fb      	ldr	r3, [r7, #12]
 8017660:	683a      	ldr	r2, [r7, #0]
 8017662:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8017666:	4a0a      	ldr	r2, [pc, #40]	@ (8017690 <vQueueAddToRegistry+0x50>)
 8017668:	68fb      	ldr	r3, [r7, #12]
 801766a:	00db      	lsls	r3, r3, #3
 801766c:	4413      	add	r3, r2
 801766e:	687a      	ldr	r2, [r7, #4]
 8017670:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8017672:	e006      	b.n	8017682 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8017674:	68fb      	ldr	r3, [r7, #12]
 8017676:	3301      	adds	r3, #1
 8017678:	60fb      	str	r3, [r7, #12]
 801767a:	68fb      	ldr	r3, [r7, #12]
 801767c:	2b07      	cmp	r3, #7
 801767e:	d9e7      	bls.n	8017650 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8017680:	bf00      	nop
 8017682:	bf00      	nop
 8017684:	3714      	adds	r7, #20
 8017686:	46bd      	mov	sp, r7
 8017688:	f85d 7b04 	ldr.w	r7, [sp], #4
 801768c:	4770      	bx	lr
 801768e:	bf00      	nop
 8017690:	24003a24 	.word	0x24003a24

08017694 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8017694:	b580      	push	{r7, lr}
 8017696:	b086      	sub	sp, #24
 8017698:	af00      	add	r7, sp, #0
 801769a:	60f8      	str	r0, [r7, #12]
 801769c:	60b9      	str	r1, [r7, #8]
 801769e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80176a0:	68fb      	ldr	r3, [r7, #12]
 80176a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80176a4:	f001 fda8 	bl	80191f8 <vPortEnterCritical>
 80176a8:	697b      	ldr	r3, [r7, #20]
 80176aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80176ae:	b25b      	sxtb	r3, r3
 80176b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176b4:	d103      	bne.n	80176be <vQueueWaitForMessageRestricted+0x2a>
 80176b6:	697b      	ldr	r3, [r7, #20]
 80176b8:	2200      	movs	r2, #0
 80176ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80176be:	697b      	ldr	r3, [r7, #20]
 80176c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80176c4:	b25b      	sxtb	r3, r3
 80176c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176ca:	d103      	bne.n	80176d4 <vQueueWaitForMessageRestricted+0x40>
 80176cc:	697b      	ldr	r3, [r7, #20]
 80176ce:	2200      	movs	r2, #0
 80176d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80176d4:	f001 fdc2 	bl	801925c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80176d8:	697b      	ldr	r3, [r7, #20]
 80176da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80176dc:	2b00      	cmp	r3, #0
 80176de:	d106      	bne.n	80176ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80176e0:	697b      	ldr	r3, [r7, #20]
 80176e2:	3324      	adds	r3, #36	@ 0x24
 80176e4:	687a      	ldr	r2, [r7, #4]
 80176e6:	68b9      	ldr	r1, [r7, #8]
 80176e8:	4618      	mov	r0, r3
 80176ea:	f000 fd13 	bl	8018114 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80176ee:	6978      	ldr	r0, [r7, #20]
 80176f0:	f7ff ff26 	bl	8017540 <prvUnlockQueue>
	}
 80176f4:	bf00      	nop
 80176f6:	3718      	adds	r7, #24
 80176f8:	46bd      	mov	sp, r7
 80176fa:	bd80      	pop	{r7, pc}

080176fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80176fc:	b580      	push	{r7, lr}
 80176fe:	b08e      	sub	sp, #56	@ 0x38
 8017700:	af04      	add	r7, sp, #16
 8017702:	60f8      	str	r0, [r7, #12]
 8017704:	60b9      	str	r1, [r7, #8]
 8017706:	607a      	str	r2, [r7, #4]
 8017708:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801770a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801770c:	2b00      	cmp	r3, #0
 801770e:	d10b      	bne.n	8017728 <xTaskCreateStatic+0x2c>
	__asm volatile
 8017710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017714:	f383 8811 	msr	BASEPRI, r3
 8017718:	f3bf 8f6f 	isb	sy
 801771c:	f3bf 8f4f 	dsb	sy
 8017720:	623b      	str	r3, [r7, #32]
}
 8017722:	bf00      	nop
 8017724:	bf00      	nop
 8017726:	e7fd      	b.n	8017724 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8017728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801772a:	2b00      	cmp	r3, #0
 801772c:	d10b      	bne.n	8017746 <xTaskCreateStatic+0x4a>
	__asm volatile
 801772e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017732:	f383 8811 	msr	BASEPRI, r3
 8017736:	f3bf 8f6f 	isb	sy
 801773a:	f3bf 8f4f 	dsb	sy
 801773e:	61fb      	str	r3, [r7, #28]
}
 8017740:	bf00      	nop
 8017742:	bf00      	nop
 8017744:	e7fd      	b.n	8017742 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8017746:	23ac      	movs	r3, #172	@ 0xac
 8017748:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801774a:	693b      	ldr	r3, [r7, #16]
 801774c:	2bac      	cmp	r3, #172	@ 0xac
 801774e:	d00b      	beq.n	8017768 <xTaskCreateStatic+0x6c>
	__asm volatile
 8017750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017754:	f383 8811 	msr	BASEPRI, r3
 8017758:	f3bf 8f6f 	isb	sy
 801775c:	f3bf 8f4f 	dsb	sy
 8017760:	61bb      	str	r3, [r7, #24]
}
 8017762:	bf00      	nop
 8017764:	bf00      	nop
 8017766:	e7fd      	b.n	8017764 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8017768:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801776a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801776c:	2b00      	cmp	r3, #0
 801776e:	d01e      	beq.n	80177ae <xTaskCreateStatic+0xb2>
 8017770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017772:	2b00      	cmp	r3, #0
 8017774:	d01b      	beq.n	80177ae <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8017776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017778:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801777a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801777c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801777e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8017780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017782:	2202      	movs	r2, #2
 8017784:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8017788:	2300      	movs	r3, #0
 801778a:	9303      	str	r3, [sp, #12]
 801778c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801778e:	9302      	str	r3, [sp, #8]
 8017790:	f107 0314 	add.w	r3, r7, #20
 8017794:	9301      	str	r3, [sp, #4]
 8017796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017798:	9300      	str	r3, [sp, #0]
 801779a:	683b      	ldr	r3, [r7, #0]
 801779c:	687a      	ldr	r2, [r7, #4]
 801779e:	68b9      	ldr	r1, [r7, #8]
 80177a0:	68f8      	ldr	r0, [r7, #12]
 80177a2:	f000 f851 	bl	8017848 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80177a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80177a8:	f000 f8f8 	bl	801799c <prvAddNewTaskToReadyList>
 80177ac:	e001      	b.n	80177b2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80177ae:	2300      	movs	r3, #0
 80177b0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80177b2:	697b      	ldr	r3, [r7, #20]
	}
 80177b4:	4618      	mov	r0, r3
 80177b6:	3728      	adds	r7, #40	@ 0x28
 80177b8:	46bd      	mov	sp, r7
 80177ba:	bd80      	pop	{r7, pc}

080177bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80177bc:	b580      	push	{r7, lr}
 80177be:	b08c      	sub	sp, #48	@ 0x30
 80177c0:	af04      	add	r7, sp, #16
 80177c2:	60f8      	str	r0, [r7, #12]
 80177c4:	60b9      	str	r1, [r7, #8]
 80177c6:	603b      	str	r3, [r7, #0]
 80177c8:	4613      	mov	r3, r2
 80177ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80177cc:	88fb      	ldrh	r3, [r7, #6]
 80177ce:	009b      	lsls	r3, r3, #2
 80177d0:	4618      	mov	r0, r3
 80177d2:	f001 fe33 	bl	801943c <pvPortMalloc>
 80177d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80177d8:	697b      	ldr	r3, [r7, #20]
 80177da:	2b00      	cmp	r3, #0
 80177dc:	d00e      	beq.n	80177fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80177de:	20ac      	movs	r0, #172	@ 0xac
 80177e0:	f001 fe2c 	bl	801943c <pvPortMalloc>
 80177e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80177e6:	69fb      	ldr	r3, [r7, #28]
 80177e8:	2b00      	cmp	r3, #0
 80177ea:	d003      	beq.n	80177f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80177ec:	69fb      	ldr	r3, [r7, #28]
 80177ee:	697a      	ldr	r2, [r7, #20]
 80177f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80177f2:	e005      	b.n	8017800 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80177f4:	6978      	ldr	r0, [r7, #20]
 80177f6:	f001 feef 	bl	80195d8 <vPortFree>
 80177fa:	e001      	b.n	8017800 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80177fc:	2300      	movs	r3, #0
 80177fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8017800:	69fb      	ldr	r3, [r7, #28]
 8017802:	2b00      	cmp	r3, #0
 8017804:	d017      	beq.n	8017836 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8017806:	69fb      	ldr	r3, [r7, #28]
 8017808:	2200      	movs	r2, #0
 801780a:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801780e:	88fa      	ldrh	r2, [r7, #6]
 8017810:	2300      	movs	r3, #0
 8017812:	9303      	str	r3, [sp, #12]
 8017814:	69fb      	ldr	r3, [r7, #28]
 8017816:	9302      	str	r3, [sp, #8]
 8017818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801781a:	9301      	str	r3, [sp, #4]
 801781c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801781e:	9300      	str	r3, [sp, #0]
 8017820:	683b      	ldr	r3, [r7, #0]
 8017822:	68b9      	ldr	r1, [r7, #8]
 8017824:	68f8      	ldr	r0, [r7, #12]
 8017826:	f000 f80f 	bl	8017848 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801782a:	69f8      	ldr	r0, [r7, #28]
 801782c:	f000 f8b6 	bl	801799c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8017830:	2301      	movs	r3, #1
 8017832:	61bb      	str	r3, [r7, #24]
 8017834:	e002      	b.n	801783c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8017836:	f04f 33ff 	mov.w	r3, #4294967295
 801783a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801783c:	69bb      	ldr	r3, [r7, #24]
	}
 801783e:	4618      	mov	r0, r3
 8017840:	3720      	adds	r7, #32
 8017842:	46bd      	mov	sp, r7
 8017844:	bd80      	pop	{r7, pc}
	...

08017848 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8017848:	b580      	push	{r7, lr}
 801784a:	b088      	sub	sp, #32
 801784c:	af00      	add	r7, sp, #0
 801784e:	60f8      	str	r0, [r7, #12]
 8017850:	60b9      	str	r1, [r7, #8]
 8017852:	607a      	str	r2, [r7, #4]
 8017854:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8017856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017858:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801785a:	687b      	ldr	r3, [r7, #4]
 801785c:	009b      	lsls	r3, r3, #2
 801785e:	461a      	mov	r2, r3
 8017860:	21a5      	movs	r1, #165	@ 0xa5
 8017862:	f003 fa25 	bl	801acb0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8017866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017868:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801786a:	6879      	ldr	r1, [r7, #4]
 801786c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8017870:	440b      	add	r3, r1
 8017872:	009b      	lsls	r3, r3, #2
 8017874:	4413      	add	r3, r2
 8017876:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8017878:	69bb      	ldr	r3, [r7, #24]
 801787a:	f023 0307 	bic.w	r3, r3, #7
 801787e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8017880:	69bb      	ldr	r3, [r7, #24]
 8017882:	f003 0307 	and.w	r3, r3, #7
 8017886:	2b00      	cmp	r3, #0
 8017888:	d00b      	beq.n	80178a2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801788a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801788e:	f383 8811 	msr	BASEPRI, r3
 8017892:	f3bf 8f6f 	isb	sy
 8017896:	f3bf 8f4f 	dsb	sy
 801789a:	617b      	str	r3, [r7, #20]
}
 801789c:	bf00      	nop
 801789e:	bf00      	nop
 80178a0:	e7fd      	b.n	801789e <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80178a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178a4:	69ba      	ldr	r2, [r7, #24]
 80178a6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80178a8:	68bb      	ldr	r3, [r7, #8]
 80178aa:	2b00      	cmp	r3, #0
 80178ac:	d01f      	beq.n	80178ee <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80178ae:	2300      	movs	r3, #0
 80178b0:	61fb      	str	r3, [r7, #28]
 80178b2:	e012      	b.n	80178da <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80178b4:	68ba      	ldr	r2, [r7, #8]
 80178b6:	69fb      	ldr	r3, [r7, #28]
 80178b8:	4413      	add	r3, r2
 80178ba:	7819      	ldrb	r1, [r3, #0]
 80178bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80178be:	69fb      	ldr	r3, [r7, #28]
 80178c0:	4413      	add	r3, r2
 80178c2:	3334      	adds	r3, #52	@ 0x34
 80178c4:	460a      	mov	r2, r1
 80178c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80178c8:	68ba      	ldr	r2, [r7, #8]
 80178ca:	69fb      	ldr	r3, [r7, #28]
 80178cc:	4413      	add	r3, r2
 80178ce:	781b      	ldrb	r3, [r3, #0]
 80178d0:	2b00      	cmp	r3, #0
 80178d2:	d006      	beq.n	80178e2 <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80178d4:	69fb      	ldr	r3, [r7, #28]
 80178d6:	3301      	adds	r3, #1
 80178d8:	61fb      	str	r3, [r7, #28]
 80178da:	69fb      	ldr	r3, [r7, #28]
 80178dc:	2b0f      	cmp	r3, #15
 80178de:	d9e9      	bls.n	80178b4 <prvInitialiseNewTask+0x6c>
 80178e0:	e000      	b.n	80178e4 <prvInitialiseNewTask+0x9c>
			{
				break;
 80178e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80178e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178e6:	2200      	movs	r2, #0
 80178e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80178ec:	e003      	b.n	80178f6 <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80178ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178f0:	2200      	movs	r2, #0
 80178f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80178f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178f8:	2b37      	cmp	r3, #55	@ 0x37
 80178fa:	d901      	bls.n	8017900 <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80178fc:	2337      	movs	r3, #55	@ 0x37
 80178fe:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8017900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017902:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017904:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8017906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017908:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801790a:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 801790c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801790e:	2200      	movs	r2, #0
 8017910:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8017912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017914:	3304      	adds	r3, #4
 8017916:	4618      	mov	r0, r3
 8017918:	f7fe fec4 	bl	80166a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801791c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801791e:	3318      	adds	r3, #24
 8017920:	4618      	mov	r0, r3
 8017922:	f7fe febf 	bl	80166a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8017926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017928:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801792a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801792c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801792e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8017932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017934:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8017936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017938:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801793a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801793c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801793e:	2200      	movs	r2, #0
 8017940:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8017944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017946:	2200      	movs	r2, #0
 8017948:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801794c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801794e:	3358      	adds	r3, #88	@ 0x58
 8017950:	224c      	movs	r2, #76	@ 0x4c
 8017952:	2100      	movs	r1, #0
 8017954:	4618      	mov	r0, r3
 8017956:	f003 f9ab 	bl	801acb0 <memset>
 801795a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801795c:	4a0c      	ldr	r2, [pc, #48]	@ (8017990 <prvInitialiseNewTask+0x148>)
 801795e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8017960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017962:	4a0c      	ldr	r2, [pc, #48]	@ (8017994 <prvInitialiseNewTask+0x14c>)
 8017964:	661a      	str	r2, [r3, #96]	@ 0x60
 8017966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017968:	4a0b      	ldr	r2, [pc, #44]	@ (8017998 <prvInitialiseNewTask+0x150>)
 801796a:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801796c:	683a      	ldr	r2, [r7, #0]
 801796e:	68f9      	ldr	r1, [r7, #12]
 8017970:	69b8      	ldr	r0, [r7, #24]
 8017972:	f001 fb0d 	bl	8018f90 <pxPortInitialiseStack>
 8017976:	4602      	mov	r2, r0
 8017978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801797a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801797c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801797e:	2b00      	cmp	r3, #0
 8017980:	d002      	beq.n	8017988 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8017982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017984:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017986:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017988:	bf00      	nop
 801798a:	3720      	adds	r7, #32
 801798c:	46bd      	mov	sp, r7
 801798e:	bd80      	pop	{r7, pc}
 8017990:	240140b8 	.word	0x240140b8
 8017994:	24014120 	.word	0x24014120
 8017998:	24014188 	.word	0x24014188

0801799c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801799c:	b580      	push	{r7, lr}
 801799e:	b082      	sub	sp, #8
 80179a0:	af00      	add	r7, sp, #0
 80179a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80179a4:	f001 fc28 	bl	80191f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80179a8:	4b2d      	ldr	r3, [pc, #180]	@ (8017a60 <prvAddNewTaskToReadyList+0xc4>)
 80179aa:	681b      	ldr	r3, [r3, #0]
 80179ac:	3301      	adds	r3, #1
 80179ae:	4a2c      	ldr	r2, [pc, #176]	@ (8017a60 <prvAddNewTaskToReadyList+0xc4>)
 80179b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80179b2:	4b2c      	ldr	r3, [pc, #176]	@ (8017a64 <prvAddNewTaskToReadyList+0xc8>)
 80179b4:	681b      	ldr	r3, [r3, #0]
 80179b6:	2b00      	cmp	r3, #0
 80179b8:	d109      	bne.n	80179ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80179ba:	4a2a      	ldr	r2, [pc, #168]	@ (8017a64 <prvAddNewTaskToReadyList+0xc8>)
 80179bc:	687b      	ldr	r3, [r7, #4]
 80179be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80179c0:	4b27      	ldr	r3, [pc, #156]	@ (8017a60 <prvAddNewTaskToReadyList+0xc4>)
 80179c2:	681b      	ldr	r3, [r3, #0]
 80179c4:	2b01      	cmp	r3, #1
 80179c6:	d110      	bne.n	80179ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80179c8:	f000 fcd2 	bl	8018370 <prvInitialiseTaskLists>
 80179cc:	e00d      	b.n	80179ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80179ce:	4b26      	ldr	r3, [pc, #152]	@ (8017a68 <prvAddNewTaskToReadyList+0xcc>)
 80179d0:	681b      	ldr	r3, [r3, #0]
 80179d2:	2b00      	cmp	r3, #0
 80179d4:	d109      	bne.n	80179ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80179d6:	4b23      	ldr	r3, [pc, #140]	@ (8017a64 <prvAddNewTaskToReadyList+0xc8>)
 80179d8:	681b      	ldr	r3, [r3, #0]
 80179da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80179dc:	687b      	ldr	r3, [r7, #4]
 80179de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80179e0:	429a      	cmp	r2, r3
 80179e2:	d802      	bhi.n	80179ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80179e4:	4a1f      	ldr	r2, [pc, #124]	@ (8017a64 <prvAddNewTaskToReadyList+0xc8>)
 80179e6:	687b      	ldr	r3, [r7, #4]
 80179e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80179ea:	4b20      	ldr	r3, [pc, #128]	@ (8017a6c <prvAddNewTaskToReadyList+0xd0>)
 80179ec:	681b      	ldr	r3, [r3, #0]
 80179ee:	3301      	adds	r3, #1
 80179f0:	4a1e      	ldr	r2, [pc, #120]	@ (8017a6c <prvAddNewTaskToReadyList+0xd0>)
 80179f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80179f4:	4b1d      	ldr	r3, [pc, #116]	@ (8017a6c <prvAddNewTaskToReadyList+0xd0>)
 80179f6:	681a      	ldr	r2, [r3, #0]
 80179f8:	687b      	ldr	r3, [r7, #4]
 80179fa:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80179fc:	687b      	ldr	r3, [r7, #4]
 80179fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a00:	4b1b      	ldr	r3, [pc, #108]	@ (8017a70 <prvAddNewTaskToReadyList+0xd4>)
 8017a02:	681b      	ldr	r3, [r3, #0]
 8017a04:	429a      	cmp	r2, r3
 8017a06:	d903      	bls.n	8017a10 <prvAddNewTaskToReadyList+0x74>
 8017a08:	687b      	ldr	r3, [r7, #4]
 8017a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a0c:	4a18      	ldr	r2, [pc, #96]	@ (8017a70 <prvAddNewTaskToReadyList+0xd4>)
 8017a0e:	6013      	str	r3, [r2, #0]
 8017a10:	687b      	ldr	r3, [r7, #4]
 8017a12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a14:	4613      	mov	r3, r2
 8017a16:	009b      	lsls	r3, r3, #2
 8017a18:	4413      	add	r3, r2
 8017a1a:	009b      	lsls	r3, r3, #2
 8017a1c:	4a15      	ldr	r2, [pc, #84]	@ (8017a74 <prvAddNewTaskToReadyList+0xd8>)
 8017a1e:	441a      	add	r2, r3
 8017a20:	687b      	ldr	r3, [r7, #4]
 8017a22:	3304      	adds	r3, #4
 8017a24:	4619      	mov	r1, r3
 8017a26:	4610      	mov	r0, r2
 8017a28:	f7fe fe49 	bl	80166be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8017a2c:	f001 fc16 	bl	801925c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8017a30:	4b0d      	ldr	r3, [pc, #52]	@ (8017a68 <prvAddNewTaskToReadyList+0xcc>)
 8017a32:	681b      	ldr	r3, [r3, #0]
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	d00e      	beq.n	8017a56 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8017a38:	4b0a      	ldr	r3, [pc, #40]	@ (8017a64 <prvAddNewTaskToReadyList+0xc8>)
 8017a3a:	681b      	ldr	r3, [r3, #0]
 8017a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a3e:	687b      	ldr	r3, [r7, #4]
 8017a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a42:	429a      	cmp	r2, r3
 8017a44:	d207      	bcs.n	8017a56 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8017a46:	4b0c      	ldr	r3, [pc, #48]	@ (8017a78 <prvAddNewTaskToReadyList+0xdc>)
 8017a48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017a4c:	601a      	str	r2, [r3, #0]
 8017a4e:	f3bf 8f4f 	dsb	sy
 8017a52:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017a56:	bf00      	nop
 8017a58:	3708      	adds	r7, #8
 8017a5a:	46bd      	mov	sp, r7
 8017a5c:	bd80      	pop	{r7, pc}
 8017a5e:	bf00      	nop
 8017a60:	24003f38 	.word	0x24003f38
 8017a64:	24003a64 	.word	0x24003a64
 8017a68:	24003f44 	.word	0x24003f44
 8017a6c:	24003f54 	.word	0x24003f54
 8017a70:	24003f40 	.word	0x24003f40
 8017a74:	24003a68 	.word	0x24003a68
 8017a78:	e000ed04 	.word	0xe000ed04

08017a7c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8017a7c:	b580      	push	{r7, lr}
 8017a7e:	b08a      	sub	sp, #40	@ 0x28
 8017a80:	af00      	add	r7, sp, #0
 8017a82:	6078      	str	r0, [r7, #4]
 8017a84:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8017a86:	2300      	movs	r3, #0
 8017a88:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8017a8a:	687b      	ldr	r3, [r7, #4]
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	d10b      	bne.n	8017aa8 <vTaskDelayUntil+0x2c>
	__asm volatile
 8017a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a94:	f383 8811 	msr	BASEPRI, r3
 8017a98:	f3bf 8f6f 	isb	sy
 8017a9c:	f3bf 8f4f 	dsb	sy
 8017aa0:	617b      	str	r3, [r7, #20]
}
 8017aa2:	bf00      	nop
 8017aa4:	bf00      	nop
 8017aa6:	e7fd      	b.n	8017aa4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8017aa8:	683b      	ldr	r3, [r7, #0]
 8017aaa:	2b00      	cmp	r3, #0
 8017aac:	d10b      	bne.n	8017ac6 <vTaskDelayUntil+0x4a>
	__asm volatile
 8017aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ab2:	f383 8811 	msr	BASEPRI, r3
 8017ab6:	f3bf 8f6f 	isb	sy
 8017aba:	f3bf 8f4f 	dsb	sy
 8017abe:	613b      	str	r3, [r7, #16]
}
 8017ac0:	bf00      	nop
 8017ac2:	bf00      	nop
 8017ac4:	e7fd      	b.n	8017ac2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8017ac6:	4b2a      	ldr	r3, [pc, #168]	@ (8017b70 <vTaskDelayUntil+0xf4>)
 8017ac8:	681b      	ldr	r3, [r3, #0]
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	d00b      	beq.n	8017ae6 <vTaskDelayUntil+0x6a>
	__asm volatile
 8017ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ad2:	f383 8811 	msr	BASEPRI, r3
 8017ad6:	f3bf 8f6f 	isb	sy
 8017ada:	f3bf 8f4f 	dsb	sy
 8017ade:	60fb      	str	r3, [r7, #12]
}
 8017ae0:	bf00      	nop
 8017ae2:	bf00      	nop
 8017ae4:	e7fd      	b.n	8017ae2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8017ae6:	f000 f8ef 	bl	8017cc8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8017aea:	4b22      	ldr	r3, [pc, #136]	@ (8017b74 <vTaskDelayUntil+0xf8>)
 8017aec:	681b      	ldr	r3, [r3, #0]
 8017aee:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8017af0:	687b      	ldr	r3, [r7, #4]
 8017af2:	681b      	ldr	r3, [r3, #0]
 8017af4:	683a      	ldr	r2, [r7, #0]
 8017af6:	4413      	add	r3, r2
 8017af8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8017afa:	687b      	ldr	r3, [r7, #4]
 8017afc:	681b      	ldr	r3, [r3, #0]
 8017afe:	6a3a      	ldr	r2, [r7, #32]
 8017b00:	429a      	cmp	r2, r3
 8017b02:	d20b      	bcs.n	8017b1c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	681b      	ldr	r3, [r3, #0]
 8017b08:	69fa      	ldr	r2, [r7, #28]
 8017b0a:	429a      	cmp	r2, r3
 8017b0c:	d211      	bcs.n	8017b32 <vTaskDelayUntil+0xb6>
 8017b0e:	69fa      	ldr	r2, [r7, #28]
 8017b10:	6a3b      	ldr	r3, [r7, #32]
 8017b12:	429a      	cmp	r2, r3
 8017b14:	d90d      	bls.n	8017b32 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8017b16:	2301      	movs	r3, #1
 8017b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8017b1a:	e00a      	b.n	8017b32 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8017b1c:	687b      	ldr	r3, [r7, #4]
 8017b1e:	681b      	ldr	r3, [r3, #0]
 8017b20:	69fa      	ldr	r2, [r7, #28]
 8017b22:	429a      	cmp	r2, r3
 8017b24:	d303      	bcc.n	8017b2e <vTaskDelayUntil+0xb2>
 8017b26:	69fa      	ldr	r2, [r7, #28]
 8017b28:	6a3b      	ldr	r3, [r7, #32]
 8017b2a:	429a      	cmp	r2, r3
 8017b2c:	d901      	bls.n	8017b32 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8017b2e:	2301      	movs	r3, #1
 8017b30:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	69fa      	ldr	r2, [r7, #28]
 8017b36:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8017b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b3a:	2b00      	cmp	r3, #0
 8017b3c:	d006      	beq.n	8017b4c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8017b3e:	69fa      	ldr	r2, [r7, #28]
 8017b40:	6a3b      	ldr	r3, [r7, #32]
 8017b42:	1ad3      	subs	r3, r2, r3
 8017b44:	2100      	movs	r1, #0
 8017b46:	4618      	mov	r0, r3
 8017b48:	f000 fe74 	bl	8018834 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8017b4c:	f000 f8ca 	bl	8017ce4 <xTaskResumeAll>
 8017b50:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017b52:	69bb      	ldr	r3, [r7, #24]
 8017b54:	2b00      	cmp	r3, #0
 8017b56:	d107      	bne.n	8017b68 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8017b58:	4b07      	ldr	r3, [pc, #28]	@ (8017b78 <vTaskDelayUntil+0xfc>)
 8017b5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017b5e:	601a      	str	r2, [r3, #0]
 8017b60:	f3bf 8f4f 	dsb	sy
 8017b64:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017b68:	bf00      	nop
 8017b6a:	3728      	adds	r7, #40	@ 0x28
 8017b6c:	46bd      	mov	sp, r7
 8017b6e:	bd80      	pop	{r7, pc}
 8017b70:	24003f60 	.word	0x24003f60
 8017b74:	24003f3c 	.word	0x24003f3c
 8017b78:	e000ed04 	.word	0xe000ed04

08017b7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8017b7c:	b580      	push	{r7, lr}
 8017b7e:	b084      	sub	sp, #16
 8017b80:	af00      	add	r7, sp, #0
 8017b82:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8017b84:	2300      	movs	r3, #0
 8017b86:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8017b88:	687b      	ldr	r3, [r7, #4]
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d018      	beq.n	8017bc0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8017b8e:	4b14      	ldr	r3, [pc, #80]	@ (8017be0 <vTaskDelay+0x64>)
 8017b90:	681b      	ldr	r3, [r3, #0]
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	d00b      	beq.n	8017bae <vTaskDelay+0x32>
	__asm volatile
 8017b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b9a:	f383 8811 	msr	BASEPRI, r3
 8017b9e:	f3bf 8f6f 	isb	sy
 8017ba2:	f3bf 8f4f 	dsb	sy
 8017ba6:	60bb      	str	r3, [r7, #8]
}
 8017ba8:	bf00      	nop
 8017baa:	bf00      	nop
 8017bac:	e7fd      	b.n	8017baa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8017bae:	f000 f88b 	bl	8017cc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8017bb2:	2100      	movs	r1, #0
 8017bb4:	6878      	ldr	r0, [r7, #4]
 8017bb6:	f000 fe3d 	bl	8018834 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8017bba:	f000 f893 	bl	8017ce4 <xTaskResumeAll>
 8017bbe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017bc0:	68fb      	ldr	r3, [r7, #12]
 8017bc2:	2b00      	cmp	r3, #0
 8017bc4:	d107      	bne.n	8017bd6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8017bc6:	4b07      	ldr	r3, [pc, #28]	@ (8017be4 <vTaskDelay+0x68>)
 8017bc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017bcc:	601a      	str	r2, [r3, #0]
 8017bce:	f3bf 8f4f 	dsb	sy
 8017bd2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017bd6:	bf00      	nop
 8017bd8:	3710      	adds	r7, #16
 8017bda:	46bd      	mov	sp, r7
 8017bdc:	bd80      	pop	{r7, pc}
 8017bde:	bf00      	nop
 8017be0:	24003f60 	.word	0x24003f60
 8017be4:	e000ed04 	.word	0xe000ed04

08017be8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8017be8:	b580      	push	{r7, lr}
 8017bea:	b08a      	sub	sp, #40	@ 0x28
 8017bec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8017bee:	2300      	movs	r3, #0
 8017bf0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8017bf2:	2300      	movs	r3, #0
 8017bf4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8017bf6:	463a      	mov	r2, r7
 8017bf8:	1d39      	adds	r1, r7, #4
 8017bfa:	f107 0308 	add.w	r3, r7, #8
 8017bfe:	4618      	mov	r0, r3
 8017c00:	f7fe fcfc 	bl	80165fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8017c04:	6839      	ldr	r1, [r7, #0]
 8017c06:	687b      	ldr	r3, [r7, #4]
 8017c08:	68ba      	ldr	r2, [r7, #8]
 8017c0a:	9202      	str	r2, [sp, #8]
 8017c0c:	9301      	str	r3, [sp, #4]
 8017c0e:	2300      	movs	r3, #0
 8017c10:	9300      	str	r3, [sp, #0]
 8017c12:	2300      	movs	r3, #0
 8017c14:	460a      	mov	r2, r1
 8017c16:	4924      	ldr	r1, [pc, #144]	@ (8017ca8 <vTaskStartScheduler+0xc0>)
 8017c18:	4824      	ldr	r0, [pc, #144]	@ (8017cac <vTaskStartScheduler+0xc4>)
 8017c1a:	f7ff fd6f 	bl	80176fc <xTaskCreateStatic>
 8017c1e:	4603      	mov	r3, r0
 8017c20:	4a23      	ldr	r2, [pc, #140]	@ (8017cb0 <vTaskStartScheduler+0xc8>)
 8017c22:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8017c24:	4b22      	ldr	r3, [pc, #136]	@ (8017cb0 <vTaskStartScheduler+0xc8>)
 8017c26:	681b      	ldr	r3, [r3, #0]
 8017c28:	2b00      	cmp	r3, #0
 8017c2a:	d002      	beq.n	8017c32 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8017c2c:	2301      	movs	r3, #1
 8017c2e:	617b      	str	r3, [r7, #20]
 8017c30:	e001      	b.n	8017c36 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8017c32:	2300      	movs	r3, #0
 8017c34:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8017c36:	697b      	ldr	r3, [r7, #20]
 8017c38:	2b01      	cmp	r3, #1
 8017c3a:	d102      	bne.n	8017c42 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8017c3c:	f000 fe4e 	bl	80188dc <xTimerCreateTimerTask>
 8017c40:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8017c42:	697b      	ldr	r3, [r7, #20]
 8017c44:	2b01      	cmp	r3, #1
 8017c46:	d11b      	bne.n	8017c80 <vTaskStartScheduler+0x98>
	__asm volatile
 8017c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c4c:	f383 8811 	msr	BASEPRI, r3
 8017c50:	f3bf 8f6f 	isb	sy
 8017c54:	f3bf 8f4f 	dsb	sy
 8017c58:	613b      	str	r3, [r7, #16]
}
 8017c5a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017c5c:	4b15      	ldr	r3, [pc, #84]	@ (8017cb4 <vTaskStartScheduler+0xcc>)
 8017c5e:	681b      	ldr	r3, [r3, #0]
 8017c60:	3358      	adds	r3, #88	@ 0x58
 8017c62:	4a15      	ldr	r2, [pc, #84]	@ (8017cb8 <vTaskStartScheduler+0xd0>)
 8017c64:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8017c66:	4b15      	ldr	r3, [pc, #84]	@ (8017cbc <vTaskStartScheduler+0xd4>)
 8017c68:	f04f 32ff 	mov.w	r2, #4294967295
 8017c6c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8017c6e:	4b14      	ldr	r3, [pc, #80]	@ (8017cc0 <vTaskStartScheduler+0xd8>)
 8017c70:	2201      	movs	r2, #1
 8017c72:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017c74:	4b13      	ldr	r3, [pc, #76]	@ (8017cc4 <vTaskStartScheduler+0xdc>)
 8017c76:	2200      	movs	r2, #0
 8017c78:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8017c7a:	f001 fa19 	bl	80190b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8017c7e:	e00f      	b.n	8017ca0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017c80:	697b      	ldr	r3, [r7, #20]
 8017c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017c86:	d10b      	bne.n	8017ca0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8017c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c8c:	f383 8811 	msr	BASEPRI, r3
 8017c90:	f3bf 8f6f 	isb	sy
 8017c94:	f3bf 8f4f 	dsb	sy
 8017c98:	60fb      	str	r3, [r7, #12]
}
 8017c9a:	bf00      	nop
 8017c9c:	bf00      	nop
 8017c9e:	e7fd      	b.n	8017c9c <vTaskStartScheduler+0xb4>
}
 8017ca0:	bf00      	nop
 8017ca2:	3718      	adds	r7, #24
 8017ca4:	46bd      	mov	sp, r7
 8017ca6:	bd80      	pop	{r7, pc}
 8017ca8:	0801f13c 	.word	0x0801f13c
 8017cac:	08018341 	.word	0x08018341
 8017cb0:	24003f5c 	.word	0x24003f5c
 8017cb4:	24003a64 	.word	0x24003a64
 8017cb8:	24000020 	.word	0x24000020
 8017cbc:	24003f58 	.word	0x24003f58
 8017cc0:	24003f44 	.word	0x24003f44
 8017cc4:	24003f3c 	.word	0x24003f3c

08017cc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8017cc8:	b480      	push	{r7}
 8017cca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8017ccc:	4b04      	ldr	r3, [pc, #16]	@ (8017ce0 <vTaskSuspendAll+0x18>)
 8017cce:	681b      	ldr	r3, [r3, #0]
 8017cd0:	3301      	adds	r3, #1
 8017cd2:	4a03      	ldr	r2, [pc, #12]	@ (8017ce0 <vTaskSuspendAll+0x18>)
 8017cd4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8017cd6:	bf00      	nop
 8017cd8:	46bd      	mov	sp, r7
 8017cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cde:	4770      	bx	lr
 8017ce0:	24003f60 	.word	0x24003f60

08017ce4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8017ce4:	b580      	push	{r7, lr}
 8017ce6:	b084      	sub	sp, #16
 8017ce8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8017cea:	2300      	movs	r3, #0
 8017cec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8017cee:	2300      	movs	r3, #0
 8017cf0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8017cf2:	4b42      	ldr	r3, [pc, #264]	@ (8017dfc <xTaskResumeAll+0x118>)
 8017cf4:	681b      	ldr	r3, [r3, #0]
 8017cf6:	2b00      	cmp	r3, #0
 8017cf8:	d10b      	bne.n	8017d12 <xTaskResumeAll+0x2e>
	__asm volatile
 8017cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017cfe:	f383 8811 	msr	BASEPRI, r3
 8017d02:	f3bf 8f6f 	isb	sy
 8017d06:	f3bf 8f4f 	dsb	sy
 8017d0a:	603b      	str	r3, [r7, #0]
}
 8017d0c:	bf00      	nop
 8017d0e:	bf00      	nop
 8017d10:	e7fd      	b.n	8017d0e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8017d12:	f001 fa71 	bl	80191f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8017d16:	4b39      	ldr	r3, [pc, #228]	@ (8017dfc <xTaskResumeAll+0x118>)
 8017d18:	681b      	ldr	r3, [r3, #0]
 8017d1a:	3b01      	subs	r3, #1
 8017d1c:	4a37      	ldr	r2, [pc, #220]	@ (8017dfc <xTaskResumeAll+0x118>)
 8017d1e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017d20:	4b36      	ldr	r3, [pc, #216]	@ (8017dfc <xTaskResumeAll+0x118>)
 8017d22:	681b      	ldr	r3, [r3, #0]
 8017d24:	2b00      	cmp	r3, #0
 8017d26:	d162      	bne.n	8017dee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8017d28:	4b35      	ldr	r3, [pc, #212]	@ (8017e00 <xTaskResumeAll+0x11c>)
 8017d2a:	681b      	ldr	r3, [r3, #0]
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	d05e      	beq.n	8017dee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017d30:	e02f      	b.n	8017d92 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017d32:	4b34      	ldr	r3, [pc, #208]	@ (8017e04 <xTaskResumeAll+0x120>)
 8017d34:	68db      	ldr	r3, [r3, #12]
 8017d36:	68db      	ldr	r3, [r3, #12]
 8017d38:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017d3a:	68fb      	ldr	r3, [r7, #12]
 8017d3c:	3318      	adds	r3, #24
 8017d3e:	4618      	mov	r0, r3
 8017d40:	f7fe fd1a 	bl	8016778 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017d44:	68fb      	ldr	r3, [r7, #12]
 8017d46:	3304      	adds	r3, #4
 8017d48:	4618      	mov	r0, r3
 8017d4a:	f7fe fd15 	bl	8016778 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017d4e:	68fb      	ldr	r3, [r7, #12]
 8017d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017d52:	4b2d      	ldr	r3, [pc, #180]	@ (8017e08 <xTaskResumeAll+0x124>)
 8017d54:	681b      	ldr	r3, [r3, #0]
 8017d56:	429a      	cmp	r2, r3
 8017d58:	d903      	bls.n	8017d62 <xTaskResumeAll+0x7e>
 8017d5a:	68fb      	ldr	r3, [r7, #12]
 8017d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017d5e:	4a2a      	ldr	r2, [pc, #168]	@ (8017e08 <xTaskResumeAll+0x124>)
 8017d60:	6013      	str	r3, [r2, #0]
 8017d62:	68fb      	ldr	r3, [r7, #12]
 8017d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017d66:	4613      	mov	r3, r2
 8017d68:	009b      	lsls	r3, r3, #2
 8017d6a:	4413      	add	r3, r2
 8017d6c:	009b      	lsls	r3, r3, #2
 8017d6e:	4a27      	ldr	r2, [pc, #156]	@ (8017e0c <xTaskResumeAll+0x128>)
 8017d70:	441a      	add	r2, r3
 8017d72:	68fb      	ldr	r3, [r7, #12]
 8017d74:	3304      	adds	r3, #4
 8017d76:	4619      	mov	r1, r3
 8017d78:	4610      	mov	r0, r2
 8017d7a:	f7fe fca0 	bl	80166be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017d7e:	68fb      	ldr	r3, [r7, #12]
 8017d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017d82:	4b23      	ldr	r3, [pc, #140]	@ (8017e10 <xTaskResumeAll+0x12c>)
 8017d84:	681b      	ldr	r3, [r3, #0]
 8017d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017d88:	429a      	cmp	r2, r3
 8017d8a:	d302      	bcc.n	8017d92 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8017d8c:	4b21      	ldr	r3, [pc, #132]	@ (8017e14 <xTaskResumeAll+0x130>)
 8017d8e:	2201      	movs	r2, #1
 8017d90:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017d92:	4b1c      	ldr	r3, [pc, #112]	@ (8017e04 <xTaskResumeAll+0x120>)
 8017d94:	681b      	ldr	r3, [r3, #0]
 8017d96:	2b00      	cmp	r3, #0
 8017d98:	d1cb      	bne.n	8017d32 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8017d9a:	68fb      	ldr	r3, [r7, #12]
 8017d9c:	2b00      	cmp	r3, #0
 8017d9e:	d001      	beq.n	8017da4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8017da0:	f000 fb8a 	bl	80184b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8017da4:	4b1c      	ldr	r3, [pc, #112]	@ (8017e18 <xTaskResumeAll+0x134>)
 8017da6:	681b      	ldr	r3, [r3, #0]
 8017da8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8017daa:	687b      	ldr	r3, [r7, #4]
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d010      	beq.n	8017dd2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8017db0:	f000 f846 	bl	8017e40 <xTaskIncrementTick>
 8017db4:	4603      	mov	r3, r0
 8017db6:	2b00      	cmp	r3, #0
 8017db8:	d002      	beq.n	8017dc0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8017dba:	4b16      	ldr	r3, [pc, #88]	@ (8017e14 <xTaskResumeAll+0x130>)
 8017dbc:	2201      	movs	r2, #1
 8017dbe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8017dc0:	687b      	ldr	r3, [r7, #4]
 8017dc2:	3b01      	subs	r3, #1
 8017dc4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8017dc6:	687b      	ldr	r3, [r7, #4]
 8017dc8:	2b00      	cmp	r3, #0
 8017dca:	d1f1      	bne.n	8017db0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8017dcc:	4b12      	ldr	r3, [pc, #72]	@ (8017e18 <xTaskResumeAll+0x134>)
 8017dce:	2200      	movs	r2, #0
 8017dd0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017dd2:	4b10      	ldr	r3, [pc, #64]	@ (8017e14 <xTaskResumeAll+0x130>)
 8017dd4:	681b      	ldr	r3, [r3, #0]
 8017dd6:	2b00      	cmp	r3, #0
 8017dd8:	d009      	beq.n	8017dee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8017dda:	2301      	movs	r3, #1
 8017ddc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8017dde:	4b0f      	ldr	r3, [pc, #60]	@ (8017e1c <xTaskResumeAll+0x138>)
 8017de0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017de4:	601a      	str	r2, [r3, #0]
 8017de6:	f3bf 8f4f 	dsb	sy
 8017dea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017dee:	f001 fa35 	bl	801925c <vPortExitCritical>

	return xAlreadyYielded;
 8017df2:	68bb      	ldr	r3, [r7, #8]
}
 8017df4:	4618      	mov	r0, r3
 8017df6:	3710      	adds	r7, #16
 8017df8:	46bd      	mov	sp, r7
 8017dfa:	bd80      	pop	{r7, pc}
 8017dfc:	24003f60 	.word	0x24003f60
 8017e00:	24003f38 	.word	0x24003f38
 8017e04:	24003ef8 	.word	0x24003ef8
 8017e08:	24003f40 	.word	0x24003f40
 8017e0c:	24003a68 	.word	0x24003a68
 8017e10:	24003a64 	.word	0x24003a64
 8017e14:	24003f4c 	.word	0x24003f4c
 8017e18:	24003f48 	.word	0x24003f48
 8017e1c:	e000ed04 	.word	0xe000ed04

08017e20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8017e20:	b480      	push	{r7}
 8017e22:	b083      	sub	sp, #12
 8017e24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8017e26:	4b05      	ldr	r3, [pc, #20]	@ (8017e3c <xTaskGetTickCount+0x1c>)
 8017e28:	681b      	ldr	r3, [r3, #0]
 8017e2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8017e2c:	687b      	ldr	r3, [r7, #4]
}
 8017e2e:	4618      	mov	r0, r3
 8017e30:	370c      	adds	r7, #12
 8017e32:	46bd      	mov	sp, r7
 8017e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e38:	4770      	bx	lr
 8017e3a:	bf00      	nop
 8017e3c:	24003f3c 	.word	0x24003f3c

08017e40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8017e40:	b580      	push	{r7, lr}
 8017e42:	b086      	sub	sp, #24
 8017e44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8017e46:	2300      	movs	r3, #0
 8017e48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017e4a:	4b4f      	ldr	r3, [pc, #316]	@ (8017f88 <xTaskIncrementTick+0x148>)
 8017e4c:	681b      	ldr	r3, [r3, #0]
 8017e4e:	2b00      	cmp	r3, #0
 8017e50:	f040 8090 	bne.w	8017f74 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017e54:	4b4d      	ldr	r3, [pc, #308]	@ (8017f8c <xTaskIncrementTick+0x14c>)
 8017e56:	681b      	ldr	r3, [r3, #0]
 8017e58:	3301      	adds	r3, #1
 8017e5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8017e5c:	4a4b      	ldr	r2, [pc, #300]	@ (8017f8c <xTaskIncrementTick+0x14c>)
 8017e5e:	693b      	ldr	r3, [r7, #16]
 8017e60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017e62:	693b      	ldr	r3, [r7, #16]
 8017e64:	2b00      	cmp	r3, #0
 8017e66:	d121      	bne.n	8017eac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8017e68:	4b49      	ldr	r3, [pc, #292]	@ (8017f90 <xTaskIncrementTick+0x150>)
 8017e6a:	681b      	ldr	r3, [r3, #0]
 8017e6c:	681b      	ldr	r3, [r3, #0]
 8017e6e:	2b00      	cmp	r3, #0
 8017e70:	d00b      	beq.n	8017e8a <xTaskIncrementTick+0x4a>
	__asm volatile
 8017e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017e76:	f383 8811 	msr	BASEPRI, r3
 8017e7a:	f3bf 8f6f 	isb	sy
 8017e7e:	f3bf 8f4f 	dsb	sy
 8017e82:	603b      	str	r3, [r7, #0]
}
 8017e84:	bf00      	nop
 8017e86:	bf00      	nop
 8017e88:	e7fd      	b.n	8017e86 <xTaskIncrementTick+0x46>
 8017e8a:	4b41      	ldr	r3, [pc, #260]	@ (8017f90 <xTaskIncrementTick+0x150>)
 8017e8c:	681b      	ldr	r3, [r3, #0]
 8017e8e:	60fb      	str	r3, [r7, #12]
 8017e90:	4b40      	ldr	r3, [pc, #256]	@ (8017f94 <xTaskIncrementTick+0x154>)
 8017e92:	681b      	ldr	r3, [r3, #0]
 8017e94:	4a3e      	ldr	r2, [pc, #248]	@ (8017f90 <xTaskIncrementTick+0x150>)
 8017e96:	6013      	str	r3, [r2, #0]
 8017e98:	4a3e      	ldr	r2, [pc, #248]	@ (8017f94 <xTaskIncrementTick+0x154>)
 8017e9a:	68fb      	ldr	r3, [r7, #12]
 8017e9c:	6013      	str	r3, [r2, #0]
 8017e9e:	4b3e      	ldr	r3, [pc, #248]	@ (8017f98 <xTaskIncrementTick+0x158>)
 8017ea0:	681b      	ldr	r3, [r3, #0]
 8017ea2:	3301      	adds	r3, #1
 8017ea4:	4a3c      	ldr	r2, [pc, #240]	@ (8017f98 <xTaskIncrementTick+0x158>)
 8017ea6:	6013      	str	r3, [r2, #0]
 8017ea8:	f000 fb06 	bl	80184b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8017eac:	4b3b      	ldr	r3, [pc, #236]	@ (8017f9c <xTaskIncrementTick+0x15c>)
 8017eae:	681b      	ldr	r3, [r3, #0]
 8017eb0:	693a      	ldr	r2, [r7, #16]
 8017eb2:	429a      	cmp	r2, r3
 8017eb4:	d349      	bcc.n	8017f4a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017eb6:	4b36      	ldr	r3, [pc, #216]	@ (8017f90 <xTaskIncrementTick+0x150>)
 8017eb8:	681b      	ldr	r3, [r3, #0]
 8017eba:	681b      	ldr	r3, [r3, #0]
 8017ebc:	2b00      	cmp	r3, #0
 8017ebe:	d104      	bne.n	8017eca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017ec0:	4b36      	ldr	r3, [pc, #216]	@ (8017f9c <xTaskIncrementTick+0x15c>)
 8017ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8017ec6:	601a      	str	r2, [r3, #0]
					break;
 8017ec8:	e03f      	b.n	8017f4a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017eca:	4b31      	ldr	r3, [pc, #196]	@ (8017f90 <xTaskIncrementTick+0x150>)
 8017ecc:	681b      	ldr	r3, [r3, #0]
 8017ece:	68db      	ldr	r3, [r3, #12]
 8017ed0:	68db      	ldr	r3, [r3, #12]
 8017ed2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017ed4:	68bb      	ldr	r3, [r7, #8]
 8017ed6:	685b      	ldr	r3, [r3, #4]
 8017ed8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8017eda:	693a      	ldr	r2, [r7, #16]
 8017edc:	687b      	ldr	r3, [r7, #4]
 8017ede:	429a      	cmp	r2, r3
 8017ee0:	d203      	bcs.n	8017eea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8017ee2:	4a2e      	ldr	r2, [pc, #184]	@ (8017f9c <xTaskIncrementTick+0x15c>)
 8017ee4:	687b      	ldr	r3, [r7, #4]
 8017ee6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8017ee8:	e02f      	b.n	8017f4a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017eea:	68bb      	ldr	r3, [r7, #8]
 8017eec:	3304      	adds	r3, #4
 8017eee:	4618      	mov	r0, r3
 8017ef0:	f7fe fc42 	bl	8016778 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017ef4:	68bb      	ldr	r3, [r7, #8]
 8017ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017ef8:	2b00      	cmp	r3, #0
 8017efa:	d004      	beq.n	8017f06 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017efc:	68bb      	ldr	r3, [r7, #8]
 8017efe:	3318      	adds	r3, #24
 8017f00:	4618      	mov	r0, r3
 8017f02:	f7fe fc39 	bl	8016778 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8017f06:	68bb      	ldr	r3, [r7, #8]
 8017f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f0a:	4b25      	ldr	r3, [pc, #148]	@ (8017fa0 <xTaskIncrementTick+0x160>)
 8017f0c:	681b      	ldr	r3, [r3, #0]
 8017f0e:	429a      	cmp	r2, r3
 8017f10:	d903      	bls.n	8017f1a <xTaskIncrementTick+0xda>
 8017f12:	68bb      	ldr	r3, [r7, #8]
 8017f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017f16:	4a22      	ldr	r2, [pc, #136]	@ (8017fa0 <xTaskIncrementTick+0x160>)
 8017f18:	6013      	str	r3, [r2, #0]
 8017f1a:	68bb      	ldr	r3, [r7, #8]
 8017f1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f1e:	4613      	mov	r3, r2
 8017f20:	009b      	lsls	r3, r3, #2
 8017f22:	4413      	add	r3, r2
 8017f24:	009b      	lsls	r3, r3, #2
 8017f26:	4a1f      	ldr	r2, [pc, #124]	@ (8017fa4 <xTaskIncrementTick+0x164>)
 8017f28:	441a      	add	r2, r3
 8017f2a:	68bb      	ldr	r3, [r7, #8]
 8017f2c:	3304      	adds	r3, #4
 8017f2e:	4619      	mov	r1, r3
 8017f30:	4610      	mov	r0, r2
 8017f32:	f7fe fbc4 	bl	80166be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017f36:	68bb      	ldr	r3, [r7, #8]
 8017f38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8017fa8 <xTaskIncrementTick+0x168>)
 8017f3c:	681b      	ldr	r3, [r3, #0]
 8017f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017f40:	429a      	cmp	r2, r3
 8017f42:	d3b8      	bcc.n	8017eb6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8017f44:	2301      	movs	r3, #1
 8017f46:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017f48:	e7b5      	b.n	8017eb6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8017f4a:	4b17      	ldr	r3, [pc, #92]	@ (8017fa8 <xTaskIncrementTick+0x168>)
 8017f4c:	681b      	ldr	r3, [r3, #0]
 8017f4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f50:	4914      	ldr	r1, [pc, #80]	@ (8017fa4 <xTaskIncrementTick+0x164>)
 8017f52:	4613      	mov	r3, r2
 8017f54:	009b      	lsls	r3, r3, #2
 8017f56:	4413      	add	r3, r2
 8017f58:	009b      	lsls	r3, r3, #2
 8017f5a:	440b      	add	r3, r1
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	2b01      	cmp	r3, #1
 8017f60:	d901      	bls.n	8017f66 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8017f62:	2301      	movs	r3, #1
 8017f64:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8017f66:	4b11      	ldr	r3, [pc, #68]	@ (8017fac <xTaskIncrementTick+0x16c>)
 8017f68:	681b      	ldr	r3, [r3, #0]
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	d007      	beq.n	8017f7e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8017f6e:	2301      	movs	r3, #1
 8017f70:	617b      	str	r3, [r7, #20]
 8017f72:	e004      	b.n	8017f7e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8017f74:	4b0e      	ldr	r3, [pc, #56]	@ (8017fb0 <xTaskIncrementTick+0x170>)
 8017f76:	681b      	ldr	r3, [r3, #0]
 8017f78:	3301      	adds	r3, #1
 8017f7a:	4a0d      	ldr	r2, [pc, #52]	@ (8017fb0 <xTaskIncrementTick+0x170>)
 8017f7c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8017f7e:	697b      	ldr	r3, [r7, #20]
}
 8017f80:	4618      	mov	r0, r3
 8017f82:	3718      	adds	r7, #24
 8017f84:	46bd      	mov	sp, r7
 8017f86:	bd80      	pop	{r7, pc}
 8017f88:	24003f60 	.word	0x24003f60
 8017f8c:	24003f3c 	.word	0x24003f3c
 8017f90:	24003ef0 	.word	0x24003ef0
 8017f94:	24003ef4 	.word	0x24003ef4
 8017f98:	24003f50 	.word	0x24003f50
 8017f9c:	24003f58 	.word	0x24003f58
 8017fa0:	24003f40 	.word	0x24003f40
 8017fa4:	24003a68 	.word	0x24003a68
 8017fa8:	24003a64 	.word	0x24003a64
 8017fac:	24003f4c 	.word	0x24003f4c
 8017fb0:	24003f48 	.word	0x24003f48

08017fb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8017fb4:	b580      	push	{r7, lr}
 8017fb6:	b086      	sub	sp, #24
 8017fb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8017fba:	4b3d      	ldr	r3, [pc, #244]	@ (80180b0 <vTaskSwitchContext+0xfc>)
 8017fbc:	681b      	ldr	r3, [r3, #0]
 8017fbe:	2b00      	cmp	r3, #0
 8017fc0:	d003      	beq.n	8017fca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8017fc2:	4b3c      	ldr	r3, [pc, #240]	@ (80180b4 <vTaskSwitchContext+0x100>)
 8017fc4:	2201      	movs	r2, #1
 8017fc6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8017fc8:	e06e      	b.n	80180a8 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8017fca:	4b3a      	ldr	r3, [pc, #232]	@ (80180b4 <vTaskSwitchContext+0x100>)
 8017fcc:	2200      	movs	r2, #0
 8017fce:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8017fd0:	4b39      	ldr	r3, [pc, #228]	@ (80180b8 <vTaskSwitchContext+0x104>)
 8017fd2:	681b      	ldr	r3, [r3, #0]
 8017fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017fd6:	613b      	str	r3, [r7, #16]
 8017fd8:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8017fdc:	60fb      	str	r3, [r7, #12]
 8017fde:	693b      	ldr	r3, [r7, #16]
 8017fe0:	681b      	ldr	r3, [r3, #0]
 8017fe2:	68fa      	ldr	r2, [r7, #12]
 8017fe4:	429a      	cmp	r2, r3
 8017fe6:	d111      	bne.n	801800c <vTaskSwitchContext+0x58>
 8017fe8:	693b      	ldr	r3, [r7, #16]
 8017fea:	3304      	adds	r3, #4
 8017fec:	681b      	ldr	r3, [r3, #0]
 8017fee:	68fa      	ldr	r2, [r7, #12]
 8017ff0:	429a      	cmp	r2, r3
 8017ff2:	d10b      	bne.n	801800c <vTaskSwitchContext+0x58>
 8017ff4:	693b      	ldr	r3, [r7, #16]
 8017ff6:	3308      	adds	r3, #8
 8017ff8:	681b      	ldr	r3, [r3, #0]
 8017ffa:	68fa      	ldr	r2, [r7, #12]
 8017ffc:	429a      	cmp	r2, r3
 8017ffe:	d105      	bne.n	801800c <vTaskSwitchContext+0x58>
 8018000:	693b      	ldr	r3, [r7, #16]
 8018002:	330c      	adds	r3, #12
 8018004:	681b      	ldr	r3, [r3, #0]
 8018006:	68fa      	ldr	r2, [r7, #12]
 8018008:	429a      	cmp	r2, r3
 801800a:	d008      	beq.n	801801e <vTaskSwitchContext+0x6a>
 801800c:	4b2a      	ldr	r3, [pc, #168]	@ (80180b8 <vTaskSwitchContext+0x104>)
 801800e:	681a      	ldr	r2, [r3, #0]
 8018010:	4b29      	ldr	r3, [pc, #164]	@ (80180b8 <vTaskSwitchContext+0x104>)
 8018012:	681b      	ldr	r3, [r3, #0]
 8018014:	3334      	adds	r3, #52	@ 0x34
 8018016:	4619      	mov	r1, r3
 8018018:	4610      	mov	r0, r2
 801801a:	f7ea fa29 	bl	8002470 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801801e:	4b27      	ldr	r3, [pc, #156]	@ (80180bc <vTaskSwitchContext+0x108>)
 8018020:	681b      	ldr	r3, [r3, #0]
 8018022:	617b      	str	r3, [r7, #20]
 8018024:	e011      	b.n	801804a <vTaskSwitchContext+0x96>
 8018026:	697b      	ldr	r3, [r7, #20]
 8018028:	2b00      	cmp	r3, #0
 801802a:	d10b      	bne.n	8018044 <vTaskSwitchContext+0x90>
	__asm volatile
 801802c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018030:	f383 8811 	msr	BASEPRI, r3
 8018034:	f3bf 8f6f 	isb	sy
 8018038:	f3bf 8f4f 	dsb	sy
 801803c:	607b      	str	r3, [r7, #4]
}
 801803e:	bf00      	nop
 8018040:	bf00      	nop
 8018042:	e7fd      	b.n	8018040 <vTaskSwitchContext+0x8c>
 8018044:	697b      	ldr	r3, [r7, #20]
 8018046:	3b01      	subs	r3, #1
 8018048:	617b      	str	r3, [r7, #20]
 801804a:	491d      	ldr	r1, [pc, #116]	@ (80180c0 <vTaskSwitchContext+0x10c>)
 801804c:	697a      	ldr	r2, [r7, #20]
 801804e:	4613      	mov	r3, r2
 8018050:	009b      	lsls	r3, r3, #2
 8018052:	4413      	add	r3, r2
 8018054:	009b      	lsls	r3, r3, #2
 8018056:	440b      	add	r3, r1
 8018058:	681b      	ldr	r3, [r3, #0]
 801805a:	2b00      	cmp	r3, #0
 801805c:	d0e3      	beq.n	8018026 <vTaskSwitchContext+0x72>
 801805e:	697a      	ldr	r2, [r7, #20]
 8018060:	4613      	mov	r3, r2
 8018062:	009b      	lsls	r3, r3, #2
 8018064:	4413      	add	r3, r2
 8018066:	009b      	lsls	r3, r3, #2
 8018068:	4a15      	ldr	r2, [pc, #84]	@ (80180c0 <vTaskSwitchContext+0x10c>)
 801806a:	4413      	add	r3, r2
 801806c:	60bb      	str	r3, [r7, #8]
 801806e:	68bb      	ldr	r3, [r7, #8]
 8018070:	685b      	ldr	r3, [r3, #4]
 8018072:	685a      	ldr	r2, [r3, #4]
 8018074:	68bb      	ldr	r3, [r7, #8]
 8018076:	605a      	str	r2, [r3, #4]
 8018078:	68bb      	ldr	r3, [r7, #8]
 801807a:	685a      	ldr	r2, [r3, #4]
 801807c:	68bb      	ldr	r3, [r7, #8]
 801807e:	3308      	adds	r3, #8
 8018080:	429a      	cmp	r2, r3
 8018082:	d104      	bne.n	801808e <vTaskSwitchContext+0xda>
 8018084:	68bb      	ldr	r3, [r7, #8]
 8018086:	685b      	ldr	r3, [r3, #4]
 8018088:	685a      	ldr	r2, [r3, #4]
 801808a:	68bb      	ldr	r3, [r7, #8]
 801808c:	605a      	str	r2, [r3, #4]
 801808e:	68bb      	ldr	r3, [r7, #8]
 8018090:	685b      	ldr	r3, [r3, #4]
 8018092:	68db      	ldr	r3, [r3, #12]
 8018094:	4a08      	ldr	r2, [pc, #32]	@ (80180b8 <vTaskSwitchContext+0x104>)
 8018096:	6013      	str	r3, [r2, #0]
 8018098:	4a08      	ldr	r2, [pc, #32]	@ (80180bc <vTaskSwitchContext+0x108>)
 801809a:	697b      	ldr	r3, [r7, #20]
 801809c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801809e:	4b06      	ldr	r3, [pc, #24]	@ (80180b8 <vTaskSwitchContext+0x104>)
 80180a0:	681b      	ldr	r3, [r3, #0]
 80180a2:	3358      	adds	r3, #88	@ 0x58
 80180a4:	4a07      	ldr	r2, [pc, #28]	@ (80180c4 <vTaskSwitchContext+0x110>)
 80180a6:	6013      	str	r3, [r2, #0]
}
 80180a8:	bf00      	nop
 80180aa:	3718      	adds	r7, #24
 80180ac:	46bd      	mov	sp, r7
 80180ae:	bd80      	pop	{r7, pc}
 80180b0:	24003f60 	.word	0x24003f60
 80180b4:	24003f4c 	.word	0x24003f4c
 80180b8:	24003a64 	.word	0x24003a64
 80180bc:	24003f40 	.word	0x24003f40
 80180c0:	24003a68 	.word	0x24003a68
 80180c4:	24000020 	.word	0x24000020

080180c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80180c8:	b580      	push	{r7, lr}
 80180ca:	b084      	sub	sp, #16
 80180cc:	af00      	add	r7, sp, #0
 80180ce:	6078      	str	r0, [r7, #4]
 80180d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80180d2:	687b      	ldr	r3, [r7, #4]
 80180d4:	2b00      	cmp	r3, #0
 80180d6:	d10b      	bne.n	80180f0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80180d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80180dc:	f383 8811 	msr	BASEPRI, r3
 80180e0:	f3bf 8f6f 	isb	sy
 80180e4:	f3bf 8f4f 	dsb	sy
 80180e8:	60fb      	str	r3, [r7, #12]
}
 80180ea:	bf00      	nop
 80180ec:	bf00      	nop
 80180ee:	e7fd      	b.n	80180ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80180f0:	4b07      	ldr	r3, [pc, #28]	@ (8018110 <vTaskPlaceOnEventList+0x48>)
 80180f2:	681b      	ldr	r3, [r3, #0]
 80180f4:	3318      	adds	r3, #24
 80180f6:	4619      	mov	r1, r3
 80180f8:	6878      	ldr	r0, [r7, #4]
 80180fa:	f7fe fb04 	bl	8016706 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80180fe:	2101      	movs	r1, #1
 8018100:	6838      	ldr	r0, [r7, #0]
 8018102:	f000 fb97 	bl	8018834 <prvAddCurrentTaskToDelayedList>
}
 8018106:	bf00      	nop
 8018108:	3710      	adds	r7, #16
 801810a:	46bd      	mov	sp, r7
 801810c:	bd80      	pop	{r7, pc}
 801810e:	bf00      	nop
 8018110:	24003a64 	.word	0x24003a64

08018114 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8018114:	b580      	push	{r7, lr}
 8018116:	b086      	sub	sp, #24
 8018118:	af00      	add	r7, sp, #0
 801811a:	60f8      	str	r0, [r7, #12]
 801811c:	60b9      	str	r1, [r7, #8]
 801811e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8018120:	68fb      	ldr	r3, [r7, #12]
 8018122:	2b00      	cmp	r3, #0
 8018124:	d10b      	bne.n	801813e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8018126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801812a:	f383 8811 	msr	BASEPRI, r3
 801812e:	f3bf 8f6f 	isb	sy
 8018132:	f3bf 8f4f 	dsb	sy
 8018136:	617b      	str	r3, [r7, #20]
}
 8018138:	bf00      	nop
 801813a:	bf00      	nop
 801813c:	e7fd      	b.n	801813a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801813e:	4b0a      	ldr	r3, [pc, #40]	@ (8018168 <vTaskPlaceOnEventListRestricted+0x54>)
 8018140:	681b      	ldr	r3, [r3, #0]
 8018142:	3318      	adds	r3, #24
 8018144:	4619      	mov	r1, r3
 8018146:	68f8      	ldr	r0, [r7, #12]
 8018148:	f7fe fab9 	bl	80166be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801814c:	687b      	ldr	r3, [r7, #4]
 801814e:	2b00      	cmp	r3, #0
 8018150:	d002      	beq.n	8018158 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8018152:	f04f 33ff 	mov.w	r3, #4294967295
 8018156:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8018158:	6879      	ldr	r1, [r7, #4]
 801815a:	68b8      	ldr	r0, [r7, #8]
 801815c:	f000 fb6a 	bl	8018834 <prvAddCurrentTaskToDelayedList>
	}
 8018160:	bf00      	nop
 8018162:	3718      	adds	r7, #24
 8018164:	46bd      	mov	sp, r7
 8018166:	bd80      	pop	{r7, pc}
 8018168:	24003a64 	.word	0x24003a64

0801816c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801816c:	b580      	push	{r7, lr}
 801816e:	b086      	sub	sp, #24
 8018170:	af00      	add	r7, sp, #0
 8018172:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018174:	687b      	ldr	r3, [r7, #4]
 8018176:	68db      	ldr	r3, [r3, #12]
 8018178:	68db      	ldr	r3, [r3, #12]
 801817a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801817c:	693b      	ldr	r3, [r7, #16]
 801817e:	2b00      	cmp	r3, #0
 8018180:	d10b      	bne.n	801819a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8018182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018186:	f383 8811 	msr	BASEPRI, r3
 801818a:	f3bf 8f6f 	isb	sy
 801818e:	f3bf 8f4f 	dsb	sy
 8018192:	60fb      	str	r3, [r7, #12]
}
 8018194:	bf00      	nop
 8018196:	bf00      	nop
 8018198:	e7fd      	b.n	8018196 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801819a:	693b      	ldr	r3, [r7, #16]
 801819c:	3318      	adds	r3, #24
 801819e:	4618      	mov	r0, r3
 80181a0:	f7fe faea 	bl	8016778 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80181a4:	4b1d      	ldr	r3, [pc, #116]	@ (801821c <xTaskRemoveFromEventList+0xb0>)
 80181a6:	681b      	ldr	r3, [r3, #0]
 80181a8:	2b00      	cmp	r3, #0
 80181aa:	d11d      	bne.n	80181e8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80181ac:	693b      	ldr	r3, [r7, #16]
 80181ae:	3304      	adds	r3, #4
 80181b0:	4618      	mov	r0, r3
 80181b2:	f7fe fae1 	bl	8016778 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80181b6:	693b      	ldr	r3, [r7, #16]
 80181b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80181ba:	4b19      	ldr	r3, [pc, #100]	@ (8018220 <xTaskRemoveFromEventList+0xb4>)
 80181bc:	681b      	ldr	r3, [r3, #0]
 80181be:	429a      	cmp	r2, r3
 80181c0:	d903      	bls.n	80181ca <xTaskRemoveFromEventList+0x5e>
 80181c2:	693b      	ldr	r3, [r7, #16]
 80181c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80181c6:	4a16      	ldr	r2, [pc, #88]	@ (8018220 <xTaskRemoveFromEventList+0xb4>)
 80181c8:	6013      	str	r3, [r2, #0]
 80181ca:	693b      	ldr	r3, [r7, #16]
 80181cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80181ce:	4613      	mov	r3, r2
 80181d0:	009b      	lsls	r3, r3, #2
 80181d2:	4413      	add	r3, r2
 80181d4:	009b      	lsls	r3, r3, #2
 80181d6:	4a13      	ldr	r2, [pc, #76]	@ (8018224 <xTaskRemoveFromEventList+0xb8>)
 80181d8:	441a      	add	r2, r3
 80181da:	693b      	ldr	r3, [r7, #16]
 80181dc:	3304      	adds	r3, #4
 80181de:	4619      	mov	r1, r3
 80181e0:	4610      	mov	r0, r2
 80181e2:	f7fe fa6c 	bl	80166be <vListInsertEnd>
 80181e6:	e005      	b.n	80181f4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80181e8:	693b      	ldr	r3, [r7, #16]
 80181ea:	3318      	adds	r3, #24
 80181ec:	4619      	mov	r1, r3
 80181ee:	480e      	ldr	r0, [pc, #56]	@ (8018228 <xTaskRemoveFromEventList+0xbc>)
 80181f0:	f7fe fa65 	bl	80166be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80181f4:	693b      	ldr	r3, [r7, #16]
 80181f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80181f8:	4b0c      	ldr	r3, [pc, #48]	@ (801822c <xTaskRemoveFromEventList+0xc0>)
 80181fa:	681b      	ldr	r3, [r3, #0]
 80181fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80181fe:	429a      	cmp	r2, r3
 8018200:	d905      	bls.n	801820e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8018202:	2301      	movs	r3, #1
 8018204:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8018206:	4b0a      	ldr	r3, [pc, #40]	@ (8018230 <xTaskRemoveFromEventList+0xc4>)
 8018208:	2201      	movs	r2, #1
 801820a:	601a      	str	r2, [r3, #0]
 801820c:	e001      	b.n	8018212 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801820e:	2300      	movs	r3, #0
 8018210:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8018212:	697b      	ldr	r3, [r7, #20]
}
 8018214:	4618      	mov	r0, r3
 8018216:	3718      	adds	r7, #24
 8018218:	46bd      	mov	sp, r7
 801821a:	bd80      	pop	{r7, pc}
 801821c:	24003f60 	.word	0x24003f60
 8018220:	24003f40 	.word	0x24003f40
 8018224:	24003a68 	.word	0x24003a68
 8018228:	24003ef8 	.word	0x24003ef8
 801822c:	24003a64 	.word	0x24003a64
 8018230:	24003f4c 	.word	0x24003f4c

08018234 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8018234:	b480      	push	{r7}
 8018236:	b083      	sub	sp, #12
 8018238:	af00      	add	r7, sp, #0
 801823a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801823c:	4b06      	ldr	r3, [pc, #24]	@ (8018258 <vTaskInternalSetTimeOutState+0x24>)
 801823e:	681a      	ldr	r2, [r3, #0]
 8018240:	687b      	ldr	r3, [r7, #4]
 8018242:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8018244:	4b05      	ldr	r3, [pc, #20]	@ (801825c <vTaskInternalSetTimeOutState+0x28>)
 8018246:	681a      	ldr	r2, [r3, #0]
 8018248:	687b      	ldr	r3, [r7, #4]
 801824a:	605a      	str	r2, [r3, #4]
}
 801824c:	bf00      	nop
 801824e:	370c      	adds	r7, #12
 8018250:	46bd      	mov	sp, r7
 8018252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018256:	4770      	bx	lr
 8018258:	24003f50 	.word	0x24003f50
 801825c:	24003f3c 	.word	0x24003f3c

08018260 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8018260:	b580      	push	{r7, lr}
 8018262:	b088      	sub	sp, #32
 8018264:	af00      	add	r7, sp, #0
 8018266:	6078      	str	r0, [r7, #4]
 8018268:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801826a:	687b      	ldr	r3, [r7, #4]
 801826c:	2b00      	cmp	r3, #0
 801826e:	d10b      	bne.n	8018288 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8018270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018274:	f383 8811 	msr	BASEPRI, r3
 8018278:	f3bf 8f6f 	isb	sy
 801827c:	f3bf 8f4f 	dsb	sy
 8018280:	613b      	str	r3, [r7, #16]
}
 8018282:	bf00      	nop
 8018284:	bf00      	nop
 8018286:	e7fd      	b.n	8018284 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8018288:	683b      	ldr	r3, [r7, #0]
 801828a:	2b00      	cmp	r3, #0
 801828c:	d10b      	bne.n	80182a6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801828e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018292:	f383 8811 	msr	BASEPRI, r3
 8018296:	f3bf 8f6f 	isb	sy
 801829a:	f3bf 8f4f 	dsb	sy
 801829e:	60fb      	str	r3, [r7, #12]
}
 80182a0:	bf00      	nop
 80182a2:	bf00      	nop
 80182a4:	e7fd      	b.n	80182a2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80182a6:	f000 ffa7 	bl	80191f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80182aa:	4b1d      	ldr	r3, [pc, #116]	@ (8018320 <xTaskCheckForTimeOut+0xc0>)
 80182ac:	681b      	ldr	r3, [r3, #0]
 80182ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80182b0:	687b      	ldr	r3, [r7, #4]
 80182b2:	685b      	ldr	r3, [r3, #4]
 80182b4:	69ba      	ldr	r2, [r7, #24]
 80182b6:	1ad3      	subs	r3, r2, r3
 80182b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80182ba:	683b      	ldr	r3, [r7, #0]
 80182bc:	681b      	ldr	r3, [r3, #0]
 80182be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80182c2:	d102      	bne.n	80182ca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80182c4:	2300      	movs	r3, #0
 80182c6:	61fb      	str	r3, [r7, #28]
 80182c8:	e023      	b.n	8018312 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80182ca:	687b      	ldr	r3, [r7, #4]
 80182cc:	681a      	ldr	r2, [r3, #0]
 80182ce:	4b15      	ldr	r3, [pc, #84]	@ (8018324 <xTaskCheckForTimeOut+0xc4>)
 80182d0:	681b      	ldr	r3, [r3, #0]
 80182d2:	429a      	cmp	r2, r3
 80182d4:	d007      	beq.n	80182e6 <xTaskCheckForTimeOut+0x86>
 80182d6:	687b      	ldr	r3, [r7, #4]
 80182d8:	685b      	ldr	r3, [r3, #4]
 80182da:	69ba      	ldr	r2, [r7, #24]
 80182dc:	429a      	cmp	r2, r3
 80182de:	d302      	bcc.n	80182e6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80182e0:	2301      	movs	r3, #1
 80182e2:	61fb      	str	r3, [r7, #28]
 80182e4:	e015      	b.n	8018312 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80182e6:	683b      	ldr	r3, [r7, #0]
 80182e8:	681b      	ldr	r3, [r3, #0]
 80182ea:	697a      	ldr	r2, [r7, #20]
 80182ec:	429a      	cmp	r2, r3
 80182ee:	d20b      	bcs.n	8018308 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80182f0:	683b      	ldr	r3, [r7, #0]
 80182f2:	681a      	ldr	r2, [r3, #0]
 80182f4:	697b      	ldr	r3, [r7, #20]
 80182f6:	1ad2      	subs	r2, r2, r3
 80182f8:	683b      	ldr	r3, [r7, #0]
 80182fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80182fc:	6878      	ldr	r0, [r7, #4]
 80182fe:	f7ff ff99 	bl	8018234 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8018302:	2300      	movs	r3, #0
 8018304:	61fb      	str	r3, [r7, #28]
 8018306:	e004      	b.n	8018312 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8018308:	683b      	ldr	r3, [r7, #0]
 801830a:	2200      	movs	r2, #0
 801830c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801830e:	2301      	movs	r3, #1
 8018310:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8018312:	f000 ffa3 	bl	801925c <vPortExitCritical>

	return xReturn;
 8018316:	69fb      	ldr	r3, [r7, #28]
}
 8018318:	4618      	mov	r0, r3
 801831a:	3720      	adds	r7, #32
 801831c:	46bd      	mov	sp, r7
 801831e:	bd80      	pop	{r7, pc}
 8018320:	24003f3c 	.word	0x24003f3c
 8018324:	24003f50 	.word	0x24003f50

08018328 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8018328:	b480      	push	{r7}
 801832a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801832c:	4b03      	ldr	r3, [pc, #12]	@ (801833c <vTaskMissedYield+0x14>)
 801832e:	2201      	movs	r2, #1
 8018330:	601a      	str	r2, [r3, #0]
}
 8018332:	bf00      	nop
 8018334:	46bd      	mov	sp, r7
 8018336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801833a:	4770      	bx	lr
 801833c:	24003f4c 	.word	0x24003f4c

08018340 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8018340:	b580      	push	{r7, lr}
 8018342:	b082      	sub	sp, #8
 8018344:	af00      	add	r7, sp, #0
 8018346:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8018348:	f000 f852 	bl	80183f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801834c:	4b06      	ldr	r3, [pc, #24]	@ (8018368 <prvIdleTask+0x28>)
 801834e:	681b      	ldr	r3, [r3, #0]
 8018350:	2b01      	cmp	r3, #1
 8018352:	d9f9      	bls.n	8018348 <prvIdleTask+0x8>
			{
				taskYIELD();
 8018354:	4b05      	ldr	r3, [pc, #20]	@ (801836c <prvIdleTask+0x2c>)
 8018356:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801835a:	601a      	str	r2, [r3, #0]
 801835c:	f3bf 8f4f 	dsb	sy
 8018360:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8018364:	e7f0      	b.n	8018348 <prvIdleTask+0x8>
 8018366:	bf00      	nop
 8018368:	24003a68 	.word	0x24003a68
 801836c:	e000ed04 	.word	0xe000ed04

08018370 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8018370:	b580      	push	{r7, lr}
 8018372:	b082      	sub	sp, #8
 8018374:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8018376:	2300      	movs	r3, #0
 8018378:	607b      	str	r3, [r7, #4]
 801837a:	e00c      	b.n	8018396 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801837c:	687a      	ldr	r2, [r7, #4]
 801837e:	4613      	mov	r3, r2
 8018380:	009b      	lsls	r3, r3, #2
 8018382:	4413      	add	r3, r2
 8018384:	009b      	lsls	r3, r3, #2
 8018386:	4a12      	ldr	r2, [pc, #72]	@ (80183d0 <prvInitialiseTaskLists+0x60>)
 8018388:	4413      	add	r3, r2
 801838a:	4618      	mov	r0, r3
 801838c:	f7fe f96a 	bl	8016664 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	3301      	adds	r3, #1
 8018394:	607b      	str	r3, [r7, #4]
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	2b37      	cmp	r3, #55	@ 0x37
 801839a:	d9ef      	bls.n	801837c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801839c:	480d      	ldr	r0, [pc, #52]	@ (80183d4 <prvInitialiseTaskLists+0x64>)
 801839e:	f7fe f961 	bl	8016664 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80183a2:	480d      	ldr	r0, [pc, #52]	@ (80183d8 <prvInitialiseTaskLists+0x68>)
 80183a4:	f7fe f95e 	bl	8016664 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80183a8:	480c      	ldr	r0, [pc, #48]	@ (80183dc <prvInitialiseTaskLists+0x6c>)
 80183aa:	f7fe f95b 	bl	8016664 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80183ae:	480c      	ldr	r0, [pc, #48]	@ (80183e0 <prvInitialiseTaskLists+0x70>)
 80183b0:	f7fe f958 	bl	8016664 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80183b4:	480b      	ldr	r0, [pc, #44]	@ (80183e4 <prvInitialiseTaskLists+0x74>)
 80183b6:	f7fe f955 	bl	8016664 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80183ba:	4b0b      	ldr	r3, [pc, #44]	@ (80183e8 <prvInitialiseTaskLists+0x78>)
 80183bc:	4a05      	ldr	r2, [pc, #20]	@ (80183d4 <prvInitialiseTaskLists+0x64>)
 80183be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80183c0:	4b0a      	ldr	r3, [pc, #40]	@ (80183ec <prvInitialiseTaskLists+0x7c>)
 80183c2:	4a05      	ldr	r2, [pc, #20]	@ (80183d8 <prvInitialiseTaskLists+0x68>)
 80183c4:	601a      	str	r2, [r3, #0]
}
 80183c6:	bf00      	nop
 80183c8:	3708      	adds	r7, #8
 80183ca:	46bd      	mov	sp, r7
 80183cc:	bd80      	pop	{r7, pc}
 80183ce:	bf00      	nop
 80183d0:	24003a68 	.word	0x24003a68
 80183d4:	24003ec8 	.word	0x24003ec8
 80183d8:	24003edc 	.word	0x24003edc
 80183dc:	24003ef8 	.word	0x24003ef8
 80183e0:	24003f0c 	.word	0x24003f0c
 80183e4:	24003f24 	.word	0x24003f24
 80183e8:	24003ef0 	.word	0x24003ef0
 80183ec:	24003ef4 	.word	0x24003ef4

080183f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80183f0:	b580      	push	{r7, lr}
 80183f2:	b082      	sub	sp, #8
 80183f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80183f6:	e019      	b.n	801842c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80183f8:	f000 fefe 	bl	80191f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80183fc:	4b10      	ldr	r3, [pc, #64]	@ (8018440 <prvCheckTasksWaitingTermination+0x50>)
 80183fe:	68db      	ldr	r3, [r3, #12]
 8018400:	68db      	ldr	r3, [r3, #12]
 8018402:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	3304      	adds	r3, #4
 8018408:	4618      	mov	r0, r3
 801840a:	f7fe f9b5 	bl	8016778 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801840e:	4b0d      	ldr	r3, [pc, #52]	@ (8018444 <prvCheckTasksWaitingTermination+0x54>)
 8018410:	681b      	ldr	r3, [r3, #0]
 8018412:	3b01      	subs	r3, #1
 8018414:	4a0b      	ldr	r2, [pc, #44]	@ (8018444 <prvCheckTasksWaitingTermination+0x54>)
 8018416:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8018418:	4b0b      	ldr	r3, [pc, #44]	@ (8018448 <prvCheckTasksWaitingTermination+0x58>)
 801841a:	681b      	ldr	r3, [r3, #0]
 801841c:	3b01      	subs	r3, #1
 801841e:	4a0a      	ldr	r2, [pc, #40]	@ (8018448 <prvCheckTasksWaitingTermination+0x58>)
 8018420:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8018422:	f000 ff1b 	bl	801925c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8018426:	6878      	ldr	r0, [r7, #4]
 8018428:	f000 f810 	bl	801844c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801842c:	4b06      	ldr	r3, [pc, #24]	@ (8018448 <prvCheckTasksWaitingTermination+0x58>)
 801842e:	681b      	ldr	r3, [r3, #0]
 8018430:	2b00      	cmp	r3, #0
 8018432:	d1e1      	bne.n	80183f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8018434:	bf00      	nop
 8018436:	bf00      	nop
 8018438:	3708      	adds	r7, #8
 801843a:	46bd      	mov	sp, r7
 801843c:	bd80      	pop	{r7, pc}
 801843e:	bf00      	nop
 8018440:	24003f0c 	.word	0x24003f0c
 8018444:	24003f38 	.word	0x24003f38
 8018448:	24003f20 	.word	0x24003f20

0801844c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801844c:	b580      	push	{r7, lr}
 801844e:	b084      	sub	sp, #16
 8018450:	af00      	add	r7, sp, #0
 8018452:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	3358      	adds	r3, #88	@ 0x58
 8018458:	4618      	mov	r0, r3
 801845a:	f002 fc51 	bl	801ad00 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801845e:	687b      	ldr	r3, [r7, #4]
 8018460:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8018464:	2b00      	cmp	r3, #0
 8018466:	d108      	bne.n	801847a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8018468:	687b      	ldr	r3, [r7, #4]
 801846a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801846c:	4618      	mov	r0, r3
 801846e:	f001 f8b3 	bl	80195d8 <vPortFree>
				vPortFree( pxTCB );
 8018472:	6878      	ldr	r0, [r7, #4]
 8018474:	f001 f8b0 	bl	80195d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8018478:	e019      	b.n	80184ae <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801847a:	687b      	ldr	r3, [r7, #4]
 801847c:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8018480:	2b01      	cmp	r3, #1
 8018482:	d103      	bne.n	801848c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8018484:	6878      	ldr	r0, [r7, #4]
 8018486:	f001 f8a7 	bl	80195d8 <vPortFree>
	}
 801848a:	e010      	b.n	80184ae <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8018492:	2b02      	cmp	r3, #2
 8018494:	d00b      	beq.n	80184ae <prvDeleteTCB+0x62>
	__asm volatile
 8018496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801849a:	f383 8811 	msr	BASEPRI, r3
 801849e:	f3bf 8f6f 	isb	sy
 80184a2:	f3bf 8f4f 	dsb	sy
 80184a6:	60fb      	str	r3, [r7, #12]
}
 80184a8:	bf00      	nop
 80184aa:	bf00      	nop
 80184ac:	e7fd      	b.n	80184aa <prvDeleteTCB+0x5e>
	}
 80184ae:	bf00      	nop
 80184b0:	3710      	adds	r7, #16
 80184b2:	46bd      	mov	sp, r7
 80184b4:	bd80      	pop	{r7, pc}
	...

080184b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80184b8:	b480      	push	{r7}
 80184ba:	b083      	sub	sp, #12
 80184bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80184be:	4b0c      	ldr	r3, [pc, #48]	@ (80184f0 <prvResetNextTaskUnblockTime+0x38>)
 80184c0:	681b      	ldr	r3, [r3, #0]
 80184c2:	681b      	ldr	r3, [r3, #0]
 80184c4:	2b00      	cmp	r3, #0
 80184c6:	d104      	bne.n	80184d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80184c8:	4b0a      	ldr	r3, [pc, #40]	@ (80184f4 <prvResetNextTaskUnblockTime+0x3c>)
 80184ca:	f04f 32ff 	mov.w	r2, #4294967295
 80184ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80184d0:	e008      	b.n	80184e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80184d2:	4b07      	ldr	r3, [pc, #28]	@ (80184f0 <prvResetNextTaskUnblockTime+0x38>)
 80184d4:	681b      	ldr	r3, [r3, #0]
 80184d6:	68db      	ldr	r3, [r3, #12]
 80184d8:	68db      	ldr	r3, [r3, #12]
 80184da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	685b      	ldr	r3, [r3, #4]
 80184e0:	4a04      	ldr	r2, [pc, #16]	@ (80184f4 <prvResetNextTaskUnblockTime+0x3c>)
 80184e2:	6013      	str	r3, [r2, #0]
}
 80184e4:	bf00      	nop
 80184e6:	370c      	adds	r7, #12
 80184e8:	46bd      	mov	sp, r7
 80184ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184ee:	4770      	bx	lr
 80184f0:	24003ef0 	.word	0x24003ef0
 80184f4:	24003f58 	.word	0x24003f58

080184f8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80184f8:	b480      	push	{r7}
 80184fa:	b083      	sub	sp, #12
 80184fc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80184fe:	4b05      	ldr	r3, [pc, #20]	@ (8018514 <xTaskGetCurrentTaskHandle+0x1c>)
 8018500:	681b      	ldr	r3, [r3, #0]
 8018502:	607b      	str	r3, [r7, #4]

		return xReturn;
 8018504:	687b      	ldr	r3, [r7, #4]
	}
 8018506:	4618      	mov	r0, r3
 8018508:	370c      	adds	r7, #12
 801850a:	46bd      	mov	sp, r7
 801850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018510:	4770      	bx	lr
 8018512:	bf00      	nop
 8018514:	24003a64 	.word	0x24003a64

08018518 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8018518:	b480      	push	{r7}
 801851a:	b083      	sub	sp, #12
 801851c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801851e:	4b0b      	ldr	r3, [pc, #44]	@ (801854c <xTaskGetSchedulerState+0x34>)
 8018520:	681b      	ldr	r3, [r3, #0]
 8018522:	2b00      	cmp	r3, #0
 8018524:	d102      	bne.n	801852c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8018526:	2301      	movs	r3, #1
 8018528:	607b      	str	r3, [r7, #4]
 801852a:	e008      	b.n	801853e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801852c:	4b08      	ldr	r3, [pc, #32]	@ (8018550 <xTaskGetSchedulerState+0x38>)
 801852e:	681b      	ldr	r3, [r3, #0]
 8018530:	2b00      	cmp	r3, #0
 8018532:	d102      	bne.n	801853a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8018534:	2302      	movs	r3, #2
 8018536:	607b      	str	r3, [r7, #4]
 8018538:	e001      	b.n	801853e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801853a:	2300      	movs	r3, #0
 801853c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801853e:	687b      	ldr	r3, [r7, #4]
	}
 8018540:	4618      	mov	r0, r3
 8018542:	370c      	adds	r7, #12
 8018544:	46bd      	mov	sp, r7
 8018546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801854a:	4770      	bx	lr
 801854c:	24003f44 	.word	0x24003f44
 8018550:	24003f60 	.word	0x24003f60

08018554 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8018554:	b580      	push	{r7, lr}
 8018556:	b084      	sub	sp, #16
 8018558:	af00      	add	r7, sp, #0
 801855a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801855c:	687b      	ldr	r3, [r7, #4]
 801855e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8018560:	2300      	movs	r3, #0
 8018562:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8018564:	687b      	ldr	r3, [r7, #4]
 8018566:	2b00      	cmp	r3, #0
 8018568:	d051      	beq.n	801860e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801856a:	68bb      	ldr	r3, [r7, #8]
 801856c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801856e:	4b2a      	ldr	r3, [pc, #168]	@ (8018618 <xTaskPriorityInherit+0xc4>)
 8018570:	681b      	ldr	r3, [r3, #0]
 8018572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018574:	429a      	cmp	r2, r3
 8018576:	d241      	bcs.n	80185fc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8018578:	68bb      	ldr	r3, [r7, #8]
 801857a:	699b      	ldr	r3, [r3, #24]
 801857c:	2b00      	cmp	r3, #0
 801857e:	db06      	blt.n	801858e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018580:	4b25      	ldr	r3, [pc, #148]	@ (8018618 <xTaskPriorityInherit+0xc4>)
 8018582:	681b      	ldr	r3, [r3, #0]
 8018584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018586:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801858a:	68bb      	ldr	r3, [r7, #8]
 801858c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801858e:	68bb      	ldr	r3, [r7, #8]
 8018590:	6959      	ldr	r1, [r3, #20]
 8018592:	68bb      	ldr	r3, [r7, #8]
 8018594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018596:	4613      	mov	r3, r2
 8018598:	009b      	lsls	r3, r3, #2
 801859a:	4413      	add	r3, r2
 801859c:	009b      	lsls	r3, r3, #2
 801859e:	4a1f      	ldr	r2, [pc, #124]	@ (801861c <xTaskPriorityInherit+0xc8>)
 80185a0:	4413      	add	r3, r2
 80185a2:	4299      	cmp	r1, r3
 80185a4:	d122      	bne.n	80185ec <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80185a6:	68bb      	ldr	r3, [r7, #8]
 80185a8:	3304      	adds	r3, #4
 80185aa:	4618      	mov	r0, r3
 80185ac:	f7fe f8e4 	bl	8016778 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80185b0:	4b19      	ldr	r3, [pc, #100]	@ (8018618 <xTaskPriorityInherit+0xc4>)
 80185b2:	681b      	ldr	r3, [r3, #0]
 80185b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185b6:	68bb      	ldr	r3, [r7, #8]
 80185b8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80185ba:	68bb      	ldr	r3, [r7, #8]
 80185bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185be:	4b18      	ldr	r3, [pc, #96]	@ (8018620 <xTaskPriorityInherit+0xcc>)
 80185c0:	681b      	ldr	r3, [r3, #0]
 80185c2:	429a      	cmp	r2, r3
 80185c4:	d903      	bls.n	80185ce <xTaskPriorityInherit+0x7a>
 80185c6:	68bb      	ldr	r3, [r7, #8]
 80185c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80185ca:	4a15      	ldr	r2, [pc, #84]	@ (8018620 <xTaskPriorityInherit+0xcc>)
 80185cc:	6013      	str	r3, [r2, #0]
 80185ce:	68bb      	ldr	r3, [r7, #8]
 80185d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185d2:	4613      	mov	r3, r2
 80185d4:	009b      	lsls	r3, r3, #2
 80185d6:	4413      	add	r3, r2
 80185d8:	009b      	lsls	r3, r3, #2
 80185da:	4a10      	ldr	r2, [pc, #64]	@ (801861c <xTaskPriorityInherit+0xc8>)
 80185dc:	441a      	add	r2, r3
 80185de:	68bb      	ldr	r3, [r7, #8]
 80185e0:	3304      	adds	r3, #4
 80185e2:	4619      	mov	r1, r3
 80185e4:	4610      	mov	r0, r2
 80185e6:	f7fe f86a 	bl	80166be <vListInsertEnd>
 80185ea:	e004      	b.n	80185f6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80185ec:	4b0a      	ldr	r3, [pc, #40]	@ (8018618 <xTaskPriorityInherit+0xc4>)
 80185ee:	681b      	ldr	r3, [r3, #0]
 80185f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185f2:	68bb      	ldr	r3, [r7, #8]
 80185f4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80185f6:	2301      	movs	r3, #1
 80185f8:	60fb      	str	r3, [r7, #12]
 80185fa:	e008      	b.n	801860e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80185fc:	68bb      	ldr	r3, [r7, #8]
 80185fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018600:	4b05      	ldr	r3, [pc, #20]	@ (8018618 <xTaskPriorityInherit+0xc4>)
 8018602:	681b      	ldr	r3, [r3, #0]
 8018604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018606:	429a      	cmp	r2, r3
 8018608:	d201      	bcs.n	801860e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801860a:	2301      	movs	r3, #1
 801860c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801860e:	68fb      	ldr	r3, [r7, #12]
	}
 8018610:	4618      	mov	r0, r3
 8018612:	3710      	adds	r7, #16
 8018614:	46bd      	mov	sp, r7
 8018616:	bd80      	pop	{r7, pc}
 8018618:	24003a64 	.word	0x24003a64
 801861c:	24003a68 	.word	0x24003a68
 8018620:	24003f40 	.word	0x24003f40

08018624 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8018624:	b580      	push	{r7, lr}
 8018626:	b086      	sub	sp, #24
 8018628:	af00      	add	r7, sp, #0
 801862a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801862c:	687b      	ldr	r3, [r7, #4]
 801862e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8018630:	2300      	movs	r3, #0
 8018632:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	2b00      	cmp	r3, #0
 8018638:	d058      	beq.n	80186ec <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801863a:	4b2f      	ldr	r3, [pc, #188]	@ (80186f8 <xTaskPriorityDisinherit+0xd4>)
 801863c:	681b      	ldr	r3, [r3, #0]
 801863e:	693a      	ldr	r2, [r7, #16]
 8018640:	429a      	cmp	r2, r3
 8018642:	d00b      	beq.n	801865c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8018644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018648:	f383 8811 	msr	BASEPRI, r3
 801864c:	f3bf 8f6f 	isb	sy
 8018650:	f3bf 8f4f 	dsb	sy
 8018654:	60fb      	str	r3, [r7, #12]
}
 8018656:	bf00      	nop
 8018658:	bf00      	nop
 801865a:	e7fd      	b.n	8018658 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801865c:	693b      	ldr	r3, [r7, #16]
 801865e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018660:	2b00      	cmp	r3, #0
 8018662:	d10b      	bne.n	801867c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8018664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018668:	f383 8811 	msr	BASEPRI, r3
 801866c:	f3bf 8f6f 	isb	sy
 8018670:	f3bf 8f4f 	dsb	sy
 8018674:	60bb      	str	r3, [r7, #8]
}
 8018676:	bf00      	nop
 8018678:	bf00      	nop
 801867a:	e7fd      	b.n	8018678 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801867c:	693b      	ldr	r3, [r7, #16]
 801867e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018680:	1e5a      	subs	r2, r3, #1
 8018682:	693b      	ldr	r3, [r7, #16]
 8018684:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8018686:	693b      	ldr	r3, [r7, #16]
 8018688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801868a:	693b      	ldr	r3, [r7, #16]
 801868c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801868e:	429a      	cmp	r2, r3
 8018690:	d02c      	beq.n	80186ec <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8018692:	693b      	ldr	r3, [r7, #16]
 8018694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018696:	2b00      	cmp	r3, #0
 8018698:	d128      	bne.n	80186ec <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801869a:	693b      	ldr	r3, [r7, #16]
 801869c:	3304      	adds	r3, #4
 801869e:	4618      	mov	r0, r3
 80186a0:	f7fe f86a 	bl	8016778 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80186a4:	693b      	ldr	r3, [r7, #16]
 80186a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80186a8:	693b      	ldr	r3, [r7, #16]
 80186aa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80186ac:	693b      	ldr	r3, [r7, #16]
 80186ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80186b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80186b4:	693b      	ldr	r3, [r7, #16]
 80186b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80186b8:	693b      	ldr	r3, [r7, #16]
 80186ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80186bc:	4b0f      	ldr	r3, [pc, #60]	@ (80186fc <xTaskPriorityDisinherit+0xd8>)
 80186be:	681b      	ldr	r3, [r3, #0]
 80186c0:	429a      	cmp	r2, r3
 80186c2:	d903      	bls.n	80186cc <xTaskPriorityDisinherit+0xa8>
 80186c4:	693b      	ldr	r3, [r7, #16]
 80186c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80186c8:	4a0c      	ldr	r2, [pc, #48]	@ (80186fc <xTaskPriorityDisinherit+0xd8>)
 80186ca:	6013      	str	r3, [r2, #0]
 80186cc:	693b      	ldr	r3, [r7, #16]
 80186ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80186d0:	4613      	mov	r3, r2
 80186d2:	009b      	lsls	r3, r3, #2
 80186d4:	4413      	add	r3, r2
 80186d6:	009b      	lsls	r3, r3, #2
 80186d8:	4a09      	ldr	r2, [pc, #36]	@ (8018700 <xTaskPriorityDisinherit+0xdc>)
 80186da:	441a      	add	r2, r3
 80186dc:	693b      	ldr	r3, [r7, #16]
 80186de:	3304      	adds	r3, #4
 80186e0:	4619      	mov	r1, r3
 80186e2:	4610      	mov	r0, r2
 80186e4:	f7fd ffeb 	bl	80166be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80186e8:	2301      	movs	r3, #1
 80186ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80186ec:	697b      	ldr	r3, [r7, #20]
	}
 80186ee:	4618      	mov	r0, r3
 80186f0:	3718      	adds	r7, #24
 80186f2:	46bd      	mov	sp, r7
 80186f4:	bd80      	pop	{r7, pc}
 80186f6:	bf00      	nop
 80186f8:	24003a64 	.word	0x24003a64
 80186fc:	24003f40 	.word	0x24003f40
 8018700:	24003a68 	.word	0x24003a68

08018704 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8018704:	b580      	push	{r7, lr}
 8018706:	b088      	sub	sp, #32
 8018708:	af00      	add	r7, sp, #0
 801870a:	6078      	str	r0, [r7, #4]
 801870c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801870e:	687b      	ldr	r3, [r7, #4]
 8018710:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8018712:	2301      	movs	r3, #1
 8018714:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018716:	687b      	ldr	r3, [r7, #4]
 8018718:	2b00      	cmp	r3, #0
 801871a:	d06c      	beq.n	80187f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801871c:	69bb      	ldr	r3, [r7, #24]
 801871e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018720:	2b00      	cmp	r3, #0
 8018722:	d10b      	bne.n	801873c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8018724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018728:	f383 8811 	msr	BASEPRI, r3
 801872c:	f3bf 8f6f 	isb	sy
 8018730:	f3bf 8f4f 	dsb	sy
 8018734:	60fb      	str	r3, [r7, #12]
}
 8018736:	bf00      	nop
 8018738:	bf00      	nop
 801873a:	e7fd      	b.n	8018738 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801873c:	69bb      	ldr	r3, [r7, #24]
 801873e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018740:	683a      	ldr	r2, [r7, #0]
 8018742:	429a      	cmp	r2, r3
 8018744:	d902      	bls.n	801874c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8018746:	683b      	ldr	r3, [r7, #0]
 8018748:	61fb      	str	r3, [r7, #28]
 801874a:	e002      	b.n	8018752 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801874c:	69bb      	ldr	r3, [r7, #24]
 801874e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018750:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8018752:	69bb      	ldr	r3, [r7, #24]
 8018754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018756:	69fa      	ldr	r2, [r7, #28]
 8018758:	429a      	cmp	r2, r3
 801875a:	d04c      	beq.n	80187f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801875c:	69bb      	ldr	r3, [r7, #24]
 801875e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018760:	697a      	ldr	r2, [r7, #20]
 8018762:	429a      	cmp	r2, r3
 8018764:	d147      	bne.n	80187f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8018766:	4b26      	ldr	r3, [pc, #152]	@ (8018800 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8018768:	681b      	ldr	r3, [r3, #0]
 801876a:	69ba      	ldr	r2, [r7, #24]
 801876c:	429a      	cmp	r2, r3
 801876e:	d10b      	bne.n	8018788 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8018770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018774:	f383 8811 	msr	BASEPRI, r3
 8018778:	f3bf 8f6f 	isb	sy
 801877c:	f3bf 8f4f 	dsb	sy
 8018780:	60bb      	str	r3, [r7, #8]
}
 8018782:	bf00      	nop
 8018784:	bf00      	nop
 8018786:	e7fd      	b.n	8018784 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8018788:	69bb      	ldr	r3, [r7, #24]
 801878a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801878c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801878e:	69bb      	ldr	r3, [r7, #24]
 8018790:	69fa      	ldr	r2, [r7, #28]
 8018792:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8018794:	69bb      	ldr	r3, [r7, #24]
 8018796:	699b      	ldr	r3, [r3, #24]
 8018798:	2b00      	cmp	r3, #0
 801879a:	db04      	blt.n	80187a6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801879c:	69fb      	ldr	r3, [r7, #28]
 801879e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80187a2:	69bb      	ldr	r3, [r7, #24]
 80187a4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80187a6:	69bb      	ldr	r3, [r7, #24]
 80187a8:	6959      	ldr	r1, [r3, #20]
 80187aa:	693a      	ldr	r2, [r7, #16]
 80187ac:	4613      	mov	r3, r2
 80187ae:	009b      	lsls	r3, r3, #2
 80187b0:	4413      	add	r3, r2
 80187b2:	009b      	lsls	r3, r3, #2
 80187b4:	4a13      	ldr	r2, [pc, #76]	@ (8018804 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80187b6:	4413      	add	r3, r2
 80187b8:	4299      	cmp	r1, r3
 80187ba:	d11c      	bne.n	80187f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80187bc:	69bb      	ldr	r3, [r7, #24]
 80187be:	3304      	adds	r3, #4
 80187c0:	4618      	mov	r0, r3
 80187c2:	f7fd ffd9 	bl	8016778 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80187c6:	69bb      	ldr	r3, [r7, #24]
 80187c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80187ca:	4b0f      	ldr	r3, [pc, #60]	@ (8018808 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80187cc:	681b      	ldr	r3, [r3, #0]
 80187ce:	429a      	cmp	r2, r3
 80187d0:	d903      	bls.n	80187da <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80187d2:	69bb      	ldr	r3, [r7, #24]
 80187d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80187d6:	4a0c      	ldr	r2, [pc, #48]	@ (8018808 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80187d8:	6013      	str	r3, [r2, #0]
 80187da:	69bb      	ldr	r3, [r7, #24]
 80187dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80187de:	4613      	mov	r3, r2
 80187e0:	009b      	lsls	r3, r3, #2
 80187e2:	4413      	add	r3, r2
 80187e4:	009b      	lsls	r3, r3, #2
 80187e6:	4a07      	ldr	r2, [pc, #28]	@ (8018804 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80187e8:	441a      	add	r2, r3
 80187ea:	69bb      	ldr	r3, [r7, #24]
 80187ec:	3304      	adds	r3, #4
 80187ee:	4619      	mov	r1, r3
 80187f0:	4610      	mov	r0, r2
 80187f2:	f7fd ff64 	bl	80166be <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80187f6:	bf00      	nop
 80187f8:	3720      	adds	r7, #32
 80187fa:	46bd      	mov	sp, r7
 80187fc:	bd80      	pop	{r7, pc}
 80187fe:	bf00      	nop
 8018800:	24003a64 	.word	0x24003a64
 8018804:	24003a68 	.word	0x24003a68
 8018808:	24003f40 	.word	0x24003f40

0801880c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801880c:	b480      	push	{r7}
 801880e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8018810:	4b07      	ldr	r3, [pc, #28]	@ (8018830 <pvTaskIncrementMutexHeldCount+0x24>)
 8018812:	681b      	ldr	r3, [r3, #0]
 8018814:	2b00      	cmp	r3, #0
 8018816:	d004      	beq.n	8018822 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8018818:	4b05      	ldr	r3, [pc, #20]	@ (8018830 <pvTaskIncrementMutexHeldCount+0x24>)
 801881a:	681b      	ldr	r3, [r3, #0]
 801881c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801881e:	3201      	adds	r2, #1
 8018820:	655a      	str	r2, [r3, #84]	@ 0x54
		}

		return pxCurrentTCB;
 8018822:	4b03      	ldr	r3, [pc, #12]	@ (8018830 <pvTaskIncrementMutexHeldCount+0x24>)
 8018824:	681b      	ldr	r3, [r3, #0]
	}
 8018826:	4618      	mov	r0, r3
 8018828:	46bd      	mov	sp, r7
 801882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801882e:	4770      	bx	lr
 8018830:	24003a64 	.word	0x24003a64

08018834 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8018834:	b580      	push	{r7, lr}
 8018836:	b084      	sub	sp, #16
 8018838:	af00      	add	r7, sp, #0
 801883a:	6078      	str	r0, [r7, #4]
 801883c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801883e:	4b21      	ldr	r3, [pc, #132]	@ (80188c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8018840:	681b      	ldr	r3, [r3, #0]
 8018842:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018844:	4b20      	ldr	r3, [pc, #128]	@ (80188c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8018846:	681b      	ldr	r3, [r3, #0]
 8018848:	3304      	adds	r3, #4
 801884a:	4618      	mov	r0, r3
 801884c:	f7fd ff94 	bl	8016778 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8018850:	687b      	ldr	r3, [r7, #4]
 8018852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018856:	d10a      	bne.n	801886e <prvAddCurrentTaskToDelayedList+0x3a>
 8018858:	683b      	ldr	r3, [r7, #0]
 801885a:	2b00      	cmp	r3, #0
 801885c:	d007      	beq.n	801886e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801885e:	4b1a      	ldr	r3, [pc, #104]	@ (80188c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8018860:	681b      	ldr	r3, [r3, #0]
 8018862:	3304      	adds	r3, #4
 8018864:	4619      	mov	r1, r3
 8018866:	4819      	ldr	r0, [pc, #100]	@ (80188cc <prvAddCurrentTaskToDelayedList+0x98>)
 8018868:	f7fd ff29 	bl	80166be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801886c:	e026      	b.n	80188bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801886e:	68fa      	ldr	r2, [r7, #12]
 8018870:	687b      	ldr	r3, [r7, #4]
 8018872:	4413      	add	r3, r2
 8018874:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8018876:	4b14      	ldr	r3, [pc, #80]	@ (80188c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8018878:	681b      	ldr	r3, [r3, #0]
 801887a:	68ba      	ldr	r2, [r7, #8]
 801887c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801887e:	68ba      	ldr	r2, [r7, #8]
 8018880:	68fb      	ldr	r3, [r7, #12]
 8018882:	429a      	cmp	r2, r3
 8018884:	d209      	bcs.n	801889a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018886:	4b12      	ldr	r3, [pc, #72]	@ (80188d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8018888:	681a      	ldr	r2, [r3, #0]
 801888a:	4b0f      	ldr	r3, [pc, #60]	@ (80188c8 <prvAddCurrentTaskToDelayedList+0x94>)
 801888c:	681b      	ldr	r3, [r3, #0]
 801888e:	3304      	adds	r3, #4
 8018890:	4619      	mov	r1, r3
 8018892:	4610      	mov	r0, r2
 8018894:	f7fd ff37 	bl	8016706 <vListInsert>
}
 8018898:	e010      	b.n	80188bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801889a:	4b0e      	ldr	r3, [pc, #56]	@ (80188d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 801889c:	681a      	ldr	r2, [r3, #0]
 801889e:	4b0a      	ldr	r3, [pc, #40]	@ (80188c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80188a0:	681b      	ldr	r3, [r3, #0]
 80188a2:	3304      	adds	r3, #4
 80188a4:	4619      	mov	r1, r3
 80188a6:	4610      	mov	r0, r2
 80188a8:	f7fd ff2d 	bl	8016706 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80188ac:	4b0a      	ldr	r3, [pc, #40]	@ (80188d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80188ae:	681b      	ldr	r3, [r3, #0]
 80188b0:	68ba      	ldr	r2, [r7, #8]
 80188b2:	429a      	cmp	r2, r3
 80188b4:	d202      	bcs.n	80188bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80188b6:	4a08      	ldr	r2, [pc, #32]	@ (80188d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80188b8:	68bb      	ldr	r3, [r7, #8]
 80188ba:	6013      	str	r3, [r2, #0]
}
 80188bc:	bf00      	nop
 80188be:	3710      	adds	r7, #16
 80188c0:	46bd      	mov	sp, r7
 80188c2:	bd80      	pop	{r7, pc}
 80188c4:	24003f3c 	.word	0x24003f3c
 80188c8:	24003a64 	.word	0x24003a64
 80188cc:	24003f24 	.word	0x24003f24
 80188d0:	24003ef4 	.word	0x24003ef4
 80188d4:	24003ef0 	.word	0x24003ef0
 80188d8:	24003f58 	.word	0x24003f58

080188dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80188dc:	b580      	push	{r7, lr}
 80188de:	b08a      	sub	sp, #40	@ 0x28
 80188e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80188e2:	2300      	movs	r3, #0
 80188e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80188e6:	f000 fb13 	bl	8018f10 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80188ea:	4b1d      	ldr	r3, [pc, #116]	@ (8018960 <xTimerCreateTimerTask+0x84>)
 80188ec:	681b      	ldr	r3, [r3, #0]
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	d021      	beq.n	8018936 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80188f2:	2300      	movs	r3, #0
 80188f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80188f6:	2300      	movs	r3, #0
 80188f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80188fa:	1d3a      	adds	r2, r7, #4
 80188fc:	f107 0108 	add.w	r1, r7, #8
 8018900:	f107 030c 	add.w	r3, r7, #12
 8018904:	4618      	mov	r0, r3
 8018906:	f7fd fe93 	bl	8016630 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801890a:	6879      	ldr	r1, [r7, #4]
 801890c:	68bb      	ldr	r3, [r7, #8]
 801890e:	68fa      	ldr	r2, [r7, #12]
 8018910:	9202      	str	r2, [sp, #8]
 8018912:	9301      	str	r3, [sp, #4]
 8018914:	2302      	movs	r3, #2
 8018916:	9300      	str	r3, [sp, #0]
 8018918:	2300      	movs	r3, #0
 801891a:	460a      	mov	r2, r1
 801891c:	4911      	ldr	r1, [pc, #68]	@ (8018964 <xTimerCreateTimerTask+0x88>)
 801891e:	4812      	ldr	r0, [pc, #72]	@ (8018968 <xTimerCreateTimerTask+0x8c>)
 8018920:	f7fe feec 	bl	80176fc <xTaskCreateStatic>
 8018924:	4603      	mov	r3, r0
 8018926:	4a11      	ldr	r2, [pc, #68]	@ (801896c <xTimerCreateTimerTask+0x90>)
 8018928:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801892a:	4b10      	ldr	r3, [pc, #64]	@ (801896c <xTimerCreateTimerTask+0x90>)
 801892c:	681b      	ldr	r3, [r3, #0]
 801892e:	2b00      	cmp	r3, #0
 8018930:	d001      	beq.n	8018936 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8018932:	2301      	movs	r3, #1
 8018934:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8018936:	697b      	ldr	r3, [r7, #20]
 8018938:	2b00      	cmp	r3, #0
 801893a:	d10b      	bne.n	8018954 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801893c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018940:	f383 8811 	msr	BASEPRI, r3
 8018944:	f3bf 8f6f 	isb	sy
 8018948:	f3bf 8f4f 	dsb	sy
 801894c:	613b      	str	r3, [r7, #16]
}
 801894e:	bf00      	nop
 8018950:	bf00      	nop
 8018952:	e7fd      	b.n	8018950 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8018954:	697b      	ldr	r3, [r7, #20]
}
 8018956:	4618      	mov	r0, r3
 8018958:	3718      	adds	r7, #24
 801895a:	46bd      	mov	sp, r7
 801895c:	bd80      	pop	{r7, pc}
 801895e:	bf00      	nop
 8018960:	24003f94 	.word	0x24003f94
 8018964:	0801f144 	.word	0x0801f144
 8018968:	08018aa9 	.word	0x08018aa9
 801896c:	24003f98 	.word	0x24003f98

08018970 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8018970:	b580      	push	{r7, lr}
 8018972:	b08a      	sub	sp, #40	@ 0x28
 8018974:	af00      	add	r7, sp, #0
 8018976:	60f8      	str	r0, [r7, #12]
 8018978:	60b9      	str	r1, [r7, #8]
 801897a:	607a      	str	r2, [r7, #4]
 801897c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801897e:	2300      	movs	r3, #0
 8018980:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8018982:	68fb      	ldr	r3, [r7, #12]
 8018984:	2b00      	cmp	r3, #0
 8018986:	d10b      	bne.n	80189a0 <xTimerGenericCommand+0x30>
	__asm volatile
 8018988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801898c:	f383 8811 	msr	BASEPRI, r3
 8018990:	f3bf 8f6f 	isb	sy
 8018994:	f3bf 8f4f 	dsb	sy
 8018998:	623b      	str	r3, [r7, #32]
}
 801899a:	bf00      	nop
 801899c:	bf00      	nop
 801899e:	e7fd      	b.n	801899c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80189a0:	4b19      	ldr	r3, [pc, #100]	@ (8018a08 <xTimerGenericCommand+0x98>)
 80189a2:	681b      	ldr	r3, [r3, #0]
 80189a4:	2b00      	cmp	r3, #0
 80189a6:	d02a      	beq.n	80189fe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80189a8:	68bb      	ldr	r3, [r7, #8]
 80189aa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80189ac:	687b      	ldr	r3, [r7, #4]
 80189ae:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80189b0:	68fb      	ldr	r3, [r7, #12]
 80189b2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80189b4:	68bb      	ldr	r3, [r7, #8]
 80189b6:	2b05      	cmp	r3, #5
 80189b8:	dc18      	bgt.n	80189ec <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80189ba:	f7ff fdad 	bl	8018518 <xTaskGetSchedulerState>
 80189be:	4603      	mov	r3, r0
 80189c0:	2b02      	cmp	r3, #2
 80189c2:	d109      	bne.n	80189d8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80189c4:	4b10      	ldr	r3, [pc, #64]	@ (8018a08 <xTimerGenericCommand+0x98>)
 80189c6:	6818      	ldr	r0, [r3, #0]
 80189c8:	f107 0110 	add.w	r1, r7, #16
 80189cc:	2300      	movs	r3, #0
 80189ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80189d0:	f7fe f8fa 	bl	8016bc8 <xQueueGenericSend>
 80189d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80189d6:	e012      	b.n	80189fe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80189d8:	4b0b      	ldr	r3, [pc, #44]	@ (8018a08 <xTimerGenericCommand+0x98>)
 80189da:	6818      	ldr	r0, [r3, #0]
 80189dc:	f107 0110 	add.w	r1, r7, #16
 80189e0:	2300      	movs	r3, #0
 80189e2:	2200      	movs	r2, #0
 80189e4:	f7fe f8f0 	bl	8016bc8 <xQueueGenericSend>
 80189e8:	6278      	str	r0, [r7, #36]	@ 0x24
 80189ea:	e008      	b.n	80189fe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80189ec:	4b06      	ldr	r3, [pc, #24]	@ (8018a08 <xTimerGenericCommand+0x98>)
 80189ee:	6818      	ldr	r0, [r3, #0]
 80189f0:	f107 0110 	add.w	r1, r7, #16
 80189f4:	2300      	movs	r3, #0
 80189f6:	683a      	ldr	r2, [r7, #0]
 80189f8:	f7fe f9e8 	bl	8016dcc <xQueueGenericSendFromISR>
 80189fc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80189fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018a00:	4618      	mov	r0, r3
 8018a02:	3728      	adds	r7, #40	@ 0x28
 8018a04:	46bd      	mov	sp, r7
 8018a06:	bd80      	pop	{r7, pc}
 8018a08:	24003f94 	.word	0x24003f94

08018a0c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8018a0c:	b580      	push	{r7, lr}
 8018a0e:	b088      	sub	sp, #32
 8018a10:	af02      	add	r7, sp, #8
 8018a12:	6078      	str	r0, [r7, #4]
 8018a14:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018a16:	4b23      	ldr	r3, [pc, #140]	@ (8018aa4 <prvProcessExpiredTimer+0x98>)
 8018a18:	681b      	ldr	r3, [r3, #0]
 8018a1a:	68db      	ldr	r3, [r3, #12]
 8018a1c:	68db      	ldr	r3, [r3, #12]
 8018a1e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018a20:	697b      	ldr	r3, [r7, #20]
 8018a22:	3304      	adds	r3, #4
 8018a24:	4618      	mov	r0, r3
 8018a26:	f7fd fea7 	bl	8016778 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018a2a:	697b      	ldr	r3, [r7, #20]
 8018a2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018a30:	f003 0304 	and.w	r3, r3, #4
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d023      	beq.n	8018a80 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8018a38:	697b      	ldr	r3, [r7, #20]
 8018a3a:	699a      	ldr	r2, [r3, #24]
 8018a3c:	687b      	ldr	r3, [r7, #4]
 8018a3e:	18d1      	adds	r1, r2, r3
 8018a40:	687b      	ldr	r3, [r7, #4]
 8018a42:	683a      	ldr	r2, [r7, #0]
 8018a44:	6978      	ldr	r0, [r7, #20]
 8018a46:	f000 f8d5 	bl	8018bf4 <prvInsertTimerInActiveList>
 8018a4a:	4603      	mov	r3, r0
 8018a4c:	2b00      	cmp	r3, #0
 8018a4e:	d020      	beq.n	8018a92 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018a50:	2300      	movs	r3, #0
 8018a52:	9300      	str	r3, [sp, #0]
 8018a54:	2300      	movs	r3, #0
 8018a56:	687a      	ldr	r2, [r7, #4]
 8018a58:	2100      	movs	r1, #0
 8018a5a:	6978      	ldr	r0, [r7, #20]
 8018a5c:	f7ff ff88 	bl	8018970 <xTimerGenericCommand>
 8018a60:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8018a62:	693b      	ldr	r3, [r7, #16]
 8018a64:	2b00      	cmp	r3, #0
 8018a66:	d114      	bne.n	8018a92 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8018a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018a6c:	f383 8811 	msr	BASEPRI, r3
 8018a70:	f3bf 8f6f 	isb	sy
 8018a74:	f3bf 8f4f 	dsb	sy
 8018a78:	60fb      	str	r3, [r7, #12]
}
 8018a7a:	bf00      	nop
 8018a7c:	bf00      	nop
 8018a7e:	e7fd      	b.n	8018a7c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018a80:	697b      	ldr	r3, [r7, #20]
 8018a82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018a86:	f023 0301 	bic.w	r3, r3, #1
 8018a8a:	b2da      	uxtb	r2, r3
 8018a8c:	697b      	ldr	r3, [r7, #20]
 8018a8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018a92:	697b      	ldr	r3, [r7, #20]
 8018a94:	6a1b      	ldr	r3, [r3, #32]
 8018a96:	6978      	ldr	r0, [r7, #20]
 8018a98:	4798      	blx	r3
}
 8018a9a:	bf00      	nop
 8018a9c:	3718      	adds	r7, #24
 8018a9e:	46bd      	mov	sp, r7
 8018aa0:	bd80      	pop	{r7, pc}
 8018aa2:	bf00      	nop
 8018aa4:	24003f8c 	.word	0x24003f8c

08018aa8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8018aa8:	b580      	push	{r7, lr}
 8018aaa:	b084      	sub	sp, #16
 8018aac:	af00      	add	r7, sp, #0
 8018aae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018ab0:	f107 0308 	add.w	r3, r7, #8
 8018ab4:	4618      	mov	r0, r3
 8018ab6:	f000 f859 	bl	8018b6c <prvGetNextExpireTime>
 8018aba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8018abc:	68bb      	ldr	r3, [r7, #8]
 8018abe:	4619      	mov	r1, r3
 8018ac0:	68f8      	ldr	r0, [r7, #12]
 8018ac2:	f000 f805 	bl	8018ad0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8018ac6:	f000 f8d7 	bl	8018c78 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018aca:	bf00      	nop
 8018acc:	e7f0      	b.n	8018ab0 <prvTimerTask+0x8>
	...

08018ad0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8018ad0:	b580      	push	{r7, lr}
 8018ad2:	b084      	sub	sp, #16
 8018ad4:	af00      	add	r7, sp, #0
 8018ad6:	6078      	str	r0, [r7, #4]
 8018ad8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8018ada:	f7ff f8f5 	bl	8017cc8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018ade:	f107 0308 	add.w	r3, r7, #8
 8018ae2:	4618      	mov	r0, r3
 8018ae4:	f000 f866 	bl	8018bb4 <prvSampleTimeNow>
 8018ae8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8018aea:	68bb      	ldr	r3, [r7, #8]
 8018aec:	2b00      	cmp	r3, #0
 8018aee:	d130      	bne.n	8018b52 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8018af0:	683b      	ldr	r3, [r7, #0]
 8018af2:	2b00      	cmp	r3, #0
 8018af4:	d10a      	bne.n	8018b0c <prvProcessTimerOrBlockTask+0x3c>
 8018af6:	687a      	ldr	r2, [r7, #4]
 8018af8:	68fb      	ldr	r3, [r7, #12]
 8018afa:	429a      	cmp	r2, r3
 8018afc:	d806      	bhi.n	8018b0c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8018afe:	f7ff f8f1 	bl	8017ce4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8018b02:	68f9      	ldr	r1, [r7, #12]
 8018b04:	6878      	ldr	r0, [r7, #4]
 8018b06:	f7ff ff81 	bl	8018a0c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8018b0a:	e024      	b.n	8018b56 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8018b0c:	683b      	ldr	r3, [r7, #0]
 8018b0e:	2b00      	cmp	r3, #0
 8018b10:	d008      	beq.n	8018b24 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8018b12:	4b13      	ldr	r3, [pc, #76]	@ (8018b60 <prvProcessTimerOrBlockTask+0x90>)
 8018b14:	681b      	ldr	r3, [r3, #0]
 8018b16:	681b      	ldr	r3, [r3, #0]
 8018b18:	2b00      	cmp	r3, #0
 8018b1a:	d101      	bne.n	8018b20 <prvProcessTimerOrBlockTask+0x50>
 8018b1c:	2301      	movs	r3, #1
 8018b1e:	e000      	b.n	8018b22 <prvProcessTimerOrBlockTask+0x52>
 8018b20:	2300      	movs	r3, #0
 8018b22:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8018b24:	4b0f      	ldr	r3, [pc, #60]	@ (8018b64 <prvProcessTimerOrBlockTask+0x94>)
 8018b26:	6818      	ldr	r0, [r3, #0]
 8018b28:	687a      	ldr	r2, [r7, #4]
 8018b2a:	68fb      	ldr	r3, [r7, #12]
 8018b2c:	1ad3      	subs	r3, r2, r3
 8018b2e:	683a      	ldr	r2, [r7, #0]
 8018b30:	4619      	mov	r1, r3
 8018b32:	f7fe fdaf 	bl	8017694 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8018b36:	f7ff f8d5 	bl	8017ce4 <xTaskResumeAll>
 8018b3a:	4603      	mov	r3, r0
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	d10a      	bne.n	8018b56 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8018b40:	4b09      	ldr	r3, [pc, #36]	@ (8018b68 <prvProcessTimerOrBlockTask+0x98>)
 8018b42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018b46:	601a      	str	r2, [r3, #0]
 8018b48:	f3bf 8f4f 	dsb	sy
 8018b4c:	f3bf 8f6f 	isb	sy
}
 8018b50:	e001      	b.n	8018b56 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8018b52:	f7ff f8c7 	bl	8017ce4 <xTaskResumeAll>
}
 8018b56:	bf00      	nop
 8018b58:	3710      	adds	r7, #16
 8018b5a:	46bd      	mov	sp, r7
 8018b5c:	bd80      	pop	{r7, pc}
 8018b5e:	bf00      	nop
 8018b60:	24003f90 	.word	0x24003f90
 8018b64:	24003f94 	.word	0x24003f94
 8018b68:	e000ed04 	.word	0xe000ed04

08018b6c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8018b6c:	b480      	push	{r7}
 8018b6e:	b085      	sub	sp, #20
 8018b70:	af00      	add	r7, sp, #0
 8018b72:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8018b74:	4b0e      	ldr	r3, [pc, #56]	@ (8018bb0 <prvGetNextExpireTime+0x44>)
 8018b76:	681b      	ldr	r3, [r3, #0]
 8018b78:	681b      	ldr	r3, [r3, #0]
 8018b7a:	2b00      	cmp	r3, #0
 8018b7c:	d101      	bne.n	8018b82 <prvGetNextExpireTime+0x16>
 8018b7e:	2201      	movs	r2, #1
 8018b80:	e000      	b.n	8018b84 <prvGetNextExpireTime+0x18>
 8018b82:	2200      	movs	r2, #0
 8018b84:	687b      	ldr	r3, [r7, #4]
 8018b86:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8018b88:	687b      	ldr	r3, [r7, #4]
 8018b8a:	681b      	ldr	r3, [r3, #0]
 8018b8c:	2b00      	cmp	r3, #0
 8018b8e:	d105      	bne.n	8018b9c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018b90:	4b07      	ldr	r3, [pc, #28]	@ (8018bb0 <prvGetNextExpireTime+0x44>)
 8018b92:	681b      	ldr	r3, [r3, #0]
 8018b94:	68db      	ldr	r3, [r3, #12]
 8018b96:	681b      	ldr	r3, [r3, #0]
 8018b98:	60fb      	str	r3, [r7, #12]
 8018b9a:	e001      	b.n	8018ba0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8018b9c:	2300      	movs	r3, #0
 8018b9e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8018ba0:	68fb      	ldr	r3, [r7, #12]
}
 8018ba2:	4618      	mov	r0, r3
 8018ba4:	3714      	adds	r7, #20
 8018ba6:	46bd      	mov	sp, r7
 8018ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bac:	4770      	bx	lr
 8018bae:	bf00      	nop
 8018bb0:	24003f8c 	.word	0x24003f8c

08018bb4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8018bb4:	b580      	push	{r7, lr}
 8018bb6:	b084      	sub	sp, #16
 8018bb8:	af00      	add	r7, sp, #0
 8018bba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8018bbc:	f7ff f930 	bl	8017e20 <xTaskGetTickCount>
 8018bc0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8018bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8018bf0 <prvSampleTimeNow+0x3c>)
 8018bc4:	681b      	ldr	r3, [r3, #0]
 8018bc6:	68fa      	ldr	r2, [r7, #12]
 8018bc8:	429a      	cmp	r2, r3
 8018bca:	d205      	bcs.n	8018bd8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8018bcc:	f000 f93a 	bl	8018e44 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8018bd0:	687b      	ldr	r3, [r7, #4]
 8018bd2:	2201      	movs	r2, #1
 8018bd4:	601a      	str	r2, [r3, #0]
 8018bd6:	e002      	b.n	8018bde <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8018bd8:	687b      	ldr	r3, [r7, #4]
 8018bda:	2200      	movs	r2, #0
 8018bdc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8018bde:	4a04      	ldr	r2, [pc, #16]	@ (8018bf0 <prvSampleTimeNow+0x3c>)
 8018be0:	68fb      	ldr	r3, [r7, #12]
 8018be2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8018be4:	68fb      	ldr	r3, [r7, #12]
}
 8018be6:	4618      	mov	r0, r3
 8018be8:	3710      	adds	r7, #16
 8018bea:	46bd      	mov	sp, r7
 8018bec:	bd80      	pop	{r7, pc}
 8018bee:	bf00      	nop
 8018bf0:	24003f9c 	.word	0x24003f9c

08018bf4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8018bf4:	b580      	push	{r7, lr}
 8018bf6:	b086      	sub	sp, #24
 8018bf8:	af00      	add	r7, sp, #0
 8018bfa:	60f8      	str	r0, [r7, #12]
 8018bfc:	60b9      	str	r1, [r7, #8]
 8018bfe:	607a      	str	r2, [r7, #4]
 8018c00:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8018c02:	2300      	movs	r3, #0
 8018c04:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8018c06:	68fb      	ldr	r3, [r7, #12]
 8018c08:	68ba      	ldr	r2, [r7, #8]
 8018c0a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018c0c:	68fb      	ldr	r3, [r7, #12]
 8018c0e:	68fa      	ldr	r2, [r7, #12]
 8018c10:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8018c12:	68ba      	ldr	r2, [r7, #8]
 8018c14:	687b      	ldr	r3, [r7, #4]
 8018c16:	429a      	cmp	r2, r3
 8018c18:	d812      	bhi.n	8018c40 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018c1a:	687a      	ldr	r2, [r7, #4]
 8018c1c:	683b      	ldr	r3, [r7, #0]
 8018c1e:	1ad2      	subs	r2, r2, r3
 8018c20:	68fb      	ldr	r3, [r7, #12]
 8018c22:	699b      	ldr	r3, [r3, #24]
 8018c24:	429a      	cmp	r2, r3
 8018c26:	d302      	bcc.n	8018c2e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8018c28:	2301      	movs	r3, #1
 8018c2a:	617b      	str	r3, [r7, #20]
 8018c2c:	e01b      	b.n	8018c66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8018c2e:	4b10      	ldr	r3, [pc, #64]	@ (8018c70 <prvInsertTimerInActiveList+0x7c>)
 8018c30:	681a      	ldr	r2, [r3, #0]
 8018c32:	68fb      	ldr	r3, [r7, #12]
 8018c34:	3304      	adds	r3, #4
 8018c36:	4619      	mov	r1, r3
 8018c38:	4610      	mov	r0, r2
 8018c3a:	f7fd fd64 	bl	8016706 <vListInsert>
 8018c3e:	e012      	b.n	8018c66 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8018c40:	687a      	ldr	r2, [r7, #4]
 8018c42:	683b      	ldr	r3, [r7, #0]
 8018c44:	429a      	cmp	r2, r3
 8018c46:	d206      	bcs.n	8018c56 <prvInsertTimerInActiveList+0x62>
 8018c48:	68ba      	ldr	r2, [r7, #8]
 8018c4a:	683b      	ldr	r3, [r7, #0]
 8018c4c:	429a      	cmp	r2, r3
 8018c4e:	d302      	bcc.n	8018c56 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8018c50:	2301      	movs	r3, #1
 8018c52:	617b      	str	r3, [r7, #20]
 8018c54:	e007      	b.n	8018c66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018c56:	4b07      	ldr	r3, [pc, #28]	@ (8018c74 <prvInsertTimerInActiveList+0x80>)
 8018c58:	681a      	ldr	r2, [r3, #0]
 8018c5a:	68fb      	ldr	r3, [r7, #12]
 8018c5c:	3304      	adds	r3, #4
 8018c5e:	4619      	mov	r1, r3
 8018c60:	4610      	mov	r0, r2
 8018c62:	f7fd fd50 	bl	8016706 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8018c66:	697b      	ldr	r3, [r7, #20]
}
 8018c68:	4618      	mov	r0, r3
 8018c6a:	3718      	adds	r7, #24
 8018c6c:	46bd      	mov	sp, r7
 8018c6e:	bd80      	pop	{r7, pc}
 8018c70:	24003f90 	.word	0x24003f90
 8018c74:	24003f8c 	.word	0x24003f8c

08018c78 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8018c78:	b580      	push	{r7, lr}
 8018c7a:	b08e      	sub	sp, #56	@ 0x38
 8018c7c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018c7e:	e0ce      	b.n	8018e1e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	2b00      	cmp	r3, #0
 8018c84:	da19      	bge.n	8018cba <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8018c86:	1d3b      	adds	r3, r7, #4
 8018c88:	3304      	adds	r3, #4
 8018c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8018c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018c8e:	2b00      	cmp	r3, #0
 8018c90:	d10b      	bne.n	8018caa <prvProcessReceivedCommands+0x32>
	__asm volatile
 8018c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018c96:	f383 8811 	msr	BASEPRI, r3
 8018c9a:	f3bf 8f6f 	isb	sy
 8018c9e:	f3bf 8f4f 	dsb	sy
 8018ca2:	61fb      	str	r3, [r7, #28]
}
 8018ca4:	bf00      	nop
 8018ca6:	bf00      	nop
 8018ca8:	e7fd      	b.n	8018ca6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8018caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018cac:	681b      	ldr	r3, [r3, #0]
 8018cae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018cb0:	6850      	ldr	r0, [r2, #4]
 8018cb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018cb4:	6892      	ldr	r2, [r2, #8]
 8018cb6:	4611      	mov	r1, r2
 8018cb8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8018cba:	687b      	ldr	r3, [r7, #4]
 8018cbc:	2b00      	cmp	r3, #0
 8018cbe:	f2c0 80ae 	blt.w	8018e1e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8018cc2:	68fb      	ldr	r3, [r7, #12]
 8018cc4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8018cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018cc8:	695b      	ldr	r3, [r3, #20]
 8018cca:	2b00      	cmp	r3, #0
 8018ccc:	d004      	beq.n	8018cd8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018cd0:	3304      	adds	r3, #4
 8018cd2:	4618      	mov	r0, r3
 8018cd4:	f7fd fd50 	bl	8016778 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018cd8:	463b      	mov	r3, r7
 8018cda:	4618      	mov	r0, r3
 8018cdc:	f7ff ff6a 	bl	8018bb4 <prvSampleTimeNow>
 8018ce0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8018ce2:	687b      	ldr	r3, [r7, #4]
 8018ce4:	2b09      	cmp	r3, #9
 8018ce6:	f200 8097 	bhi.w	8018e18 <prvProcessReceivedCommands+0x1a0>
 8018cea:	a201      	add	r2, pc, #4	@ (adr r2, 8018cf0 <prvProcessReceivedCommands+0x78>)
 8018cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018cf0:	08018d19 	.word	0x08018d19
 8018cf4:	08018d19 	.word	0x08018d19
 8018cf8:	08018d19 	.word	0x08018d19
 8018cfc:	08018d8f 	.word	0x08018d8f
 8018d00:	08018da3 	.word	0x08018da3
 8018d04:	08018def 	.word	0x08018def
 8018d08:	08018d19 	.word	0x08018d19
 8018d0c:	08018d19 	.word	0x08018d19
 8018d10:	08018d8f 	.word	0x08018d8f
 8018d14:	08018da3 	.word	0x08018da3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018d1e:	f043 0301 	orr.w	r3, r3, #1
 8018d22:	b2da      	uxtb	r2, r3
 8018d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018d2a:	68ba      	ldr	r2, [r7, #8]
 8018d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d2e:	699b      	ldr	r3, [r3, #24]
 8018d30:	18d1      	adds	r1, r2, r3
 8018d32:	68bb      	ldr	r3, [r7, #8]
 8018d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018d36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018d38:	f7ff ff5c 	bl	8018bf4 <prvInsertTimerInActiveList>
 8018d3c:	4603      	mov	r3, r0
 8018d3e:	2b00      	cmp	r3, #0
 8018d40:	d06c      	beq.n	8018e1c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d44:	6a1b      	ldr	r3, [r3, #32]
 8018d46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018d48:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018d50:	f003 0304 	and.w	r3, r3, #4
 8018d54:	2b00      	cmp	r3, #0
 8018d56:	d061      	beq.n	8018e1c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018d58:	68ba      	ldr	r2, [r7, #8]
 8018d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d5c:	699b      	ldr	r3, [r3, #24]
 8018d5e:	441a      	add	r2, r3
 8018d60:	2300      	movs	r3, #0
 8018d62:	9300      	str	r3, [sp, #0]
 8018d64:	2300      	movs	r3, #0
 8018d66:	2100      	movs	r1, #0
 8018d68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018d6a:	f7ff fe01 	bl	8018970 <xTimerGenericCommand>
 8018d6e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8018d70:	6a3b      	ldr	r3, [r7, #32]
 8018d72:	2b00      	cmp	r3, #0
 8018d74:	d152      	bne.n	8018e1c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8018d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018d7a:	f383 8811 	msr	BASEPRI, r3
 8018d7e:	f3bf 8f6f 	isb	sy
 8018d82:	f3bf 8f4f 	dsb	sy
 8018d86:	61bb      	str	r3, [r7, #24]
}
 8018d88:	bf00      	nop
 8018d8a:	bf00      	nop
 8018d8c:	e7fd      	b.n	8018d8a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018d94:	f023 0301 	bic.w	r3, r3, #1
 8018d98:	b2da      	uxtb	r2, r3
 8018d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8018da0:	e03d      	b.n	8018e1e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018da4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018da8:	f043 0301 	orr.w	r3, r3, #1
 8018dac:	b2da      	uxtb	r2, r3
 8018dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018db0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8018db4:	68ba      	ldr	r2, [r7, #8]
 8018db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018db8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8018dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018dbc:	699b      	ldr	r3, [r3, #24]
 8018dbe:	2b00      	cmp	r3, #0
 8018dc0:	d10b      	bne.n	8018dda <prvProcessReceivedCommands+0x162>
	__asm volatile
 8018dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018dc6:	f383 8811 	msr	BASEPRI, r3
 8018dca:	f3bf 8f6f 	isb	sy
 8018dce:	f3bf 8f4f 	dsb	sy
 8018dd2:	617b      	str	r3, [r7, #20]
}
 8018dd4:	bf00      	nop
 8018dd6:	bf00      	nop
 8018dd8:	e7fd      	b.n	8018dd6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8018dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ddc:	699a      	ldr	r2, [r3, #24]
 8018dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018de0:	18d1      	adds	r1, r2, r3
 8018de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018de4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018de6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018de8:	f7ff ff04 	bl	8018bf4 <prvInsertTimerInActiveList>
					break;
 8018dec:	e017      	b.n	8018e1e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8018dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018df0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018df4:	f003 0302 	and.w	r3, r3, #2
 8018df8:	2b00      	cmp	r3, #0
 8018dfa:	d103      	bne.n	8018e04 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8018dfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018dfe:	f000 fbeb 	bl	80195d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8018e02:	e00c      	b.n	8018e1e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e0a:	f023 0301 	bic.w	r3, r3, #1
 8018e0e:	b2da      	uxtb	r2, r3
 8018e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8018e16:	e002      	b.n	8018e1e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8018e18:	bf00      	nop
 8018e1a:	e000      	b.n	8018e1e <prvProcessReceivedCommands+0x1a6>
					break;
 8018e1c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018e1e:	4b08      	ldr	r3, [pc, #32]	@ (8018e40 <prvProcessReceivedCommands+0x1c8>)
 8018e20:	681b      	ldr	r3, [r3, #0]
 8018e22:	1d39      	adds	r1, r7, #4
 8018e24:	2200      	movs	r2, #0
 8018e26:	4618      	mov	r0, r3
 8018e28:	f7fe f86e 	bl	8016f08 <xQueueReceive>
 8018e2c:	4603      	mov	r3, r0
 8018e2e:	2b00      	cmp	r3, #0
 8018e30:	f47f af26 	bne.w	8018c80 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8018e34:	bf00      	nop
 8018e36:	bf00      	nop
 8018e38:	3730      	adds	r7, #48	@ 0x30
 8018e3a:	46bd      	mov	sp, r7
 8018e3c:	bd80      	pop	{r7, pc}
 8018e3e:	bf00      	nop
 8018e40:	24003f94 	.word	0x24003f94

08018e44 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8018e44:	b580      	push	{r7, lr}
 8018e46:	b088      	sub	sp, #32
 8018e48:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018e4a:	e049      	b.n	8018ee0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018e4c:	4b2e      	ldr	r3, [pc, #184]	@ (8018f08 <prvSwitchTimerLists+0xc4>)
 8018e4e:	681b      	ldr	r3, [r3, #0]
 8018e50:	68db      	ldr	r3, [r3, #12]
 8018e52:	681b      	ldr	r3, [r3, #0]
 8018e54:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018e56:	4b2c      	ldr	r3, [pc, #176]	@ (8018f08 <prvSwitchTimerLists+0xc4>)
 8018e58:	681b      	ldr	r3, [r3, #0]
 8018e5a:	68db      	ldr	r3, [r3, #12]
 8018e5c:	68db      	ldr	r3, [r3, #12]
 8018e5e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018e60:	68fb      	ldr	r3, [r7, #12]
 8018e62:	3304      	adds	r3, #4
 8018e64:	4618      	mov	r0, r3
 8018e66:	f7fd fc87 	bl	8016778 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018e6a:	68fb      	ldr	r3, [r7, #12]
 8018e6c:	6a1b      	ldr	r3, [r3, #32]
 8018e6e:	68f8      	ldr	r0, [r7, #12]
 8018e70:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018e72:	68fb      	ldr	r3, [r7, #12]
 8018e74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e78:	f003 0304 	and.w	r3, r3, #4
 8018e7c:	2b00      	cmp	r3, #0
 8018e7e:	d02f      	beq.n	8018ee0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018e80:	68fb      	ldr	r3, [r7, #12]
 8018e82:	699b      	ldr	r3, [r3, #24]
 8018e84:	693a      	ldr	r2, [r7, #16]
 8018e86:	4413      	add	r3, r2
 8018e88:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8018e8a:	68ba      	ldr	r2, [r7, #8]
 8018e8c:	693b      	ldr	r3, [r7, #16]
 8018e8e:	429a      	cmp	r2, r3
 8018e90:	d90e      	bls.n	8018eb0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8018e92:	68fb      	ldr	r3, [r7, #12]
 8018e94:	68ba      	ldr	r2, [r7, #8]
 8018e96:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018e98:	68fb      	ldr	r3, [r7, #12]
 8018e9a:	68fa      	ldr	r2, [r7, #12]
 8018e9c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8018f08 <prvSwitchTimerLists+0xc4>)
 8018ea0:	681a      	ldr	r2, [r3, #0]
 8018ea2:	68fb      	ldr	r3, [r7, #12]
 8018ea4:	3304      	adds	r3, #4
 8018ea6:	4619      	mov	r1, r3
 8018ea8:	4610      	mov	r0, r2
 8018eaa:	f7fd fc2c 	bl	8016706 <vListInsert>
 8018eae:	e017      	b.n	8018ee0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018eb0:	2300      	movs	r3, #0
 8018eb2:	9300      	str	r3, [sp, #0]
 8018eb4:	2300      	movs	r3, #0
 8018eb6:	693a      	ldr	r2, [r7, #16]
 8018eb8:	2100      	movs	r1, #0
 8018eba:	68f8      	ldr	r0, [r7, #12]
 8018ebc:	f7ff fd58 	bl	8018970 <xTimerGenericCommand>
 8018ec0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8018ec2:	687b      	ldr	r3, [r7, #4]
 8018ec4:	2b00      	cmp	r3, #0
 8018ec6:	d10b      	bne.n	8018ee0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8018ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018ecc:	f383 8811 	msr	BASEPRI, r3
 8018ed0:	f3bf 8f6f 	isb	sy
 8018ed4:	f3bf 8f4f 	dsb	sy
 8018ed8:	603b      	str	r3, [r7, #0]
}
 8018eda:	bf00      	nop
 8018edc:	bf00      	nop
 8018ede:	e7fd      	b.n	8018edc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018ee0:	4b09      	ldr	r3, [pc, #36]	@ (8018f08 <prvSwitchTimerLists+0xc4>)
 8018ee2:	681b      	ldr	r3, [r3, #0]
 8018ee4:	681b      	ldr	r3, [r3, #0]
 8018ee6:	2b00      	cmp	r3, #0
 8018ee8:	d1b0      	bne.n	8018e4c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8018eea:	4b07      	ldr	r3, [pc, #28]	@ (8018f08 <prvSwitchTimerLists+0xc4>)
 8018eec:	681b      	ldr	r3, [r3, #0]
 8018eee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8018ef0:	4b06      	ldr	r3, [pc, #24]	@ (8018f0c <prvSwitchTimerLists+0xc8>)
 8018ef2:	681b      	ldr	r3, [r3, #0]
 8018ef4:	4a04      	ldr	r2, [pc, #16]	@ (8018f08 <prvSwitchTimerLists+0xc4>)
 8018ef6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8018ef8:	4a04      	ldr	r2, [pc, #16]	@ (8018f0c <prvSwitchTimerLists+0xc8>)
 8018efa:	697b      	ldr	r3, [r7, #20]
 8018efc:	6013      	str	r3, [r2, #0]
}
 8018efe:	bf00      	nop
 8018f00:	3718      	adds	r7, #24
 8018f02:	46bd      	mov	sp, r7
 8018f04:	bd80      	pop	{r7, pc}
 8018f06:	bf00      	nop
 8018f08:	24003f8c 	.word	0x24003f8c
 8018f0c:	24003f90 	.word	0x24003f90

08018f10 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8018f10:	b580      	push	{r7, lr}
 8018f12:	b082      	sub	sp, #8
 8018f14:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8018f16:	f000 f96f 	bl	80191f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8018f1a:	4b15      	ldr	r3, [pc, #84]	@ (8018f70 <prvCheckForValidListAndQueue+0x60>)
 8018f1c:	681b      	ldr	r3, [r3, #0]
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d120      	bne.n	8018f64 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8018f22:	4814      	ldr	r0, [pc, #80]	@ (8018f74 <prvCheckForValidListAndQueue+0x64>)
 8018f24:	f7fd fb9e 	bl	8016664 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8018f28:	4813      	ldr	r0, [pc, #76]	@ (8018f78 <prvCheckForValidListAndQueue+0x68>)
 8018f2a:	f7fd fb9b 	bl	8016664 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8018f2e:	4b13      	ldr	r3, [pc, #76]	@ (8018f7c <prvCheckForValidListAndQueue+0x6c>)
 8018f30:	4a10      	ldr	r2, [pc, #64]	@ (8018f74 <prvCheckForValidListAndQueue+0x64>)
 8018f32:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8018f34:	4b12      	ldr	r3, [pc, #72]	@ (8018f80 <prvCheckForValidListAndQueue+0x70>)
 8018f36:	4a10      	ldr	r2, [pc, #64]	@ (8018f78 <prvCheckForValidListAndQueue+0x68>)
 8018f38:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8018f3a:	2300      	movs	r3, #0
 8018f3c:	9300      	str	r3, [sp, #0]
 8018f3e:	4b11      	ldr	r3, [pc, #68]	@ (8018f84 <prvCheckForValidListAndQueue+0x74>)
 8018f40:	4a11      	ldr	r2, [pc, #68]	@ (8018f88 <prvCheckForValidListAndQueue+0x78>)
 8018f42:	2110      	movs	r1, #16
 8018f44:	200a      	movs	r0, #10
 8018f46:	f7fd fcab 	bl	80168a0 <xQueueGenericCreateStatic>
 8018f4a:	4603      	mov	r3, r0
 8018f4c:	4a08      	ldr	r2, [pc, #32]	@ (8018f70 <prvCheckForValidListAndQueue+0x60>)
 8018f4e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8018f50:	4b07      	ldr	r3, [pc, #28]	@ (8018f70 <prvCheckForValidListAndQueue+0x60>)
 8018f52:	681b      	ldr	r3, [r3, #0]
 8018f54:	2b00      	cmp	r3, #0
 8018f56:	d005      	beq.n	8018f64 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8018f58:	4b05      	ldr	r3, [pc, #20]	@ (8018f70 <prvCheckForValidListAndQueue+0x60>)
 8018f5a:	681b      	ldr	r3, [r3, #0]
 8018f5c:	490b      	ldr	r1, [pc, #44]	@ (8018f8c <prvCheckForValidListAndQueue+0x7c>)
 8018f5e:	4618      	mov	r0, r3
 8018f60:	f7fe fb6e 	bl	8017640 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018f64:	f000 f97a 	bl	801925c <vPortExitCritical>
}
 8018f68:	bf00      	nop
 8018f6a:	46bd      	mov	sp, r7
 8018f6c:	bd80      	pop	{r7, pc}
 8018f6e:	bf00      	nop
 8018f70:	24003f94 	.word	0x24003f94
 8018f74:	24003f64 	.word	0x24003f64
 8018f78:	24003f78 	.word	0x24003f78
 8018f7c:	24003f8c 	.word	0x24003f8c
 8018f80:	24003f90 	.word	0x24003f90
 8018f84:	24004040 	.word	0x24004040
 8018f88:	24003fa0 	.word	0x24003fa0
 8018f8c:	0801f14c 	.word	0x0801f14c

08018f90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8018f90:	b480      	push	{r7}
 8018f92:	b085      	sub	sp, #20
 8018f94:	af00      	add	r7, sp, #0
 8018f96:	60f8      	str	r0, [r7, #12]
 8018f98:	60b9      	str	r1, [r7, #8]
 8018f9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8018f9c:	68fb      	ldr	r3, [r7, #12]
 8018f9e:	3b04      	subs	r3, #4
 8018fa0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8018fa2:	68fb      	ldr	r3, [r7, #12]
 8018fa4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8018fa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018faa:	68fb      	ldr	r3, [r7, #12]
 8018fac:	3b04      	subs	r3, #4
 8018fae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8018fb0:	68bb      	ldr	r3, [r7, #8]
 8018fb2:	f023 0201 	bic.w	r2, r3, #1
 8018fb6:	68fb      	ldr	r3, [r7, #12]
 8018fb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018fba:	68fb      	ldr	r3, [r7, #12]
 8018fbc:	3b04      	subs	r3, #4
 8018fbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8018fc0:	4a0c      	ldr	r2, [pc, #48]	@ (8018ff4 <pxPortInitialiseStack+0x64>)
 8018fc2:	68fb      	ldr	r3, [r7, #12]
 8018fc4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8018fc6:	68fb      	ldr	r3, [r7, #12]
 8018fc8:	3b14      	subs	r3, #20
 8018fca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8018fcc:	687a      	ldr	r2, [r7, #4]
 8018fce:	68fb      	ldr	r3, [r7, #12]
 8018fd0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8018fd2:	68fb      	ldr	r3, [r7, #12]
 8018fd4:	3b04      	subs	r3, #4
 8018fd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8018fd8:	68fb      	ldr	r3, [r7, #12]
 8018fda:	f06f 0202 	mvn.w	r2, #2
 8018fde:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8018fe0:	68fb      	ldr	r3, [r7, #12]
 8018fe2:	3b20      	subs	r3, #32
 8018fe4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8018fe6:	68fb      	ldr	r3, [r7, #12]
}
 8018fe8:	4618      	mov	r0, r3
 8018fea:	3714      	adds	r7, #20
 8018fec:	46bd      	mov	sp, r7
 8018fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ff2:	4770      	bx	lr
 8018ff4:	08018ff9 	.word	0x08018ff9

08018ff8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8018ff8:	b480      	push	{r7}
 8018ffa:	b085      	sub	sp, #20
 8018ffc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8018ffe:	2300      	movs	r3, #0
 8019000:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8019002:	4b13      	ldr	r3, [pc, #76]	@ (8019050 <prvTaskExitError+0x58>)
 8019004:	681b      	ldr	r3, [r3, #0]
 8019006:	f1b3 3fff 	cmp.w	r3, #4294967295
 801900a:	d00b      	beq.n	8019024 <prvTaskExitError+0x2c>
	__asm volatile
 801900c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019010:	f383 8811 	msr	BASEPRI, r3
 8019014:	f3bf 8f6f 	isb	sy
 8019018:	f3bf 8f4f 	dsb	sy
 801901c:	60fb      	str	r3, [r7, #12]
}
 801901e:	bf00      	nop
 8019020:	bf00      	nop
 8019022:	e7fd      	b.n	8019020 <prvTaskExitError+0x28>
	__asm volatile
 8019024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019028:	f383 8811 	msr	BASEPRI, r3
 801902c:	f3bf 8f6f 	isb	sy
 8019030:	f3bf 8f4f 	dsb	sy
 8019034:	60bb      	str	r3, [r7, #8]
}
 8019036:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8019038:	bf00      	nop
 801903a:	687b      	ldr	r3, [r7, #4]
 801903c:	2b00      	cmp	r3, #0
 801903e:	d0fc      	beq.n	801903a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8019040:	bf00      	nop
 8019042:	bf00      	nop
 8019044:	3714      	adds	r7, #20
 8019046:	46bd      	mov	sp, r7
 8019048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801904c:	4770      	bx	lr
 801904e:	bf00      	nop
 8019050:	24000010 	.word	0x24000010
	...

08019060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8019060:	4b07      	ldr	r3, [pc, #28]	@ (8019080 <pxCurrentTCBConst2>)
 8019062:	6819      	ldr	r1, [r3, #0]
 8019064:	6808      	ldr	r0, [r1, #0]
 8019066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801906a:	f380 8809 	msr	PSP, r0
 801906e:	f3bf 8f6f 	isb	sy
 8019072:	f04f 0000 	mov.w	r0, #0
 8019076:	f380 8811 	msr	BASEPRI, r0
 801907a:	4770      	bx	lr
 801907c:	f3af 8000 	nop.w

08019080 <pxCurrentTCBConst2>:
 8019080:	24003a64 	.word	0x24003a64
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8019084:	bf00      	nop
 8019086:	bf00      	nop

08019088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8019088:	4808      	ldr	r0, [pc, #32]	@ (80190ac <prvPortStartFirstTask+0x24>)
 801908a:	6800      	ldr	r0, [r0, #0]
 801908c:	6800      	ldr	r0, [r0, #0]
 801908e:	f380 8808 	msr	MSP, r0
 8019092:	f04f 0000 	mov.w	r0, #0
 8019096:	f380 8814 	msr	CONTROL, r0
 801909a:	b662      	cpsie	i
 801909c:	b661      	cpsie	f
 801909e:	f3bf 8f4f 	dsb	sy
 80190a2:	f3bf 8f6f 	isb	sy
 80190a6:	df00      	svc	0
 80190a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80190aa:	bf00      	nop
 80190ac:	e000ed08 	.word	0xe000ed08

080190b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80190b0:	b580      	push	{r7, lr}
 80190b2:	b086      	sub	sp, #24
 80190b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80190b6:	4b47      	ldr	r3, [pc, #284]	@ (80191d4 <xPortStartScheduler+0x124>)
 80190b8:	681b      	ldr	r3, [r3, #0]
 80190ba:	4a47      	ldr	r2, [pc, #284]	@ (80191d8 <xPortStartScheduler+0x128>)
 80190bc:	4293      	cmp	r3, r2
 80190be:	d10b      	bne.n	80190d8 <xPortStartScheduler+0x28>
	__asm volatile
 80190c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80190c4:	f383 8811 	msr	BASEPRI, r3
 80190c8:	f3bf 8f6f 	isb	sy
 80190cc:	f3bf 8f4f 	dsb	sy
 80190d0:	60fb      	str	r3, [r7, #12]
}
 80190d2:	bf00      	nop
 80190d4:	bf00      	nop
 80190d6:	e7fd      	b.n	80190d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80190d8:	4b3e      	ldr	r3, [pc, #248]	@ (80191d4 <xPortStartScheduler+0x124>)
 80190da:	681b      	ldr	r3, [r3, #0]
 80190dc:	4a3f      	ldr	r2, [pc, #252]	@ (80191dc <xPortStartScheduler+0x12c>)
 80190de:	4293      	cmp	r3, r2
 80190e0:	d10b      	bne.n	80190fa <xPortStartScheduler+0x4a>
	__asm volatile
 80190e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80190e6:	f383 8811 	msr	BASEPRI, r3
 80190ea:	f3bf 8f6f 	isb	sy
 80190ee:	f3bf 8f4f 	dsb	sy
 80190f2:	613b      	str	r3, [r7, #16]
}
 80190f4:	bf00      	nop
 80190f6:	bf00      	nop
 80190f8:	e7fd      	b.n	80190f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80190fa:	4b39      	ldr	r3, [pc, #228]	@ (80191e0 <xPortStartScheduler+0x130>)
 80190fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80190fe:	697b      	ldr	r3, [r7, #20]
 8019100:	781b      	ldrb	r3, [r3, #0]
 8019102:	b2db      	uxtb	r3, r3
 8019104:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8019106:	697b      	ldr	r3, [r7, #20]
 8019108:	22ff      	movs	r2, #255	@ 0xff
 801910a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801910c:	697b      	ldr	r3, [r7, #20]
 801910e:	781b      	ldrb	r3, [r3, #0]
 8019110:	b2db      	uxtb	r3, r3
 8019112:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8019114:	78fb      	ldrb	r3, [r7, #3]
 8019116:	b2db      	uxtb	r3, r3
 8019118:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801911c:	b2da      	uxtb	r2, r3
 801911e:	4b31      	ldr	r3, [pc, #196]	@ (80191e4 <xPortStartScheduler+0x134>)
 8019120:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8019122:	4b31      	ldr	r3, [pc, #196]	@ (80191e8 <xPortStartScheduler+0x138>)
 8019124:	2207      	movs	r2, #7
 8019126:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8019128:	e009      	b.n	801913e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801912a:	4b2f      	ldr	r3, [pc, #188]	@ (80191e8 <xPortStartScheduler+0x138>)
 801912c:	681b      	ldr	r3, [r3, #0]
 801912e:	3b01      	subs	r3, #1
 8019130:	4a2d      	ldr	r2, [pc, #180]	@ (80191e8 <xPortStartScheduler+0x138>)
 8019132:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8019134:	78fb      	ldrb	r3, [r7, #3]
 8019136:	b2db      	uxtb	r3, r3
 8019138:	005b      	lsls	r3, r3, #1
 801913a:	b2db      	uxtb	r3, r3
 801913c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801913e:	78fb      	ldrb	r3, [r7, #3]
 8019140:	b2db      	uxtb	r3, r3
 8019142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019146:	2b80      	cmp	r3, #128	@ 0x80
 8019148:	d0ef      	beq.n	801912a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801914a:	4b27      	ldr	r3, [pc, #156]	@ (80191e8 <xPortStartScheduler+0x138>)
 801914c:	681b      	ldr	r3, [r3, #0]
 801914e:	f1c3 0307 	rsb	r3, r3, #7
 8019152:	2b04      	cmp	r3, #4
 8019154:	d00b      	beq.n	801916e <xPortStartScheduler+0xbe>
	__asm volatile
 8019156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801915a:	f383 8811 	msr	BASEPRI, r3
 801915e:	f3bf 8f6f 	isb	sy
 8019162:	f3bf 8f4f 	dsb	sy
 8019166:	60bb      	str	r3, [r7, #8]
}
 8019168:	bf00      	nop
 801916a:	bf00      	nop
 801916c:	e7fd      	b.n	801916a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801916e:	4b1e      	ldr	r3, [pc, #120]	@ (80191e8 <xPortStartScheduler+0x138>)
 8019170:	681b      	ldr	r3, [r3, #0]
 8019172:	021b      	lsls	r3, r3, #8
 8019174:	4a1c      	ldr	r2, [pc, #112]	@ (80191e8 <xPortStartScheduler+0x138>)
 8019176:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8019178:	4b1b      	ldr	r3, [pc, #108]	@ (80191e8 <xPortStartScheduler+0x138>)
 801917a:	681b      	ldr	r3, [r3, #0]
 801917c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8019180:	4a19      	ldr	r2, [pc, #100]	@ (80191e8 <xPortStartScheduler+0x138>)
 8019182:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8019184:	687b      	ldr	r3, [r7, #4]
 8019186:	b2da      	uxtb	r2, r3
 8019188:	697b      	ldr	r3, [r7, #20]
 801918a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801918c:	4b17      	ldr	r3, [pc, #92]	@ (80191ec <xPortStartScheduler+0x13c>)
 801918e:	681b      	ldr	r3, [r3, #0]
 8019190:	4a16      	ldr	r2, [pc, #88]	@ (80191ec <xPortStartScheduler+0x13c>)
 8019192:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8019196:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8019198:	4b14      	ldr	r3, [pc, #80]	@ (80191ec <xPortStartScheduler+0x13c>)
 801919a:	681b      	ldr	r3, [r3, #0]
 801919c:	4a13      	ldr	r2, [pc, #76]	@ (80191ec <xPortStartScheduler+0x13c>)
 801919e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80191a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80191a4:	f000 f8da 	bl	801935c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80191a8:	4b11      	ldr	r3, [pc, #68]	@ (80191f0 <xPortStartScheduler+0x140>)
 80191aa:	2200      	movs	r2, #0
 80191ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80191ae:	f000 f8f9 	bl	80193a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80191b2:	4b10      	ldr	r3, [pc, #64]	@ (80191f4 <xPortStartScheduler+0x144>)
 80191b4:	681b      	ldr	r3, [r3, #0]
 80191b6:	4a0f      	ldr	r2, [pc, #60]	@ (80191f4 <xPortStartScheduler+0x144>)
 80191b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80191bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80191be:	f7ff ff63 	bl	8019088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80191c2:	f7fe fef7 	bl	8017fb4 <vTaskSwitchContext>
	prvTaskExitError();
 80191c6:	f7ff ff17 	bl	8018ff8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80191ca:	2300      	movs	r3, #0
}
 80191cc:	4618      	mov	r0, r3
 80191ce:	3718      	adds	r7, #24
 80191d0:	46bd      	mov	sp, r7
 80191d2:	bd80      	pop	{r7, pc}
 80191d4:	e000ed00 	.word	0xe000ed00
 80191d8:	410fc271 	.word	0x410fc271
 80191dc:	410fc270 	.word	0x410fc270
 80191e0:	e000e400 	.word	0xe000e400
 80191e4:	24004090 	.word	0x24004090
 80191e8:	24004094 	.word	0x24004094
 80191ec:	e000ed20 	.word	0xe000ed20
 80191f0:	24000010 	.word	0x24000010
 80191f4:	e000ef34 	.word	0xe000ef34

080191f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80191f8:	b480      	push	{r7}
 80191fa:	b083      	sub	sp, #12
 80191fc:	af00      	add	r7, sp, #0
	__asm volatile
 80191fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019202:	f383 8811 	msr	BASEPRI, r3
 8019206:	f3bf 8f6f 	isb	sy
 801920a:	f3bf 8f4f 	dsb	sy
 801920e:	607b      	str	r3, [r7, #4]
}
 8019210:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8019212:	4b10      	ldr	r3, [pc, #64]	@ (8019254 <vPortEnterCritical+0x5c>)
 8019214:	681b      	ldr	r3, [r3, #0]
 8019216:	3301      	adds	r3, #1
 8019218:	4a0e      	ldr	r2, [pc, #56]	@ (8019254 <vPortEnterCritical+0x5c>)
 801921a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801921c:	4b0d      	ldr	r3, [pc, #52]	@ (8019254 <vPortEnterCritical+0x5c>)
 801921e:	681b      	ldr	r3, [r3, #0]
 8019220:	2b01      	cmp	r3, #1
 8019222:	d110      	bne.n	8019246 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8019224:	4b0c      	ldr	r3, [pc, #48]	@ (8019258 <vPortEnterCritical+0x60>)
 8019226:	681b      	ldr	r3, [r3, #0]
 8019228:	b2db      	uxtb	r3, r3
 801922a:	2b00      	cmp	r3, #0
 801922c:	d00b      	beq.n	8019246 <vPortEnterCritical+0x4e>
	__asm volatile
 801922e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019232:	f383 8811 	msr	BASEPRI, r3
 8019236:	f3bf 8f6f 	isb	sy
 801923a:	f3bf 8f4f 	dsb	sy
 801923e:	603b      	str	r3, [r7, #0]
}
 8019240:	bf00      	nop
 8019242:	bf00      	nop
 8019244:	e7fd      	b.n	8019242 <vPortEnterCritical+0x4a>
	}
}
 8019246:	bf00      	nop
 8019248:	370c      	adds	r7, #12
 801924a:	46bd      	mov	sp, r7
 801924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019250:	4770      	bx	lr
 8019252:	bf00      	nop
 8019254:	24000010 	.word	0x24000010
 8019258:	e000ed04 	.word	0xe000ed04

0801925c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801925c:	b480      	push	{r7}
 801925e:	b083      	sub	sp, #12
 8019260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8019262:	4b12      	ldr	r3, [pc, #72]	@ (80192ac <vPortExitCritical+0x50>)
 8019264:	681b      	ldr	r3, [r3, #0]
 8019266:	2b00      	cmp	r3, #0
 8019268:	d10b      	bne.n	8019282 <vPortExitCritical+0x26>
	__asm volatile
 801926a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801926e:	f383 8811 	msr	BASEPRI, r3
 8019272:	f3bf 8f6f 	isb	sy
 8019276:	f3bf 8f4f 	dsb	sy
 801927a:	607b      	str	r3, [r7, #4]
}
 801927c:	bf00      	nop
 801927e:	bf00      	nop
 8019280:	e7fd      	b.n	801927e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8019282:	4b0a      	ldr	r3, [pc, #40]	@ (80192ac <vPortExitCritical+0x50>)
 8019284:	681b      	ldr	r3, [r3, #0]
 8019286:	3b01      	subs	r3, #1
 8019288:	4a08      	ldr	r2, [pc, #32]	@ (80192ac <vPortExitCritical+0x50>)
 801928a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801928c:	4b07      	ldr	r3, [pc, #28]	@ (80192ac <vPortExitCritical+0x50>)
 801928e:	681b      	ldr	r3, [r3, #0]
 8019290:	2b00      	cmp	r3, #0
 8019292:	d105      	bne.n	80192a0 <vPortExitCritical+0x44>
 8019294:	2300      	movs	r3, #0
 8019296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019298:	683b      	ldr	r3, [r7, #0]
 801929a:	f383 8811 	msr	BASEPRI, r3
}
 801929e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80192a0:	bf00      	nop
 80192a2:	370c      	adds	r7, #12
 80192a4:	46bd      	mov	sp, r7
 80192a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192aa:	4770      	bx	lr
 80192ac:	24000010 	.word	0x24000010

080192b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80192b0:	f3ef 8009 	mrs	r0, PSP
 80192b4:	f3bf 8f6f 	isb	sy
 80192b8:	4b15      	ldr	r3, [pc, #84]	@ (8019310 <pxCurrentTCBConst>)
 80192ba:	681a      	ldr	r2, [r3, #0]
 80192bc:	f01e 0f10 	tst.w	lr, #16
 80192c0:	bf08      	it	eq
 80192c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80192c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192ca:	6010      	str	r0, [r2, #0]
 80192cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80192d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80192d4:	f380 8811 	msr	BASEPRI, r0
 80192d8:	f3bf 8f4f 	dsb	sy
 80192dc:	f3bf 8f6f 	isb	sy
 80192e0:	f7fe fe68 	bl	8017fb4 <vTaskSwitchContext>
 80192e4:	f04f 0000 	mov.w	r0, #0
 80192e8:	f380 8811 	msr	BASEPRI, r0
 80192ec:	bc09      	pop	{r0, r3}
 80192ee:	6819      	ldr	r1, [r3, #0]
 80192f0:	6808      	ldr	r0, [r1, #0]
 80192f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192f6:	f01e 0f10 	tst.w	lr, #16
 80192fa:	bf08      	it	eq
 80192fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8019300:	f380 8809 	msr	PSP, r0
 8019304:	f3bf 8f6f 	isb	sy
 8019308:	4770      	bx	lr
 801930a:	bf00      	nop
 801930c:	f3af 8000 	nop.w

08019310 <pxCurrentTCBConst>:
 8019310:	24003a64 	.word	0x24003a64
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8019314:	bf00      	nop
 8019316:	bf00      	nop

08019318 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8019318:	b580      	push	{r7, lr}
 801931a:	b082      	sub	sp, #8
 801931c:	af00      	add	r7, sp, #0
	__asm volatile
 801931e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019322:	f383 8811 	msr	BASEPRI, r3
 8019326:	f3bf 8f6f 	isb	sy
 801932a:	f3bf 8f4f 	dsb	sy
 801932e:	607b      	str	r3, [r7, #4]
}
 8019330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8019332:	f7fe fd85 	bl	8017e40 <xTaskIncrementTick>
 8019336:	4603      	mov	r3, r0
 8019338:	2b00      	cmp	r3, #0
 801933a:	d003      	beq.n	8019344 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801933c:	4b06      	ldr	r3, [pc, #24]	@ (8019358 <xPortSysTickHandler+0x40>)
 801933e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019342:	601a      	str	r2, [r3, #0]
 8019344:	2300      	movs	r3, #0
 8019346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019348:	683b      	ldr	r3, [r7, #0]
 801934a:	f383 8811 	msr	BASEPRI, r3
}
 801934e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8019350:	bf00      	nop
 8019352:	3708      	adds	r7, #8
 8019354:	46bd      	mov	sp, r7
 8019356:	bd80      	pop	{r7, pc}
 8019358:	e000ed04 	.word	0xe000ed04

0801935c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801935c:	b480      	push	{r7}
 801935e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8019360:	4b0b      	ldr	r3, [pc, #44]	@ (8019390 <vPortSetupTimerInterrupt+0x34>)
 8019362:	2200      	movs	r2, #0
 8019364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8019366:	4b0b      	ldr	r3, [pc, #44]	@ (8019394 <vPortSetupTimerInterrupt+0x38>)
 8019368:	2200      	movs	r2, #0
 801936a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801936c:	4b0a      	ldr	r3, [pc, #40]	@ (8019398 <vPortSetupTimerInterrupt+0x3c>)
 801936e:	681b      	ldr	r3, [r3, #0]
 8019370:	4a0a      	ldr	r2, [pc, #40]	@ (801939c <vPortSetupTimerInterrupt+0x40>)
 8019372:	fba2 2303 	umull	r2, r3, r2, r3
 8019376:	099b      	lsrs	r3, r3, #6
 8019378:	4a09      	ldr	r2, [pc, #36]	@ (80193a0 <vPortSetupTimerInterrupt+0x44>)
 801937a:	3b01      	subs	r3, #1
 801937c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801937e:	4b04      	ldr	r3, [pc, #16]	@ (8019390 <vPortSetupTimerInterrupt+0x34>)
 8019380:	2207      	movs	r2, #7
 8019382:	601a      	str	r2, [r3, #0]
}
 8019384:	bf00      	nop
 8019386:	46bd      	mov	sp, r7
 8019388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801938c:	4770      	bx	lr
 801938e:	bf00      	nop
 8019390:	e000e010 	.word	0xe000e010
 8019394:	e000e018 	.word	0xe000e018
 8019398:	24000000 	.word	0x24000000
 801939c:	10624dd3 	.word	0x10624dd3
 80193a0:	e000e014 	.word	0xe000e014

080193a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80193a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80193b4 <vPortEnableVFP+0x10>
 80193a8:	6801      	ldr	r1, [r0, #0]
 80193aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80193ae:	6001      	str	r1, [r0, #0]
 80193b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80193b2:	bf00      	nop
 80193b4:	e000ed88 	.word	0xe000ed88

080193b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80193b8:	b480      	push	{r7}
 80193ba:	b085      	sub	sp, #20
 80193bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80193be:	f3ef 8305 	mrs	r3, IPSR
 80193c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80193c4:	68fb      	ldr	r3, [r7, #12]
 80193c6:	2b0f      	cmp	r3, #15
 80193c8:	d915      	bls.n	80193f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80193ca:	4a18      	ldr	r2, [pc, #96]	@ (801942c <vPortValidateInterruptPriority+0x74>)
 80193cc:	68fb      	ldr	r3, [r7, #12]
 80193ce:	4413      	add	r3, r2
 80193d0:	781b      	ldrb	r3, [r3, #0]
 80193d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80193d4:	4b16      	ldr	r3, [pc, #88]	@ (8019430 <vPortValidateInterruptPriority+0x78>)
 80193d6:	781b      	ldrb	r3, [r3, #0]
 80193d8:	7afa      	ldrb	r2, [r7, #11]
 80193da:	429a      	cmp	r2, r3
 80193dc:	d20b      	bcs.n	80193f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80193de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80193e2:	f383 8811 	msr	BASEPRI, r3
 80193e6:	f3bf 8f6f 	isb	sy
 80193ea:	f3bf 8f4f 	dsb	sy
 80193ee:	607b      	str	r3, [r7, #4]
}
 80193f0:	bf00      	nop
 80193f2:	bf00      	nop
 80193f4:	e7fd      	b.n	80193f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80193f6:	4b0f      	ldr	r3, [pc, #60]	@ (8019434 <vPortValidateInterruptPriority+0x7c>)
 80193f8:	681b      	ldr	r3, [r3, #0]
 80193fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80193fe:	4b0e      	ldr	r3, [pc, #56]	@ (8019438 <vPortValidateInterruptPriority+0x80>)
 8019400:	681b      	ldr	r3, [r3, #0]
 8019402:	429a      	cmp	r2, r3
 8019404:	d90b      	bls.n	801941e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8019406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801940a:	f383 8811 	msr	BASEPRI, r3
 801940e:	f3bf 8f6f 	isb	sy
 8019412:	f3bf 8f4f 	dsb	sy
 8019416:	603b      	str	r3, [r7, #0]
}
 8019418:	bf00      	nop
 801941a:	bf00      	nop
 801941c:	e7fd      	b.n	801941a <vPortValidateInterruptPriority+0x62>
	}
 801941e:	bf00      	nop
 8019420:	3714      	adds	r7, #20
 8019422:	46bd      	mov	sp, r7
 8019424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019428:	4770      	bx	lr
 801942a:	bf00      	nop
 801942c:	e000e3f0 	.word	0xe000e3f0
 8019430:	24004090 	.word	0x24004090
 8019434:	e000ed0c 	.word	0xe000ed0c
 8019438:	24004094 	.word	0x24004094

0801943c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801943c:	b580      	push	{r7, lr}
 801943e:	b08a      	sub	sp, #40	@ 0x28
 8019440:	af00      	add	r7, sp, #0
 8019442:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8019444:	2300      	movs	r3, #0
 8019446:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8019448:	f7fe fc3e 	bl	8017cc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801944c:	4b5c      	ldr	r3, [pc, #368]	@ (80195c0 <pvPortMalloc+0x184>)
 801944e:	681b      	ldr	r3, [r3, #0]
 8019450:	2b00      	cmp	r3, #0
 8019452:	d101      	bne.n	8019458 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8019454:	f000 f924 	bl	80196a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8019458:	4b5a      	ldr	r3, [pc, #360]	@ (80195c4 <pvPortMalloc+0x188>)
 801945a:	681a      	ldr	r2, [r3, #0]
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	4013      	ands	r3, r2
 8019460:	2b00      	cmp	r3, #0
 8019462:	f040 8095 	bne.w	8019590 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8019466:	687b      	ldr	r3, [r7, #4]
 8019468:	2b00      	cmp	r3, #0
 801946a:	d01e      	beq.n	80194aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801946c:	2208      	movs	r2, #8
 801946e:	687b      	ldr	r3, [r7, #4]
 8019470:	4413      	add	r3, r2
 8019472:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8019474:	687b      	ldr	r3, [r7, #4]
 8019476:	f003 0307 	and.w	r3, r3, #7
 801947a:	2b00      	cmp	r3, #0
 801947c:	d015      	beq.n	80194aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801947e:	687b      	ldr	r3, [r7, #4]
 8019480:	f023 0307 	bic.w	r3, r3, #7
 8019484:	3308      	adds	r3, #8
 8019486:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019488:	687b      	ldr	r3, [r7, #4]
 801948a:	f003 0307 	and.w	r3, r3, #7
 801948e:	2b00      	cmp	r3, #0
 8019490:	d00b      	beq.n	80194aa <pvPortMalloc+0x6e>
	__asm volatile
 8019492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019496:	f383 8811 	msr	BASEPRI, r3
 801949a:	f3bf 8f6f 	isb	sy
 801949e:	f3bf 8f4f 	dsb	sy
 80194a2:	617b      	str	r3, [r7, #20]
}
 80194a4:	bf00      	nop
 80194a6:	bf00      	nop
 80194a8:	e7fd      	b.n	80194a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80194aa:	687b      	ldr	r3, [r7, #4]
 80194ac:	2b00      	cmp	r3, #0
 80194ae:	d06f      	beq.n	8019590 <pvPortMalloc+0x154>
 80194b0:	4b45      	ldr	r3, [pc, #276]	@ (80195c8 <pvPortMalloc+0x18c>)
 80194b2:	681b      	ldr	r3, [r3, #0]
 80194b4:	687a      	ldr	r2, [r7, #4]
 80194b6:	429a      	cmp	r2, r3
 80194b8:	d86a      	bhi.n	8019590 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80194ba:	4b44      	ldr	r3, [pc, #272]	@ (80195cc <pvPortMalloc+0x190>)
 80194bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80194be:	4b43      	ldr	r3, [pc, #268]	@ (80195cc <pvPortMalloc+0x190>)
 80194c0:	681b      	ldr	r3, [r3, #0]
 80194c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80194c4:	e004      	b.n	80194d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80194c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80194ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194cc:	681b      	ldr	r3, [r3, #0]
 80194ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80194d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194d2:	685b      	ldr	r3, [r3, #4]
 80194d4:	687a      	ldr	r2, [r7, #4]
 80194d6:	429a      	cmp	r2, r3
 80194d8:	d903      	bls.n	80194e2 <pvPortMalloc+0xa6>
 80194da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194dc:	681b      	ldr	r3, [r3, #0]
 80194de:	2b00      	cmp	r3, #0
 80194e0:	d1f1      	bne.n	80194c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80194e2:	4b37      	ldr	r3, [pc, #220]	@ (80195c0 <pvPortMalloc+0x184>)
 80194e4:	681b      	ldr	r3, [r3, #0]
 80194e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80194e8:	429a      	cmp	r2, r3
 80194ea:	d051      	beq.n	8019590 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80194ec:	6a3b      	ldr	r3, [r7, #32]
 80194ee:	681b      	ldr	r3, [r3, #0]
 80194f0:	2208      	movs	r2, #8
 80194f2:	4413      	add	r3, r2
 80194f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80194f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194f8:	681a      	ldr	r2, [r3, #0]
 80194fa:	6a3b      	ldr	r3, [r7, #32]
 80194fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80194fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019500:	685a      	ldr	r2, [r3, #4]
 8019502:	687b      	ldr	r3, [r7, #4]
 8019504:	1ad2      	subs	r2, r2, r3
 8019506:	2308      	movs	r3, #8
 8019508:	005b      	lsls	r3, r3, #1
 801950a:	429a      	cmp	r2, r3
 801950c:	d920      	bls.n	8019550 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801950e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019510:	687b      	ldr	r3, [r7, #4]
 8019512:	4413      	add	r3, r2
 8019514:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019516:	69bb      	ldr	r3, [r7, #24]
 8019518:	f003 0307 	and.w	r3, r3, #7
 801951c:	2b00      	cmp	r3, #0
 801951e:	d00b      	beq.n	8019538 <pvPortMalloc+0xfc>
	__asm volatile
 8019520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019524:	f383 8811 	msr	BASEPRI, r3
 8019528:	f3bf 8f6f 	isb	sy
 801952c:	f3bf 8f4f 	dsb	sy
 8019530:	613b      	str	r3, [r7, #16]
}
 8019532:	bf00      	nop
 8019534:	bf00      	nop
 8019536:	e7fd      	b.n	8019534 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8019538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801953a:	685a      	ldr	r2, [r3, #4]
 801953c:	687b      	ldr	r3, [r7, #4]
 801953e:	1ad2      	subs	r2, r2, r3
 8019540:	69bb      	ldr	r3, [r7, #24]
 8019542:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8019544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019546:	687a      	ldr	r2, [r7, #4]
 8019548:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801954a:	69b8      	ldr	r0, [r7, #24]
 801954c:	f000 f90a 	bl	8019764 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8019550:	4b1d      	ldr	r3, [pc, #116]	@ (80195c8 <pvPortMalloc+0x18c>)
 8019552:	681a      	ldr	r2, [r3, #0]
 8019554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019556:	685b      	ldr	r3, [r3, #4]
 8019558:	1ad3      	subs	r3, r2, r3
 801955a:	4a1b      	ldr	r2, [pc, #108]	@ (80195c8 <pvPortMalloc+0x18c>)
 801955c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801955e:	4b1a      	ldr	r3, [pc, #104]	@ (80195c8 <pvPortMalloc+0x18c>)
 8019560:	681a      	ldr	r2, [r3, #0]
 8019562:	4b1b      	ldr	r3, [pc, #108]	@ (80195d0 <pvPortMalloc+0x194>)
 8019564:	681b      	ldr	r3, [r3, #0]
 8019566:	429a      	cmp	r2, r3
 8019568:	d203      	bcs.n	8019572 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801956a:	4b17      	ldr	r3, [pc, #92]	@ (80195c8 <pvPortMalloc+0x18c>)
 801956c:	681b      	ldr	r3, [r3, #0]
 801956e:	4a18      	ldr	r2, [pc, #96]	@ (80195d0 <pvPortMalloc+0x194>)
 8019570:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8019572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019574:	685a      	ldr	r2, [r3, #4]
 8019576:	4b13      	ldr	r3, [pc, #76]	@ (80195c4 <pvPortMalloc+0x188>)
 8019578:	681b      	ldr	r3, [r3, #0]
 801957a:	431a      	orrs	r2, r3
 801957c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801957e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8019580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019582:	2200      	movs	r2, #0
 8019584:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8019586:	4b13      	ldr	r3, [pc, #76]	@ (80195d4 <pvPortMalloc+0x198>)
 8019588:	681b      	ldr	r3, [r3, #0]
 801958a:	3301      	adds	r3, #1
 801958c:	4a11      	ldr	r2, [pc, #68]	@ (80195d4 <pvPortMalloc+0x198>)
 801958e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8019590:	f7fe fba8 	bl	8017ce4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8019594:	69fb      	ldr	r3, [r7, #28]
 8019596:	f003 0307 	and.w	r3, r3, #7
 801959a:	2b00      	cmp	r3, #0
 801959c:	d00b      	beq.n	80195b6 <pvPortMalloc+0x17a>
	__asm volatile
 801959e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80195a2:	f383 8811 	msr	BASEPRI, r3
 80195a6:	f3bf 8f6f 	isb	sy
 80195aa:	f3bf 8f4f 	dsb	sy
 80195ae:	60fb      	str	r3, [r7, #12]
}
 80195b0:	bf00      	nop
 80195b2:	bf00      	nop
 80195b4:	e7fd      	b.n	80195b2 <pvPortMalloc+0x176>
	return pvReturn;
 80195b6:	69fb      	ldr	r3, [r7, #28]
}
 80195b8:	4618      	mov	r0, r3
 80195ba:	3728      	adds	r7, #40	@ 0x28
 80195bc:	46bd      	mov	sp, r7
 80195be:	bd80      	pop	{r7, pc}
 80195c0:	240140a0 	.word	0x240140a0
 80195c4:	240140b4 	.word	0x240140b4
 80195c8:	240140a4 	.word	0x240140a4
 80195cc:	24014098 	.word	0x24014098
 80195d0:	240140a8 	.word	0x240140a8
 80195d4:	240140ac 	.word	0x240140ac

080195d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80195d8:	b580      	push	{r7, lr}
 80195da:	b086      	sub	sp, #24
 80195dc:	af00      	add	r7, sp, #0
 80195de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80195e0:	687b      	ldr	r3, [r7, #4]
 80195e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80195e4:	687b      	ldr	r3, [r7, #4]
 80195e6:	2b00      	cmp	r3, #0
 80195e8:	d04f      	beq.n	801968a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80195ea:	2308      	movs	r3, #8
 80195ec:	425b      	negs	r3, r3
 80195ee:	697a      	ldr	r2, [r7, #20]
 80195f0:	4413      	add	r3, r2
 80195f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80195f4:	697b      	ldr	r3, [r7, #20]
 80195f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80195f8:	693b      	ldr	r3, [r7, #16]
 80195fa:	685a      	ldr	r2, [r3, #4]
 80195fc:	4b25      	ldr	r3, [pc, #148]	@ (8019694 <vPortFree+0xbc>)
 80195fe:	681b      	ldr	r3, [r3, #0]
 8019600:	4013      	ands	r3, r2
 8019602:	2b00      	cmp	r3, #0
 8019604:	d10b      	bne.n	801961e <vPortFree+0x46>
	__asm volatile
 8019606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801960a:	f383 8811 	msr	BASEPRI, r3
 801960e:	f3bf 8f6f 	isb	sy
 8019612:	f3bf 8f4f 	dsb	sy
 8019616:	60fb      	str	r3, [r7, #12]
}
 8019618:	bf00      	nop
 801961a:	bf00      	nop
 801961c:	e7fd      	b.n	801961a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801961e:	693b      	ldr	r3, [r7, #16]
 8019620:	681b      	ldr	r3, [r3, #0]
 8019622:	2b00      	cmp	r3, #0
 8019624:	d00b      	beq.n	801963e <vPortFree+0x66>
	__asm volatile
 8019626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801962a:	f383 8811 	msr	BASEPRI, r3
 801962e:	f3bf 8f6f 	isb	sy
 8019632:	f3bf 8f4f 	dsb	sy
 8019636:	60bb      	str	r3, [r7, #8]
}
 8019638:	bf00      	nop
 801963a:	bf00      	nop
 801963c:	e7fd      	b.n	801963a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801963e:	693b      	ldr	r3, [r7, #16]
 8019640:	685a      	ldr	r2, [r3, #4]
 8019642:	4b14      	ldr	r3, [pc, #80]	@ (8019694 <vPortFree+0xbc>)
 8019644:	681b      	ldr	r3, [r3, #0]
 8019646:	4013      	ands	r3, r2
 8019648:	2b00      	cmp	r3, #0
 801964a:	d01e      	beq.n	801968a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801964c:	693b      	ldr	r3, [r7, #16]
 801964e:	681b      	ldr	r3, [r3, #0]
 8019650:	2b00      	cmp	r3, #0
 8019652:	d11a      	bne.n	801968a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8019654:	693b      	ldr	r3, [r7, #16]
 8019656:	685a      	ldr	r2, [r3, #4]
 8019658:	4b0e      	ldr	r3, [pc, #56]	@ (8019694 <vPortFree+0xbc>)
 801965a:	681b      	ldr	r3, [r3, #0]
 801965c:	43db      	mvns	r3, r3
 801965e:	401a      	ands	r2, r3
 8019660:	693b      	ldr	r3, [r7, #16]
 8019662:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8019664:	f7fe fb30 	bl	8017cc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8019668:	693b      	ldr	r3, [r7, #16]
 801966a:	685a      	ldr	r2, [r3, #4]
 801966c:	4b0a      	ldr	r3, [pc, #40]	@ (8019698 <vPortFree+0xc0>)
 801966e:	681b      	ldr	r3, [r3, #0]
 8019670:	4413      	add	r3, r2
 8019672:	4a09      	ldr	r2, [pc, #36]	@ (8019698 <vPortFree+0xc0>)
 8019674:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8019676:	6938      	ldr	r0, [r7, #16]
 8019678:	f000 f874 	bl	8019764 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801967c:	4b07      	ldr	r3, [pc, #28]	@ (801969c <vPortFree+0xc4>)
 801967e:	681b      	ldr	r3, [r3, #0]
 8019680:	3301      	adds	r3, #1
 8019682:	4a06      	ldr	r2, [pc, #24]	@ (801969c <vPortFree+0xc4>)
 8019684:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8019686:	f7fe fb2d 	bl	8017ce4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801968a:	bf00      	nop
 801968c:	3718      	adds	r7, #24
 801968e:	46bd      	mov	sp, r7
 8019690:	bd80      	pop	{r7, pc}
 8019692:	bf00      	nop
 8019694:	240140b4 	.word	0x240140b4
 8019698:	240140a4 	.word	0x240140a4
 801969c:	240140b0 	.word	0x240140b0

080196a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80196a0:	b480      	push	{r7}
 80196a2:	b085      	sub	sp, #20
 80196a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80196a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80196aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80196ac:	4b27      	ldr	r3, [pc, #156]	@ (801974c <prvHeapInit+0xac>)
 80196ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80196b0:	68fb      	ldr	r3, [r7, #12]
 80196b2:	f003 0307 	and.w	r3, r3, #7
 80196b6:	2b00      	cmp	r3, #0
 80196b8:	d00c      	beq.n	80196d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80196ba:	68fb      	ldr	r3, [r7, #12]
 80196bc:	3307      	adds	r3, #7
 80196be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80196c0:	68fb      	ldr	r3, [r7, #12]
 80196c2:	f023 0307 	bic.w	r3, r3, #7
 80196c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80196c8:	68ba      	ldr	r2, [r7, #8]
 80196ca:	68fb      	ldr	r3, [r7, #12]
 80196cc:	1ad3      	subs	r3, r2, r3
 80196ce:	4a1f      	ldr	r2, [pc, #124]	@ (801974c <prvHeapInit+0xac>)
 80196d0:	4413      	add	r3, r2
 80196d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80196d4:	68fb      	ldr	r3, [r7, #12]
 80196d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80196d8:	4a1d      	ldr	r2, [pc, #116]	@ (8019750 <prvHeapInit+0xb0>)
 80196da:	687b      	ldr	r3, [r7, #4]
 80196dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80196de:	4b1c      	ldr	r3, [pc, #112]	@ (8019750 <prvHeapInit+0xb0>)
 80196e0:	2200      	movs	r2, #0
 80196e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80196e4:	687b      	ldr	r3, [r7, #4]
 80196e6:	68ba      	ldr	r2, [r7, #8]
 80196e8:	4413      	add	r3, r2
 80196ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80196ec:	2208      	movs	r2, #8
 80196ee:	68fb      	ldr	r3, [r7, #12]
 80196f0:	1a9b      	subs	r3, r3, r2
 80196f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80196f4:	68fb      	ldr	r3, [r7, #12]
 80196f6:	f023 0307 	bic.w	r3, r3, #7
 80196fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80196fc:	68fb      	ldr	r3, [r7, #12]
 80196fe:	4a15      	ldr	r2, [pc, #84]	@ (8019754 <prvHeapInit+0xb4>)
 8019700:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8019702:	4b14      	ldr	r3, [pc, #80]	@ (8019754 <prvHeapInit+0xb4>)
 8019704:	681b      	ldr	r3, [r3, #0]
 8019706:	2200      	movs	r2, #0
 8019708:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801970a:	4b12      	ldr	r3, [pc, #72]	@ (8019754 <prvHeapInit+0xb4>)
 801970c:	681b      	ldr	r3, [r3, #0]
 801970e:	2200      	movs	r2, #0
 8019710:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8019712:	687b      	ldr	r3, [r7, #4]
 8019714:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8019716:	683b      	ldr	r3, [r7, #0]
 8019718:	68fa      	ldr	r2, [r7, #12]
 801971a:	1ad2      	subs	r2, r2, r3
 801971c:	683b      	ldr	r3, [r7, #0]
 801971e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8019720:	4b0c      	ldr	r3, [pc, #48]	@ (8019754 <prvHeapInit+0xb4>)
 8019722:	681a      	ldr	r2, [r3, #0]
 8019724:	683b      	ldr	r3, [r7, #0]
 8019726:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019728:	683b      	ldr	r3, [r7, #0]
 801972a:	685b      	ldr	r3, [r3, #4]
 801972c:	4a0a      	ldr	r2, [pc, #40]	@ (8019758 <prvHeapInit+0xb8>)
 801972e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019730:	683b      	ldr	r3, [r7, #0]
 8019732:	685b      	ldr	r3, [r3, #4]
 8019734:	4a09      	ldr	r2, [pc, #36]	@ (801975c <prvHeapInit+0xbc>)
 8019736:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8019738:	4b09      	ldr	r3, [pc, #36]	@ (8019760 <prvHeapInit+0xc0>)
 801973a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801973e:	601a      	str	r2, [r3, #0]
}
 8019740:	bf00      	nop
 8019742:	3714      	adds	r7, #20
 8019744:	46bd      	mov	sp, r7
 8019746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801974a:	4770      	bx	lr
 801974c:	24004098 	.word	0x24004098
 8019750:	24014098 	.word	0x24014098
 8019754:	240140a0 	.word	0x240140a0
 8019758:	240140a8 	.word	0x240140a8
 801975c:	240140a4 	.word	0x240140a4
 8019760:	240140b4 	.word	0x240140b4

08019764 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8019764:	b480      	push	{r7}
 8019766:	b085      	sub	sp, #20
 8019768:	af00      	add	r7, sp, #0
 801976a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801976c:	4b28      	ldr	r3, [pc, #160]	@ (8019810 <prvInsertBlockIntoFreeList+0xac>)
 801976e:	60fb      	str	r3, [r7, #12]
 8019770:	e002      	b.n	8019778 <prvInsertBlockIntoFreeList+0x14>
 8019772:	68fb      	ldr	r3, [r7, #12]
 8019774:	681b      	ldr	r3, [r3, #0]
 8019776:	60fb      	str	r3, [r7, #12]
 8019778:	68fb      	ldr	r3, [r7, #12]
 801977a:	681b      	ldr	r3, [r3, #0]
 801977c:	687a      	ldr	r2, [r7, #4]
 801977e:	429a      	cmp	r2, r3
 8019780:	d8f7      	bhi.n	8019772 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8019782:	68fb      	ldr	r3, [r7, #12]
 8019784:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8019786:	68fb      	ldr	r3, [r7, #12]
 8019788:	685b      	ldr	r3, [r3, #4]
 801978a:	68ba      	ldr	r2, [r7, #8]
 801978c:	4413      	add	r3, r2
 801978e:	687a      	ldr	r2, [r7, #4]
 8019790:	429a      	cmp	r2, r3
 8019792:	d108      	bne.n	80197a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8019794:	68fb      	ldr	r3, [r7, #12]
 8019796:	685a      	ldr	r2, [r3, #4]
 8019798:	687b      	ldr	r3, [r7, #4]
 801979a:	685b      	ldr	r3, [r3, #4]
 801979c:	441a      	add	r2, r3
 801979e:	68fb      	ldr	r3, [r7, #12]
 80197a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80197a2:	68fb      	ldr	r3, [r7, #12]
 80197a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80197a6:	687b      	ldr	r3, [r7, #4]
 80197a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80197aa:	687b      	ldr	r3, [r7, #4]
 80197ac:	685b      	ldr	r3, [r3, #4]
 80197ae:	68ba      	ldr	r2, [r7, #8]
 80197b0:	441a      	add	r2, r3
 80197b2:	68fb      	ldr	r3, [r7, #12]
 80197b4:	681b      	ldr	r3, [r3, #0]
 80197b6:	429a      	cmp	r2, r3
 80197b8:	d118      	bne.n	80197ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80197ba:	68fb      	ldr	r3, [r7, #12]
 80197bc:	681a      	ldr	r2, [r3, #0]
 80197be:	4b15      	ldr	r3, [pc, #84]	@ (8019814 <prvInsertBlockIntoFreeList+0xb0>)
 80197c0:	681b      	ldr	r3, [r3, #0]
 80197c2:	429a      	cmp	r2, r3
 80197c4:	d00d      	beq.n	80197e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80197c6:	687b      	ldr	r3, [r7, #4]
 80197c8:	685a      	ldr	r2, [r3, #4]
 80197ca:	68fb      	ldr	r3, [r7, #12]
 80197cc:	681b      	ldr	r3, [r3, #0]
 80197ce:	685b      	ldr	r3, [r3, #4]
 80197d0:	441a      	add	r2, r3
 80197d2:	687b      	ldr	r3, [r7, #4]
 80197d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80197d6:	68fb      	ldr	r3, [r7, #12]
 80197d8:	681b      	ldr	r3, [r3, #0]
 80197da:	681a      	ldr	r2, [r3, #0]
 80197dc:	687b      	ldr	r3, [r7, #4]
 80197de:	601a      	str	r2, [r3, #0]
 80197e0:	e008      	b.n	80197f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80197e2:	4b0c      	ldr	r3, [pc, #48]	@ (8019814 <prvInsertBlockIntoFreeList+0xb0>)
 80197e4:	681a      	ldr	r2, [r3, #0]
 80197e6:	687b      	ldr	r3, [r7, #4]
 80197e8:	601a      	str	r2, [r3, #0]
 80197ea:	e003      	b.n	80197f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80197ec:	68fb      	ldr	r3, [r7, #12]
 80197ee:	681a      	ldr	r2, [r3, #0]
 80197f0:	687b      	ldr	r3, [r7, #4]
 80197f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80197f4:	68fa      	ldr	r2, [r7, #12]
 80197f6:	687b      	ldr	r3, [r7, #4]
 80197f8:	429a      	cmp	r2, r3
 80197fa:	d002      	beq.n	8019802 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80197fc:	68fb      	ldr	r3, [r7, #12]
 80197fe:	687a      	ldr	r2, [r7, #4]
 8019800:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8019802:	bf00      	nop
 8019804:	3714      	adds	r7, #20
 8019806:	46bd      	mov	sp, r7
 8019808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801980c:	4770      	bx	lr
 801980e:	bf00      	nop
 8019810:	24014098 	.word	0x24014098
 8019814:	240140a0 	.word	0x240140a0

08019818 <atoi>:
 8019818:	220a      	movs	r2, #10
 801981a:	2100      	movs	r1, #0
 801981c:	f000 b87c 	b.w	8019918 <strtol>

08019820 <_strtol_l.isra.0>:
 8019820:	2b24      	cmp	r3, #36	@ 0x24
 8019822:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019826:	4686      	mov	lr, r0
 8019828:	4690      	mov	r8, r2
 801982a:	d801      	bhi.n	8019830 <_strtol_l.isra.0+0x10>
 801982c:	2b01      	cmp	r3, #1
 801982e:	d106      	bne.n	801983e <_strtol_l.isra.0+0x1e>
 8019830:	f001 fafa 	bl	801ae28 <__errno>
 8019834:	2316      	movs	r3, #22
 8019836:	6003      	str	r3, [r0, #0]
 8019838:	2000      	movs	r0, #0
 801983a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801983e:	4834      	ldr	r0, [pc, #208]	@ (8019910 <_strtol_l.isra.0+0xf0>)
 8019840:	460d      	mov	r5, r1
 8019842:	462a      	mov	r2, r5
 8019844:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019848:	5d06      	ldrb	r6, [r0, r4]
 801984a:	f016 0608 	ands.w	r6, r6, #8
 801984e:	d1f8      	bne.n	8019842 <_strtol_l.isra.0+0x22>
 8019850:	2c2d      	cmp	r4, #45	@ 0x2d
 8019852:	d110      	bne.n	8019876 <_strtol_l.isra.0+0x56>
 8019854:	782c      	ldrb	r4, [r5, #0]
 8019856:	2601      	movs	r6, #1
 8019858:	1c95      	adds	r5, r2, #2
 801985a:	f033 0210 	bics.w	r2, r3, #16
 801985e:	d115      	bne.n	801988c <_strtol_l.isra.0+0x6c>
 8019860:	2c30      	cmp	r4, #48	@ 0x30
 8019862:	d10d      	bne.n	8019880 <_strtol_l.isra.0+0x60>
 8019864:	782a      	ldrb	r2, [r5, #0]
 8019866:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801986a:	2a58      	cmp	r2, #88	@ 0x58
 801986c:	d108      	bne.n	8019880 <_strtol_l.isra.0+0x60>
 801986e:	786c      	ldrb	r4, [r5, #1]
 8019870:	3502      	adds	r5, #2
 8019872:	2310      	movs	r3, #16
 8019874:	e00a      	b.n	801988c <_strtol_l.isra.0+0x6c>
 8019876:	2c2b      	cmp	r4, #43	@ 0x2b
 8019878:	bf04      	itt	eq
 801987a:	782c      	ldrbeq	r4, [r5, #0]
 801987c:	1c95      	addeq	r5, r2, #2
 801987e:	e7ec      	b.n	801985a <_strtol_l.isra.0+0x3a>
 8019880:	2b00      	cmp	r3, #0
 8019882:	d1f6      	bne.n	8019872 <_strtol_l.isra.0+0x52>
 8019884:	2c30      	cmp	r4, #48	@ 0x30
 8019886:	bf14      	ite	ne
 8019888:	230a      	movne	r3, #10
 801988a:	2308      	moveq	r3, #8
 801988c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8019890:	f10c 3cff 	add.w	ip, ip, #4294967295
 8019894:	2200      	movs	r2, #0
 8019896:	fbbc f9f3 	udiv	r9, ip, r3
 801989a:	4610      	mov	r0, r2
 801989c:	fb03 ca19 	mls	sl, r3, r9, ip
 80198a0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80198a4:	2f09      	cmp	r7, #9
 80198a6:	d80f      	bhi.n	80198c8 <_strtol_l.isra.0+0xa8>
 80198a8:	463c      	mov	r4, r7
 80198aa:	42a3      	cmp	r3, r4
 80198ac:	dd1b      	ble.n	80198e6 <_strtol_l.isra.0+0xc6>
 80198ae:	1c57      	adds	r7, r2, #1
 80198b0:	d007      	beq.n	80198c2 <_strtol_l.isra.0+0xa2>
 80198b2:	4581      	cmp	r9, r0
 80198b4:	d314      	bcc.n	80198e0 <_strtol_l.isra.0+0xc0>
 80198b6:	d101      	bne.n	80198bc <_strtol_l.isra.0+0x9c>
 80198b8:	45a2      	cmp	sl, r4
 80198ba:	db11      	blt.n	80198e0 <_strtol_l.isra.0+0xc0>
 80198bc:	fb00 4003 	mla	r0, r0, r3, r4
 80198c0:	2201      	movs	r2, #1
 80198c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80198c6:	e7eb      	b.n	80198a0 <_strtol_l.isra.0+0x80>
 80198c8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80198cc:	2f19      	cmp	r7, #25
 80198ce:	d801      	bhi.n	80198d4 <_strtol_l.isra.0+0xb4>
 80198d0:	3c37      	subs	r4, #55	@ 0x37
 80198d2:	e7ea      	b.n	80198aa <_strtol_l.isra.0+0x8a>
 80198d4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80198d8:	2f19      	cmp	r7, #25
 80198da:	d804      	bhi.n	80198e6 <_strtol_l.isra.0+0xc6>
 80198dc:	3c57      	subs	r4, #87	@ 0x57
 80198de:	e7e4      	b.n	80198aa <_strtol_l.isra.0+0x8a>
 80198e0:	f04f 32ff 	mov.w	r2, #4294967295
 80198e4:	e7ed      	b.n	80198c2 <_strtol_l.isra.0+0xa2>
 80198e6:	1c53      	adds	r3, r2, #1
 80198e8:	d108      	bne.n	80198fc <_strtol_l.isra.0+0xdc>
 80198ea:	2322      	movs	r3, #34	@ 0x22
 80198ec:	f8ce 3000 	str.w	r3, [lr]
 80198f0:	4660      	mov	r0, ip
 80198f2:	f1b8 0f00 	cmp.w	r8, #0
 80198f6:	d0a0      	beq.n	801983a <_strtol_l.isra.0+0x1a>
 80198f8:	1e69      	subs	r1, r5, #1
 80198fa:	e006      	b.n	801990a <_strtol_l.isra.0+0xea>
 80198fc:	b106      	cbz	r6, 8019900 <_strtol_l.isra.0+0xe0>
 80198fe:	4240      	negs	r0, r0
 8019900:	f1b8 0f00 	cmp.w	r8, #0
 8019904:	d099      	beq.n	801983a <_strtol_l.isra.0+0x1a>
 8019906:	2a00      	cmp	r2, #0
 8019908:	d1f6      	bne.n	80198f8 <_strtol_l.isra.0+0xd8>
 801990a:	f8c8 1000 	str.w	r1, [r8]
 801990e:	e794      	b.n	801983a <_strtol_l.isra.0+0x1a>
 8019910:	0801f409 	.word	0x0801f409

08019914 <_strtol_r>:
 8019914:	f7ff bf84 	b.w	8019820 <_strtol_l.isra.0>

08019918 <strtol>:
 8019918:	4613      	mov	r3, r2
 801991a:	460a      	mov	r2, r1
 801991c:	4601      	mov	r1, r0
 801991e:	4802      	ldr	r0, [pc, #8]	@ (8019928 <strtol+0x10>)
 8019920:	6800      	ldr	r0, [r0, #0]
 8019922:	f7ff bf7d 	b.w	8019820 <_strtol_l.isra.0>
 8019926:	bf00      	nop
 8019928:	24000020 	.word	0x24000020

0801992c <__cvt>:
 801992c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801992e:	ed2d 8b02 	vpush	{d8}
 8019932:	eeb0 8b40 	vmov.f64	d8, d0
 8019936:	b085      	sub	sp, #20
 8019938:	4617      	mov	r7, r2
 801993a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801993c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801993e:	ee18 2a90 	vmov	r2, s17
 8019942:	f025 0520 	bic.w	r5, r5, #32
 8019946:	2a00      	cmp	r2, #0
 8019948:	bfb6      	itet	lt
 801994a:	222d      	movlt	r2, #45	@ 0x2d
 801994c:	2200      	movge	r2, #0
 801994e:	eeb1 8b40 	vneglt.f64	d8, d0
 8019952:	2d46      	cmp	r5, #70	@ 0x46
 8019954:	460c      	mov	r4, r1
 8019956:	701a      	strb	r2, [r3, #0]
 8019958:	d004      	beq.n	8019964 <__cvt+0x38>
 801995a:	2d45      	cmp	r5, #69	@ 0x45
 801995c:	d100      	bne.n	8019960 <__cvt+0x34>
 801995e:	3401      	adds	r4, #1
 8019960:	2102      	movs	r1, #2
 8019962:	e000      	b.n	8019966 <__cvt+0x3a>
 8019964:	2103      	movs	r1, #3
 8019966:	ab03      	add	r3, sp, #12
 8019968:	9301      	str	r3, [sp, #4]
 801996a:	ab02      	add	r3, sp, #8
 801996c:	9300      	str	r3, [sp, #0]
 801996e:	4622      	mov	r2, r4
 8019970:	4633      	mov	r3, r6
 8019972:	eeb0 0b48 	vmov.f64	d0, d8
 8019976:	f001 fb23 	bl	801afc0 <_dtoa_r>
 801997a:	2d47      	cmp	r5, #71	@ 0x47
 801997c:	d114      	bne.n	80199a8 <__cvt+0x7c>
 801997e:	07fb      	lsls	r3, r7, #31
 8019980:	d50a      	bpl.n	8019998 <__cvt+0x6c>
 8019982:	1902      	adds	r2, r0, r4
 8019984:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801998c:	bf08      	it	eq
 801998e:	9203      	streq	r2, [sp, #12]
 8019990:	2130      	movs	r1, #48	@ 0x30
 8019992:	9b03      	ldr	r3, [sp, #12]
 8019994:	4293      	cmp	r3, r2
 8019996:	d319      	bcc.n	80199cc <__cvt+0xa0>
 8019998:	9b03      	ldr	r3, [sp, #12]
 801999a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801999c:	1a1b      	subs	r3, r3, r0
 801999e:	6013      	str	r3, [r2, #0]
 80199a0:	b005      	add	sp, #20
 80199a2:	ecbd 8b02 	vpop	{d8}
 80199a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80199a8:	2d46      	cmp	r5, #70	@ 0x46
 80199aa:	eb00 0204 	add.w	r2, r0, r4
 80199ae:	d1e9      	bne.n	8019984 <__cvt+0x58>
 80199b0:	7803      	ldrb	r3, [r0, #0]
 80199b2:	2b30      	cmp	r3, #48	@ 0x30
 80199b4:	d107      	bne.n	80199c6 <__cvt+0x9a>
 80199b6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80199ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199be:	bf1c      	itt	ne
 80199c0:	f1c4 0401 	rsbne	r4, r4, #1
 80199c4:	6034      	strne	r4, [r6, #0]
 80199c6:	6833      	ldr	r3, [r6, #0]
 80199c8:	441a      	add	r2, r3
 80199ca:	e7db      	b.n	8019984 <__cvt+0x58>
 80199cc:	1c5c      	adds	r4, r3, #1
 80199ce:	9403      	str	r4, [sp, #12]
 80199d0:	7019      	strb	r1, [r3, #0]
 80199d2:	e7de      	b.n	8019992 <__cvt+0x66>

080199d4 <__exponent>:
 80199d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80199d6:	2900      	cmp	r1, #0
 80199d8:	bfba      	itte	lt
 80199da:	4249      	neglt	r1, r1
 80199dc:	232d      	movlt	r3, #45	@ 0x2d
 80199de:	232b      	movge	r3, #43	@ 0x2b
 80199e0:	2909      	cmp	r1, #9
 80199e2:	7002      	strb	r2, [r0, #0]
 80199e4:	7043      	strb	r3, [r0, #1]
 80199e6:	dd29      	ble.n	8019a3c <__exponent+0x68>
 80199e8:	f10d 0307 	add.w	r3, sp, #7
 80199ec:	461d      	mov	r5, r3
 80199ee:	270a      	movs	r7, #10
 80199f0:	461a      	mov	r2, r3
 80199f2:	fbb1 f6f7 	udiv	r6, r1, r7
 80199f6:	fb07 1416 	mls	r4, r7, r6, r1
 80199fa:	3430      	adds	r4, #48	@ 0x30
 80199fc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8019a00:	460c      	mov	r4, r1
 8019a02:	2c63      	cmp	r4, #99	@ 0x63
 8019a04:	f103 33ff 	add.w	r3, r3, #4294967295
 8019a08:	4631      	mov	r1, r6
 8019a0a:	dcf1      	bgt.n	80199f0 <__exponent+0x1c>
 8019a0c:	3130      	adds	r1, #48	@ 0x30
 8019a0e:	1e94      	subs	r4, r2, #2
 8019a10:	f803 1c01 	strb.w	r1, [r3, #-1]
 8019a14:	1c41      	adds	r1, r0, #1
 8019a16:	4623      	mov	r3, r4
 8019a18:	42ab      	cmp	r3, r5
 8019a1a:	d30a      	bcc.n	8019a32 <__exponent+0x5e>
 8019a1c:	f10d 0309 	add.w	r3, sp, #9
 8019a20:	1a9b      	subs	r3, r3, r2
 8019a22:	42ac      	cmp	r4, r5
 8019a24:	bf88      	it	hi
 8019a26:	2300      	movhi	r3, #0
 8019a28:	3302      	adds	r3, #2
 8019a2a:	4403      	add	r3, r0
 8019a2c:	1a18      	subs	r0, r3, r0
 8019a2e:	b003      	add	sp, #12
 8019a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019a32:	f813 6b01 	ldrb.w	r6, [r3], #1
 8019a36:	f801 6f01 	strb.w	r6, [r1, #1]!
 8019a3a:	e7ed      	b.n	8019a18 <__exponent+0x44>
 8019a3c:	2330      	movs	r3, #48	@ 0x30
 8019a3e:	3130      	adds	r1, #48	@ 0x30
 8019a40:	7083      	strb	r3, [r0, #2]
 8019a42:	70c1      	strb	r1, [r0, #3]
 8019a44:	1d03      	adds	r3, r0, #4
 8019a46:	e7f1      	b.n	8019a2c <__exponent+0x58>

08019a48 <_printf_float>:
 8019a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a4c:	b08d      	sub	sp, #52	@ 0x34
 8019a4e:	460c      	mov	r4, r1
 8019a50:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8019a54:	4616      	mov	r6, r2
 8019a56:	461f      	mov	r7, r3
 8019a58:	4605      	mov	r5, r0
 8019a5a:	f001 f93d 	bl	801acd8 <_localeconv_r>
 8019a5e:	f8d0 b000 	ldr.w	fp, [r0]
 8019a62:	4658      	mov	r0, fp
 8019a64:	f7e6 fcb4 	bl	80003d0 <strlen>
 8019a68:	2300      	movs	r3, #0
 8019a6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8019a6c:	f8d8 3000 	ldr.w	r3, [r8]
 8019a70:	f894 9018 	ldrb.w	r9, [r4, #24]
 8019a74:	6822      	ldr	r2, [r4, #0]
 8019a76:	9005      	str	r0, [sp, #20]
 8019a78:	3307      	adds	r3, #7
 8019a7a:	f023 0307 	bic.w	r3, r3, #7
 8019a7e:	f103 0108 	add.w	r1, r3, #8
 8019a82:	f8c8 1000 	str.w	r1, [r8]
 8019a86:	ed93 0b00 	vldr	d0, [r3]
 8019a8a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8019ce8 <_printf_float+0x2a0>
 8019a8e:	eeb0 7bc0 	vabs.f64	d7, d0
 8019a92:	eeb4 7b46 	vcmp.f64	d7, d6
 8019a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a9a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8019a9e:	dd24      	ble.n	8019aea <_printf_float+0xa2>
 8019aa0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8019aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019aa8:	d502      	bpl.n	8019ab0 <_printf_float+0x68>
 8019aaa:	232d      	movs	r3, #45	@ 0x2d
 8019aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019ab0:	498f      	ldr	r1, [pc, #572]	@ (8019cf0 <_printf_float+0x2a8>)
 8019ab2:	4b90      	ldr	r3, [pc, #576]	@ (8019cf4 <_printf_float+0x2ac>)
 8019ab4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8019ab8:	bf8c      	ite	hi
 8019aba:	4688      	movhi	r8, r1
 8019abc:	4698      	movls	r8, r3
 8019abe:	f022 0204 	bic.w	r2, r2, #4
 8019ac2:	2303      	movs	r3, #3
 8019ac4:	6123      	str	r3, [r4, #16]
 8019ac6:	6022      	str	r2, [r4, #0]
 8019ac8:	f04f 0a00 	mov.w	sl, #0
 8019acc:	9700      	str	r7, [sp, #0]
 8019ace:	4633      	mov	r3, r6
 8019ad0:	aa0b      	add	r2, sp, #44	@ 0x2c
 8019ad2:	4621      	mov	r1, r4
 8019ad4:	4628      	mov	r0, r5
 8019ad6:	f000 f9d1 	bl	8019e7c <_printf_common>
 8019ada:	3001      	adds	r0, #1
 8019adc:	f040 8089 	bne.w	8019bf2 <_printf_float+0x1aa>
 8019ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8019ae4:	b00d      	add	sp, #52	@ 0x34
 8019ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019aea:	eeb4 0b40 	vcmp.f64	d0, d0
 8019aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019af2:	d709      	bvc.n	8019b08 <_printf_float+0xc0>
 8019af4:	ee10 3a90 	vmov	r3, s1
 8019af8:	2b00      	cmp	r3, #0
 8019afa:	bfbc      	itt	lt
 8019afc:	232d      	movlt	r3, #45	@ 0x2d
 8019afe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8019b02:	497d      	ldr	r1, [pc, #500]	@ (8019cf8 <_printf_float+0x2b0>)
 8019b04:	4b7d      	ldr	r3, [pc, #500]	@ (8019cfc <_printf_float+0x2b4>)
 8019b06:	e7d5      	b.n	8019ab4 <_printf_float+0x6c>
 8019b08:	6863      	ldr	r3, [r4, #4]
 8019b0a:	1c59      	adds	r1, r3, #1
 8019b0c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8019b10:	d139      	bne.n	8019b86 <_printf_float+0x13e>
 8019b12:	2306      	movs	r3, #6
 8019b14:	6063      	str	r3, [r4, #4]
 8019b16:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8019b1a:	2300      	movs	r3, #0
 8019b1c:	6022      	str	r2, [r4, #0]
 8019b1e:	9303      	str	r3, [sp, #12]
 8019b20:	ab0a      	add	r3, sp, #40	@ 0x28
 8019b22:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8019b26:	ab09      	add	r3, sp, #36	@ 0x24
 8019b28:	9300      	str	r3, [sp, #0]
 8019b2a:	6861      	ldr	r1, [r4, #4]
 8019b2c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8019b30:	4628      	mov	r0, r5
 8019b32:	f7ff fefb 	bl	801992c <__cvt>
 8019b36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019b3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019b3c:	4680      	mov	r8, r0
 8019b3e:	d129      	bne.n	8019b94 <_printf_float+0x14c>
 8019b40:	1cc8      	adds	r0, r1, #3
 8019b42:	db02      	blt.n	8019b4a <_printf_float+0x102>
 8019b44:	6863      	ldr	r3, [r4, #4]
 8019b46:	4299      	cmp	r1, r3
 8019b48:	dd41      	ble.n	8019bce <_printf_float+0x186>
 8019b4a:	f1a9 0902 	sub.w	r9, r9, #2
 8019b4e:	fa5f f989 	uxtb.w	r9, r9
 8019b52:	3901      	subs	r1, #1
 8019b54:	464a      	mov	r2, r9
 8019b56:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8019b5a:	9109      	str	r1, [sp, #36]	@ 0x24
 8019b5c:	f7ff ff3a 	bl	80199d4 <__exponent>
 8019b60:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019b62:	1813      	adds	r3, r2, r0
 8019b64:	2a01      	cmp	r2, #1
 8019b66:	4682      	mov	sl, r0
 8019b68:	6123      	str	r3, [r4, #16]
 8019b6a:	dc02      	bgt.n	8019b72 <_printf_float+0x12a>
 8019b6c:	6822      	ldr	r2, [r4, #0]
 8019b6e:	07d2      	lsls	r2, r2, #31
 8019b70:	d501      	bpl.n	8019b76 <_printf_float+0x12e>
 8019b72:	3301      	adds	r3, #1
 8019b74:	6123      	str	r3, [r4, #16]
 8019b76:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8019b7a:	2b00      	cmp	r3, #0
 8019b7c:	d0a6      	beq.n	8019acc <_printf_float+0x84>
 8019b7e:	232d      	movs	r3, #45	@ 0x2d
 8019b80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019b84:	e7a2      	b.n	8019acc <_printf_float+0x84>
 8019b86:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019b8a:	d1c4      	bne.n	8019b16 <_printf_float+0xce>
 8019b8c:	2b00      	cmp	r3, #0
 8019b8e:	d1c2      	bne.n	8019b16 <_printf_float+0xce>
 8019b90:	2301      	movs	r3, #1
 8019b92:	e7bf      	b.n	8019b14 <_printf_float+0xcc>
 8019b94:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019b98:	d9db      	bls.n	8019b52 <_printf_float+0x10a>
 8019b9a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8019b9e:	d118      	bne.n	8019bd2 <_printf_float+0x18a>
 8019ba0:	2900      	cmp	r1, #0
 8019ba2:	6863      	ldr	r3, [r4, #4]
 8019ba4:	dd0b      	ble.n	8019bbe <_printf_float+0x176>
 8019ba6:	6121      	str	r1, [r4, #16]
 8019ba8:	b913      	cbnz	r3, 8019bb0 <_printf_float+0x168>
 8019baa:	6822      	ldr	r2, [r4, #0]
 8019bac:	07d0      	lsls	r0, r2, #31
 8019bae:	d502      	bpl.n	8019bb6 <_printf_float+0x16e>
 8019bb0:	3301      	adds	r3, #1
 8019bb2:	440b      	add	r3, r1
 8019bb4:	6123      	str	r3, [r4, #16]
 8019bb6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8019bb8:	f04f 0a00 	mov.w	sl, #0
 8019bbc:	e7db      	b.n	8019b76 <_printf_float+0x12e>
 8019bbe:	b913      	cbnz	r3, 8019bc6 <_printf_float+0x17e>
 8019bc0:	6822      	ldr	r2, [r4, #0]
 8019bc2:	07d2      	lsls	r2, r2, #31
 8019bc4:	d501      	bpl.n	8019bca <_printf_float+0x182>
 8019bc6:	3302      	adds	r3, #2
 8019bc8:	e7f4      	b.n	8019bb4 <_printf_float+0x16c>
 8019bca:	2301      	movs	r3, #1
 8019bcc:	e7f2      	b.n	8019bb4 <_printf_float+0x16c>
 8019bce:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8019bd2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019bd4:	4299      	cmp	r1, r3
 8019bd6:	db05      	blt.n	8019be4 <_printf_float+0x19c>
 8019bd8:	6823      	ldr	r3, [r4, #0]
 8019bda:	6121      	str	r1, [r4, #16]
 8019bdc:	07d8      	lsls	r0, r3, #31
 8019bde:	d5ea      	bpl.n	8019bb6 <_printf_float+0x16e>
 8019be0:	1c4b      	adds	r3, r1, #1
 8019be2:	e7e7      	b.n	8019bb4 <_printf_float+0x16c>
 8019be4:	2900      	cmp	r1, #0
 8019be6:	bfd4      	ite	le
 8019be8:	f1c1 0202 	rsble	r2, r1, #2
 8019bec:	2201      	movgt	r2, #1
 8019bee:	4413      	add	r3, r2
 8019bf0:	e7e0      	b.n	8019bb4 <_printf_float+0x16c>
 8019bf2:	6823      	ldr	r3, [r4, #0]
 8019bf4:	055a      	lsls	r2, r3, #21
 8019bf6:	d407      	bmi.n	8019c08 <_printf_float+0x1c0>
 8019bf8:	6923      	ldr	r3, [r4, #16]
 8019bfa:	4642      	mov	r2, r8
 8019bfc:	4631      	mov	r1, r6
 8019bfe:	4628      	mov	r0, r5
 8019c00:	47b8      	blx	r7
 8019c02:	3001      	adds	r0, #1
 8019c04:	d12a      	bne.n	8019c5c <_printf_float+0x214>
 8019c06:	e76b      	b.n	8019ae0 <_printf_float+0x98>
 8019c08:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019c0c:	f240 80e0 	bls.w	8019dd0 <_printf_float+0x388>
 8019c10:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019c14:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c1c:	d133      	bne.n	8019c86 <_printf_float+0x23e>
 8019c1e:	4a38      	ldr	r2, [pc, #224]	@ (8019d00 <_printf_float+0x2b8>)
 8019c20:	2301      	movs	r3, #1
 8019c22:	4631      	mov	r1, r6
 8019c24:	4628      	mov	r0, r5
 8019c26:	47b8      	blx	r7
 8019c28:	3001      	adds	r0, #1
 8019c2a:	f43f af59 	beq.w	8019ae0 <_printf_float+0x98>
 8019c2e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8019c32:	4543      	cmp	r3, r8
 8019c34:	db02      	blt.n	8019c3c <_printf_float+0x1f4>
 8019c36:	6823      	ldr	r3, [r4, #0]
 8019c38:	07d8      	lsls	r0, r3, #31
 8019c3a:	d50f      	bpl.n	8019c5c <_printf_float+0x214>
 8019c3c:	9b05      	ldr	r3, [sp, #20]
 8019c3e:	465a      	mov	r2, fp
 8019c40:	4631      	mov	r1, r6
 8019c42:	4628      	mov	r0, r5
 8019c44:	47b8      	blx	r7
 8019c46:	3001      	adds	r0, #1
 8019c48:	f43f af4a 	beq.w	8019ae0 <_printf_float+0x98>
 8019c4c:	f04f 0900 	mov.w	r9, #0
 8019c50:	f108 38ff 	add.w	r8, r8, #4294967295
 8019c54:	f104 0a1a 	add.w	sl, r4, #26
 8019c58:	45c8      	cmp	r8, r9
 8019c5a:	dc09      	bgt.n	8019c70 <_printf_float+0x228>
 8019c5c:	6823      	ldr	r3, [r4, #0]
 8019c5e:	079b      	lsls	r3, r3, #30
 8019c60:	f100 8107 	bmi.w	8019e72 <_printf_float+0x42a>
 8019c64:	68e0      	ldr	r0, [r4, #12]
 8019c66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019c68:	4298      	cmp	r0, r3
 8019c6a:	bfb8      	it	lt
 8019c6c:	4618      	movlt	r0, r3
 8019c6e:	e739      	b.n	8019ae4 <_printf_float+0x9c>
 8019c70:	2301      	movs	r3, #1
 8019c72:	4652      	mov	r2, sl
 8019c74:	4631      	mov	r1, r6
 8019c76:	4628      	mov	r0, r5
 8019c78:	47b8      	blx	r7
 8019c7a:	3001      	adds	r0, #1
 8019c7c:	f43f af30 	beq.w	8019ae0 <_printf_float+0x98>
 8019c80:	f109 0901 	add.w	r9, r9, #1
 8019c84:	e7e8      	b.n	8019c58 <_printf_float+0x210>
 8019c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019c88:	2b00      	cmp	r3, #0
 8019c8a:	dc3b      	bgt.n	8019d04 <_printf_float+0x2bc>
 8019c8c:	4a1c      	ldr	r2, [pc, #112]	@ (8019d00 <_printf_float+0x2b8>)
 8019c8e:	2301      	movs	r3, #1
 8019c90:	4631      	mov	r1, r6
 8019c92:	4628      	mov	r0, r5
 8019c94:	47b8      	blx	r7
 8019c96:	3001      	adds	r0, #1
 8019c98:	f43f af22 	beq.w	8019ae0 <_printf_float+0x98>
 8019c9c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8019ca0:	ea59 0303 	orrs.w	r3, r9, r3
 8019ca4:	d102      	bne.n	8019cac <_printf_float+0x264>
 8019ca6:	6823      	ldr	r3, [r4, #0]
 8019ca8:	07d9      	lsls	r1, r3, #31
 8019caa:	d5d7      	bpl.n	8019c5c <_printf_float+0x214>
 8019cac:	9b05      	ldr	r3, [sp, #20]
 8019cae:	465a      	mov	r2, fp
 8019cb0:	4631      	mov	r1, r6
 8019cb2:	4628      	mov	r0, r5
 8019cb4:	47b8      	blx	r7
 8019cb6:	3001      	adds	r0, #1
 8019cb8:	f43f af12 	beq.w	8019ae0 <_printf_float+0x98>
 8019cbc:	f04f 0a00 	mov.w	sl, #0
 8019cc0:	f104 0b1a 	add.w	fp, r4, #26
 8019cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019cc6:	425b      	negs	r3, r3
 8019cc8:	4553      	cmp	r3, sl
 8019cca:	dc01      	bgt.n	8019cd0 <_printf_float+0x288>
 8019ccc:	464b      	mov	r3, r9
 8019cce:	e794      	b.n	8019bfa <_printf_float+0x1b2>
 8019cd0:	2301      	movs	r3, #1
 8019cd2:	465a      	mov	r2, fp
 8019cd4:	4631      	mov	r1, r6
 8019cd6:	4628      	mov	r0, r5
 8019cd8:	47b8      	blx	r7
 8019cda:	3001      	adds	r0, #1
 8019cdc:	f43f af00 	beq.w	8019ae0 <_printf_float+0x98>
 8019ce0:	f10a 0a01 	add.w	sl, sl, #1
 8019ce4:	e7ee      	b.n	8019cc4 <_printf_float+0x27c>
 8019ce6:	bf00      	nop
 8019ce8:	ffffffff 	.word	0xffffffff
 8019cec:	7fefffff 	.word	0x7fefffff
 8019cf0:	0801f50d 	.word	0x0801f50d
 8019cf4:	0801f509 	.word	0x0801f509
 8019cf8:	0801f515 	.word	0x0801f515
 8019cfc:	0801f511 	.word	0x0801f511
 8019d00:	0801f64f 	.word	0x0801f64f
 8019d04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019d06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8019d0a:	4553      	cmp	r3, sl
 8019d0c:	bfa8      	it	ge
 8019d0e:	4653      	movge	r3, sl
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	4699      	mov	r9, r3
 8019d14:	dc37      	bgt.n	8019d86 <_printf_float+0x33e>
 8019d16:	2300      	movs	r3, #0
 8019d18:	9307      	str	r3, [sp, #28]
 8019d1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019d1e:	f104 021a 	add.w	r2, r4, #26
 8019d22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019d24:	9907      	ldr	r1, [sp, #28]
 8019d26:	9306      	str	r3, [sp, #24]
 8019d28:	eba3 0309 	sub.w	r3, r3, r9
 8019d2c:	428b      	cmp	r3, r1
 8019d2e:	dc31      	bgt.n	8019d94 <_printf_float+0x34c>
 8019d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d32:	459a      	cmp	sl, r3
 8019d34:	dc3b      	bgt.n	8019dae <_printf_float+0x366>
 8019d36:	6823      	ldr	r3, [r4, #0]
 8019d38:	07da      	lsls	r2, r3, #31
 8019d3a:	d438      	bmi.n	8019dae <_printf_float+0x366>
 8019d3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d3e:	ebaa 0903 	sub.w	r9, sl, r3
 8019d42:	9b06      	ldr	r3, [sp, #24]
 8019d44:	ebaa 0303 	sub.w	r3, sl, r3
 8019d48:	4599      	cmp	r9, r3
 8019d4a:	bfa8      	it	ge
 8019d4c:	4699      	movge	r9, r3
 8019d4e:	f1b9 0f00 	cmp.w	r9, #0
 8019d52:	dc34      	bgt.n	8019dbe <_printf_float+0x376>
 8019d54:	f04f 0800 	mov.w	r8, #0
 8019d58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019d5c:	f104 0b1a 	add.w	fp, r4, #26
 8019d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d62:	ebaa 0303 	sub.w	r3, sl, r3
 8019d66:	eba3 0309 	sub.w	r3, r3, r9
 8019d6a:	4543      	cmp	r3, r8
 8019d6c:	f77f af76 	ble.w	8019c5c <_printf_float+0x214>
 8019d70:	2301      	movs	r3, #1
 8019d72:	465a      	mov	r2, fp
 8019d74:	4631      	mov	r1, r6
 8019d76:	4628      	mov	r0, r5
 8019d78:	47b8      	blx	r7
 8019d7a:	3001      	adds	r0, #1
 8019d7c:	f43f aeb0 	beq.w	8019ae0 <_printf_float+0x98>
 8019d80:	f108 0801 	add.w	r8, r8, #1
 8019d84:	e7ec      	b.n	8019d60 <_printf_float+0x318>
 8019d86:	4642      	mov	r2, r8
 8019d88:	4631      	mov	r1, r6
 8019d8a:	4628      	mov	r0, r5
 8019d8c:	47b8      	blx	r7
 8019d8e:	3001      	adds	r0, #1
 8019d90:	d1c1      	bne.n	8019d16 <_printf_float+0x2ce>
 8019d92:	e6a5      	b.n	8019ae0 <_printf_float+0x98>
 8019d94:	2301      	movs	r3, #1
 8019d96:	4631      	mov	r1, r6
 8019d98:	4628      	mov	r0, r5
 8019d9a:	9206      	str	r2, [sp, #24]
 8019d9c:	47b8      	blx	r7
 8019d9e:	3001      	adds	r0, #1
 8019da0:	f43f ae9e 	beq.w	8019ae0 <_printf_float+0x98>
 8019da4:	9b07      	ldr	r3, [sp, #28]
 8019da6:	9a06      	ldr	r2, [sp, #24]
 8019da8:	3301      	adds	r3, #1
 8019daa:	9307      	str	r3, [sp, #28]
 8019dac:	e7b9      	b.n	8019d22 <_printf_float+0x2da>
 8019dae:	9b05      	ldr	r3, [sp, #20]
 8019db0:	465a      	mov	r2, fp
 8019db2:	4631      	mov	r1, r6
 8019db4:	4628      	mov	r0, r5
 8019db6:	47b8      	blx	r7
 8019db8:	3001      	adds	r0, #1
 8019dba:	d1bf      	bne.n	8019d3c <_printf_float+0x2f4>
 8019dbc:	e690      	b.n	8019ae0 <_printf_float+0x98>
 8019dbe:	9a06      	ldr	r2, [sp, #24]
 8019dc0:	464b      	mov	r3, r9
 8019dc2:	4442      	add	r2, r8
 8019dc4:	4631      	mov	r1, r6
 8019dc6:	4628      	mov	r0, r5
 8019dc8:	47b8      	blx	r7
 8019dca:	3001      	adds	r0, #1
 8019dcc:	d1c2      	bne.n	8019d54 <_printf_float+0x30c>
 8019dce:	e687      	b.n	8019ae0 <_printf_float+0x98>
 8019dd0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8019dd4:	f1b9 0f01 	cmp.w	r9, #1
 8019dd8:	dc01      	bgt.n	8019dde <_printf_float+0x396>
 8019dda:	07db      	lsls	r3, r3, #31
 8019ddc:	d536      	bpl.n	8019e4c <_printf_float+0x404>
 8019dde:	2301      	movs	r3, #1
 8019de0:	4642      	mov	r2, r8
 8019de2:	4631      	mov	r1, r6
 8019de4:	4628      	mov	r0, r5
 8019de6:	47b8      	blx	r7
 8019de8:	3001      	adds	r0, #1
 8019dea:	f43f ae79 	beq.w	8019ae0 <_printf_float+0x98>
 8019dee:	9b05      	ldr	r3, [sp, #20]
 8019df0:	465a      	mov	r2, fp
 8019df2:	4631      	mov	r1, r6
 8019df4:	4628      	mov	r0, r5
 8019df6:	47b8      	blx	r7
 8019df8:	3001      	adds	r0, #1
 8019dfa:	f43f ae71 	beq.w	8019ae0 <_printf_float+0x98>
 8019dfe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019e02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e0a:	f109 39ff 	add.w	r9, r9, #4294967295
 8019e0e:	d018      	beq.n	8019e42 <_printf_float+0x3fa>
 8019e10:	464b      	mov	r3, r9
 8019e12:	f108 0201 	add.w	r2, r8, #1
 8019e16:	4631      	mov	r1, r6
 8019e18:	4628      	mov	r0, r5
 8019e1a:	47b8      	blx	r7
 8019e1c:	3001      	adds	r0, #1
 8019e1e:	d10c      	bne.n	8019e3a <_printf_float+0x3f2>
 8019e20:	e65e      	b.n	8019ae0 <_printf_float+0x98>
 8019e22:	2301      	movs	r3, #1
 8019e24:	465a      	mov	r2, fp
 8019e26:	4631      	mov	r1, r6
 8019e28:	4628      	mov	r0, r5
 8019e2a:	47b8      	blx	r7
 8019e2c:	3001      	adds	r0, #1
 8019e2e:	f43f ae57 	beq.w	8019ae0 <_printf_float+0x98>
 8019e32:	f108 0801 	add.w	r8, r8, #1
 8019e36:	45c8      	cmp	r8, r9
 8019e38:	dbf3      	blt.n	8019e22 <_printf_float+0x3da>
 8019e3a:	4653      	mov	r3, sl
 8019e3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019e40:	e6dc      	b.n	8019bfc <_printf_float+0x1b4>
 8019e42:	f04f 0800 	mov.w	r8, #0
 8019e46:	f104 0b1a 	add.w	fp, r4, #26
 8019e4a:	e7f4      	b.n	8019e36 <_printf_float+0x3ee>
 8019e4c:	2301      	movs	r3, #1
 8019e4e:	4642      	mov	r2, r8
 8019e50:	e7e1      	b.n	8019e16 <_printf_float+0x3ce>
 8019e52:	2301      	movs	r3, #1
 8019e54:	464a      	mov	r2, r9
 8019e56:	4631      	mov	r1, r6
 8019e58:	4628      	mov	r0, r5
 8019e5a:	47b8      	blx	r7
 8019e5c:	3001      	adds	r0, #1
 8019e5e:	f43f ae3f 	beq.w	8019ae0 <_printf_float+0x98>
 8019e62:	f108 0801 	add.w	r8, r8, #1
 8019e66:	68e3      	ldr	r3, [r4, #12]
 8019e68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8019e6a:	1a5b      	subs	r3, r3, r1
 8019e6c:	4543      	cmp	r3, r8
 8019e6e:	dcf0      	bgt.n	8019e52 <_printf_float+0x40a>
 8019e70:	e6f8      	b.n	8019c64 <_printf_float+0x21c>
 8019e72:	f04f 0800 	mov.w	r8, #0
 8019e76:	f104 0919 	add.w	r9, r4, #25
 8019e7a:	e7f4      	b.n	8019e66 <_printf_float+0x41e>

08019e7c <_printf_common>:
 8019e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019e80:	4616      	mov	r6, r2
 8019e82:	4698      	mov	r8, r3
 8019e84:	688a      	ldr	r2, [r1, #8]
 8019e86:	690b      	ldr	r3, [r1, #16]
 8019e88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019e8c:	4293      	cmp	r3, r2
 8019e8e:	bfb8      	it	lt
 8019e90:	4613      	movlt	r3, r2
 8019e92:	6033      	str	r3, [r6, #0]
 8019e94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019e98:	4607      	mov	r7, r0
 8019e9a:	460c      	mov	r4, r1
 8019e9c:	b10a      	cbz	r2, 8019ea2 <_printf_common+0x26>
 8019e9e:	3301      	adds	r3, #1
 8019ea0:	6033      	str	r3, [r6, #0]
 8019ea2:	6823      	ldr	r3, [r4, #0]
 8019ea4:	0699      	lsls	r1, r3, #26
 8019ea6:	bf42      	ittt	mi
 8019ea8:	6833      	ldrmi	r3, [r6, #0]
 8019eaa:	3302      	addmi	r3, #2
 8019eac:	6033      	strmi	r3, [r6, #0]
 8019eae:	6825      	ldr	r5, [r4, #0]
 8019eb0:	f015 0506 	ands.w	r5, r5, #6
 8019eb4:	d106      	bne.n	8019ec4 <_printf_common+0x48>
 8019eb6:	f104 0a19 	add.w	sl, r4, #25
 8019eba:	68e3      	ldr	r3, [r4, #12]
 8019ebc:	6832      	ldr	r2, [r6, #0]
 8019ebe:	1a9b      	subs	r3, r3, r2
 8019ec0:	42ab      	cmp	r3, r5
 8019ec2:	dc26      	bgt.n	8019f12 <_printf_common+0x96>
 8019ec4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019ec8:	6822      	ldr	r2, [r4, #0]
 8019eca:	3b00      	subs	r3, #0
 8019ecc:	bf18      	it	ne
 8019ece:	2301      	movne	r3, #1
 8019ed0:	0692      	lsls	r2, r2, #26
 8019ed2:	d42b      	bmi.n	8019f2c <_printf_common+0xb0>
 8019ed4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019ed8:	4641      	mov	r1, r8
 8019eda:	4638      	mov	r0, r7
 8019edc:	47c8      	blx	r9
 8019ede:	3001      	adds	r0, #1
 8019ee0:	d01e      	beq.n	8019f20 <_printf_common+0xa4>
 8019ee2:	6823      	ldr	r3, [r4, #0]
 8019ee4:	6922      	ldr	r2, [r4, #16]
 8019ee6:	f003 0306 	and.w	r3, r3, #6
 8019eea:	2b04      	cmp	r3, #4
 8019eec:	bf02      	ittt	eq
 8019eee:	68e5      	ldreq	r5, [r4, #12]
 8019ef0:	6833      	ldreq	r3, [r6, #0]
 8019ef2:	1aed      	subeq	r5, r5, r3
 8019ef4:	68a3      	ldr	r3, [r4, #8]
 8019ef6:	bf0c      	ite	eq
 8019ef8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019efc:	2500      	movne	r5, #0
 8019efe:	4293      	cmp	r3, r2
 8019f00:	bfc4      	itt	gt
 8019f02:	1a9b      	subgt	r3, r3, r2
 8019f04:	18ed      	addgt	r5, r5, r3
 8019f06:	2600      	movs	r6, #0
 8019f08:	341a      	adds	r4, #26
 8019f0a:	42b5      	cmp	r5, r6
 8019f0c:	d11a      	bne.n	8019f44 <_printf_common+0xc8>
 8019f0e:	2000      	movs	r0, #0
 8019f10:	e008      	b.n	8019f24 <_printf_common+0xa8>
 8019f12:	2301      	movs	r3, #1
 8019f14:	4652      	mov	r2, sl
 8019f16:	4641      	mov	r1, r8
 8019f18:	4638      	mov	r0, r7
 8019f1a:	47c8      	blx	r9
 8019f1c:	3001      	adds	r0, #1
 8019f1e:	d103      	bne.n	8019f28 <_printf_common+0xac>
 8019f20:	f04f 30ff 	mov.w	r0, #4294967295
 8019f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f28:	3501      	adds	r5, #1
 8019f2a:	e7c6      	b.n	8019eba <_printf_common+0x3e>
 8019f2c:	18e1      	adds	r1, r4, r3
 8019f2e:	1c5a      	adds	r2, r3, #1
 8019f30:	2030      	movs	r0, #48	@ 0x30
 8019f32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019f36:	4422      	add	r2, r4
 8019f38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019f3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019f40:	3302      	adds	r3, #2
 8019f42:	e7c7      	b.n	8019ed4 <_printf_common+0x58>
 8019f44:	2301      	movs	r3, #1
 8019f46:	4622      	mov	r2, r4
 8019f48:	4641      	mov	r1, r8
 8019f4a:	4638      	mov	r0, r7
 8019f4c:	47c8      	blx	r9
 8019f4e:	3001      	adds	r0, #1
 8019f50:	d0e6      	beq.n	8019f20 <_printf_common+0xa4>
 8019f52:	3601      	adds	r6, #1
 8019f54:	e7d9      	b.n	8019f0a <_printf_common+0x8e>
	...

08019f58 <_printf_i>:
 8019f58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019f5c:	7e0f      	ldrb	r7, [r1, #24]
 8019f5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019f60:	2f78      	cmp	r7, #120	@ 0x78
 8019f62:	4691      	mov	r9, r2
 8019f64:	4680      	mov	r8, r0
 8019f66:	460c      	mov	r4, r1
 8019f68:	469a      	mov	sl, r3
 8019f6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019f6e:	d807      	bhi.n	8019f80 <_printf_i+0x28>
 8019f70:	2f62      	cmp	r7, #98	@ 0x62
 8019f72:	d80a      	bhi.n	8019f8a <_printf_i+0x32>
 8019f74:	2f00      	cmp	r7, #0
 8019f76:	f000 80d1 	beq.w	801a11c <_printf_i+0x1c4>
 8019f7a:	2f58      	cmp	r7, #88	@ 0x58
 8019f7c:	f000 80b8 	beq.w	801a0f0 <_printf_i+0x198>
 8019f80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019f84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019f88:	e03a      	b.n	801a000 <_printf_i+0xa8>
 8019f8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019f8e:	2b15      	cmp	r3, #21
 8019f90:	d8f6      	bhi.n	8019f80 <_printf_i+0x28>
 8019f92:	a101      	add	r1, pc, #4	@ (adr r1, 8019f98 <_printf_i+0x40>)
 8019f94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019f98:	08019ff1 	.word	0x08019ff1
 8019f9c:	0801a005 	.word	0x0801a005
 8019fa0:	08019f81 	.word	0x08019f81
 8019fa4:	08019f81 	.word	0x08019f81
 8019fa8:	08019f81 	.word	0x08019f81
 8019fac:	08019f81 	.word	0x08019f81
 8019fb0:	0801a005 	.word	0x0801a005
 8019fb4:	08019f81 	.word	0x08019f81
 8019fb8:	08019f81 	.word	0x08019f81
 8019fbc:	08019f81 	.word	0x08019f81
 8019fc0:	08019f81 	.word	0x08019f81
 8019fc4:	0801a103 	.word	0x0801a103
 8019fc8:	0801a02f 	.word	0x0801a02f
 8019fcc:	0801a0bd 	.word	0x0801a0bd
 8019fd0:	08019f81 	.word	0x08019f81
 8019fd4:	08019f81 	.word	0x08019f81
 8019fd8:	0801a125 	.word	0x0801a125
 8019fdc:	08019f81 	.word	0x08019f81
 8019fe0:	0801a02f 	.word	0x0801a02f
 8019fe4:	08019f81 	.word	0x08019f81
 8019fe8:	08019f81 	.word	0x08019f81
 8019fec:	0801a0c5 	.word	0x0801a0c5
 8019ff0:	6833      	ldr	r3, [r6, #0]
 8019ff2:	1d1a      	adds	r2, r3, #4
 8019ff4:	681b      	ldr	r3, [r3, #0]
 8019ff6:	6032      	str	r2, [r6, #0]
 8019ff8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019ffc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a000:	2301      	movs	r3, #1
 801a002:	e09c      	b.n	801a13e <_printf_i+0x1e6>
 801a004:	6833      	ldr	r3, [r6, #0]
 801a006:	6820      	ldr	r0, [r4, #0]
 801a008:	1d19      	adds	r1, r3, #4
 801a00a:	6031      	str	r1, [r6, #0]
 801a00c:	0606      	lsls	r6, r0, #24
 801a00e:	d501      	bpl.n	801a014 <_printf_i+0xbc>
 801a010:	681d      	ldr	r5, [r3, #0]
 801a012:	e003      	b.n	801a01c <_printf_i+0xc4>
 801a014:	0645      	lsls	r5, r0, #25
 801a016:	d5fb      	bpl.n	801a010 <_printf_i+0xb8>
 801a018:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a01c:	2d00      	cmp	r5, #0
 801a01e:	da03      	bge.n	801a028 <_printf_i+0xd0>
 801a020:	232d      	movs	r3, #45	@ 0x2d
 801a022:	426d      	negs	r5, r5
 801a024:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a028:	4858      	ldr	r0, [pc, #352]	@ (801a18c <_printf_i+0x234>)
 801a02a:	230a      	movs	r3, #10
 801a02c:	e011      	b.n	801a052 <_printf_i+0xfa>
 801a02e:	6821      	ldr	r1, [r4, #0]
 801a030:	6833      	ldr	r3, [r6, #0]
 801a032:	0608      	lsls	r0, r1, #24
 801a034:	f853 5b04 	ldr.w	r5, [r3], #4
 801a038:	d402      	bmi.n	801a040 <_printf_i+0xe8>
 801a03a:	0649      	lsls	r1, r1, #25
 801a03c:	bf48      	it	mi
 801a03e:	b2ad      	uxthmi	r5, r5
 801a040:	2f6f      	cmp	r7, #111	@ 0x6f
 801a042:	4852      	ldr	r0, [pc, #328]	@ (801a18c <_printf_i+0x234>)
 801a044:	6033      	str	r3, [r6, #0]
 801a046:	bf14      	ite	ne
 801a048:	230a      	movne	r3, #10
 801a04a:	2308      	moveq	r3, #8
 801a04c:	2100      	movs	r1, #0
 801a04e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a052:	6866      	ldr	r6, [r4, #4]
 801a054:	60a6      	str	r6, [r4, #8]
 801a056:	2e00      	cmp	r6, #0
 801a058:	db05      	blt.n	801a066 <_printf_i+0x10e>
 801a05a:	6821      	ldr	r1, [r4, #0]
 801a05c:	432e      	orrs	r6, r5
 801a05e:	f021 0104 	bic.w	r1, r1, #4
 801a062:	6021      	str	r1, [r4, #0]
 801a064:	d04b      	beq.n	801a0fe <_printf_i+0x1a6>
 801a066:	4616      	mov	r6, r2
 801a068:	fbb5 f1f3 	udiv	r1, r5, r3
 801a06c:	fb03 5711 	mls	r7, r3, r1, r5
 801a070:	5dc7      	ldrb	r7, [r0, r7]
 801a072:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a076:	462f      	mov	r7, r5
 801a078:	42bb      	cmp	r3, r7
 801a07a:	460d      	mov	r5, r1
 801a07c:	d9f4      	bls.n	801a068 <_printf_i+0x110>
 801a07e:	2b08      	cmp	r3, #8
 801a080:	d10b      	bne.n	801a09a <_printf_i+0x142>
 801a082:	6823      	ldr	r3, [r4, #0]
 801a084:	07df      	lsls	r7, r3, #31
 801a086:	d508      	bpl.n	801a09a <_printf_i+0x142>
 801a088:	6923      	ldr	r3, [r4, #16]
 801a08a:	6861      	ldr	r1, [r4, #4]
 801a08c:	4299      	cmp	r1, r3
 801a08e:	bfde      	ittt	le
 801a090:	2330      	movle	r3, #48	@ 0x30
 801a092:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a096:	f106 36ff 	addle.w	r6, r6, #4294967295
 801a09a:	1b92      	subs	r2, r2, r6
 801a09c:	6122      	str	r2, [r4, #16]
 801a09e:	f8cd a000 	str.w	sl, [sp]
 801a0a2:	464b      	mov	r3, r9
 801a0a4:	aa03      	add	r2, sp, #12
 801a0a6:	4621      	mov	r1, r4
 801a0a8:	4640      	mov	r0, r8
 801a0aa:	f7ff fee7 	bl	8019e7c <_printf_common>
 801a0ae:	3001      	adds	r0, #1
 801a0b0:	d14a      	bne.n	801a148 <_printf_i+0x1f0>
 801a0b2:	f04f 30ff 	mov.w	r0, #4294967295
 801a0b6:	b004      	add	sp, #16
 801a0b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a0bc:	6823      	ldr	r3, [r4, #0]
 801a0be:	f043 0320 	orr.w	r3, r3, #32
 801a0c2:	6023      	str	r3, [r4, #0]
 801a0c4:	4832      	ldr	r0, [pc, #200]	@ (801a190 <_printf_i+0x238>)
 801a0c6:	2778      	movs	r7, #120	@ 0x78
 801a0c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a0cc:	6823      	ldr	r3, [r4, #0]
 801a0ce:	6831      	ldr	r1, [r6, #0]
 801a0d0:	061f      	lsls	r7, r3, #24
 801a0d2:	f851 5b04 	ldr.w	r5, [r1], #4
 801a0d6:	d402      	bmi.n	801a0de <_printf_i+0x186>
 801a0d8:	065f      	lsls	r7, r3, #25
 801a0da:	bf48      	it	mi
 801a0dc:	b2ad      	uxthmi	r5, r5
 801a0de:	6031      	str	r1, [r6, #0]
 801a0e0:	07d9      	lsls	r1, r3, #31
 801a0e2:	bf44      	itt	mi
 801a0e4:	f043 0320 	orrmi.w	r3, r3, #32
 801a0e8:	6023      	strmi	r3, [r4, #0]
 801a0ea:	b11d      	cbz	r5, 801a0f4 <_printf_i+0x19c>
 801a0ec:	2310      	movs	r3, #16
 801a0ee:	e7ad      	b.n	801a04c <_printf_i+0xf4>
 801a0f0:	4826      	ldr	r0, [pc, #152]	@ (801a18c <_printf_i+0x234>)
 801a0f2:	e7e9      	b.n	801a0c8 <_printf_i+0x170>
 801a0f4:	6823      	ldr	r3, [r4, #0]
 801a0f6:	f023 0320 	bic.w	r3, r3, #32
 801a0fa:	6023      	str	r3, [r4, #0]
 801a0fc:	e7f6      	b.n	801a0ec <_printf_i+0x194>
 801a0fe:	4616      	mov	r6, r2
 801a100:	e7bd      	b.n	801a07e <_printf_i+0x126>
 801a102:	6833      	ldr	r3, [r6, #0]
 801a104:	6825      	ldr	r5, [r4, #0]
 801a106:	6961      	ldr	r1, [r4, #20]
 801a108:	1d18      	adds	r0, r3, #4
 801a10a:	6030      	str	r0, [r6, #0]
 801a10c:	062e      	lsls	r6, r5, #24
 801a10e:	681b      	ldr	r3, [r3, #0]
 801a110:	d501      	bpl.n	801a116 <_printf_i+0x1be>
 801a112:	6019      	str	r1, [r3, #0]
 801a114:	e002      	b.n	801a11c <_printf_i+0x1c4>
 801a116:	0668      	lsls	r0, r5, #25
 801a118:	d5fb      	bpl.n	801a112 <_printf_i+0x1ba>
 801a11a:	8019      	strh	r1, [r3, #0]
 801a11c:	2300      	movs	r3, #0
 801a11e:	6123      	str	r3, [r4, #16]
 801a120:	4616      	mov	r6, r2
 801a122:	e7bc      	b.n	801a09e <_printf_i+0x146>
 801a124:	6833      	ldr	r3, [r6, #0]
 801a126:	1d1a      	adds	r2, r3, #4
 801a128:	6032      	str	r2, [r6, #0]
 801a12a:	681e      	ldr	r6, [r3, #0]
 801a12c:	6862      	ldr	r2, [r4, #4]
 801a12e:	2100      	movs	r1, #0
 801a130:	4630      	mov	r0, r6
 801a132:	f7e6 f8fd 	bl	8000330 <memchr>
 801a136:	b108      	cbz	r0, 801a13c <_printf_i+0x1e4>
 801a138:	1b80      	subs	r0, r0, r6
 801a13a:	6060      	str	r0, [r4, #4]
 801a13c:	6863      	ldr	r3, [r4, #4]
 801a13e:	6123      	str	r3, [r4, #16]
 801a140:	2300      	movs	r3, #0
 801a142:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a146:	e7aa      	b.n	801a09e <_printf_i+0x146>
 801a148:	6923      	ldr	r3, [r4, #16]
 801a14a:	4632      	mov	r2, r6
 801a14c:	4649      	mov	r1, r9
 801a14e:	4640      	mov	r0, r8
 801a150:	47d0      	blx	sl
 801a152:	3001      	adds	r0, #1
 801a154:	d0ad      	beq.n	801a0b2 <_printf_i+0x15a>
 801a156:	6823      	ldr	r3, [r4, #0]
 801a158:	079b      	lsls	r3, r3, #30
 801a15a:	d413      	bmi.n	801a184 <_printf_i+0x22c>
 801a15c:	68e0      	ldr	r0, [r4, #12]
 801a15e:	9b03      	ldr	r3, [sp, #12]
 801a160:	4298      	cmp	r0, r3
 801a162:	bfb8      	it	lt
 801a164:	4618      	movlt	r0, r3
 801a166:	e7a6      	b.n	801a0b6 <_printf_i+0x15e>
 801a168:	2301      	movs	r3, #1
 801a16a:	4632      	mov	r2, r6
 801a16c:	4649      	mov	r1, r9
 801a16e:	4640      	mov	r0, r8
 801a170:	47d0      	blx	sl
 801a172:	3001      	adds	r0, #1
 801a174:	d09d      	beq.n	801a0b2 <_printf_i+0x15a>
 801a176:	3501      	adds	r5, #1
 801a178:	68e3      	ldr	r3, [r4, #12]
 801a17a:	9903      	ldr	r1, [sp, #12]
 801a17c:	1a5b      	subs	r3, r3, r1
 801a17e:	42ab      	cmp	r3, r5
 801a180:	dcf2      	bgt.n	801a168 <_printf_i+0x210>
 801a182:	e7eb      	b.n	801a15c <_printf_i+0x204>
 801a184:	2500      	movs	r5, #0
 801a186:	f104 0619 	add.w	r6, r4, #25
 801a18a:	e7f5      	b.n	801a178 <_printf_i+0x220>
 801a18c:	0801f519 	.word	0x0801f519
 801a190:	0801f52a 	.word	0x0801f52a

0801a194 <_scanf_float>:
 801a194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a198:	b087      	sub	sp, #28
 801a19a:	4691      	mov	r9, r2
 801a19c:	9303      	str	r3, [sp, #12]
 801a19e:	688b      	ldr	r3, [r1, #8]
 801a1a0:	1e5a      	subs	r2, r3, #1
 801a1a2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801a1a6:	bf81      	itttt	hi
 801a1a8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801a1ac:	eb03 0b05 	addhi.w	fp, r3, r5
 801a1b0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801a1b4:	608b      	strhi	r3, [r1, #8]
 801a1b6:	680b      	ldr	r3, [r1, #0]
 801a1b8:	460a      	mov	r2, r1
 801a1ba:	f04f 0500 	mov.w	r5, #0
 801a1be:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801a1c2:	f842 3b1c 	str.w	r3, [r2], #28
 801a1c6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801a1ca:	4680      	mov	r8, r0
 801a1cc:	460c      	mov	r4, r1
 801a1ce:	bf98      	it	ls
 801a1d0:	f04f 0b00 	movls.w	fp, #0
 801a1d4:	9201      	str	r2, [sp, #4]
 801a1d6:	4616      	mov	r6, r2
 801a1d8:	46aa      	mov	sl, r5
 801a1da:	462f      	mov	r7, r5
 801a1dc:	9502      	str	r5, [sp, #8]
 801a1de:	68a2      	ldr	r2, [r4, #8]
 801a1e0:	b15a      	cbz	r2, 801a1fa <_scanf_float+0x66>
 801a1e2:	f8d9 3000 	ldr.w	r3, [r9]
 801a1e6:	781b      	ldrb	r3, [r3, #0]
 801a1e8:	2b4e      	cmp	r3, #78	@ 0x4e
 801a1ea:	d863      	bhi.n	801a2b4 <_scanf_float+0x120>
 801a1ec:	2b40      	cmp	r3, #64	@ 0x40
 801a1ee:	d83b      	bhi.n	801a268 <_scanf_float+0xd4>
 801a1f0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801a1f4:	b2c8      	uxtb	r0, r1
 801a1f6:	280e      	cmp	r0, #14
 801a1f8:	d939      	bls.n	801a26e <_scanf_float+0xda>
 801a1fa:	b11f      	cbz	r7, 801a204 <_scanf_float+0x70>
 801a1fc:	6823      	ldr	r3, [r4, #0]
 801a1fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801a202:	6023      	str	r3, [r4, #0]
 801a204:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a208:	f1ba 0f01 	cmp.w	sl, #1
 801a20c:	f200 8114 	bhi.w	801a438 <_scanf_float+0x2a4>
 801a210:	9b01      	ldr	r3, [sp, #4]
 801a212:	429e      	cmp	r6, r3
 801a214:	f200 8105 	bhi.w	801a422 <_scanf_float+0x28e>
 801a218:	2001      	movs	r0, #1
 801a21a:	b007      	add	sp, #28
 801a21c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a220:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801a224:	2a0d      	cmp	r2, #13
 801a226:	d8e8      	bhi.n	801a1fa <_scanf_float+0x66>
 801a228:	a101      	add	r1, pc, #4	@ (adr r1, 801a230 <_scanf_float+0x9c>)
 801a22a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801a22e:	bf00      	nop
 801a230:	0801a379 	.word	0x0801a379
 801a234:	0801a1fb 	.word	0x0801a1fb
 801a238:	0801a1fb 	.word	0x0801a1fb
 801a23c:	0801a1fb 	.word	0x0801a1fb
 801a240:	0801a3d5 	.word	0x0801a3d5
 801a244:	0801a3af 	.word	0x0801a3af
 801a248:	0801a1fb 	.word	0x0801a1fb
 801a24c:	0801a1fb 	.word	0x0801a1fb
 801a250:	0801a387 	.word	0x0801a387
 801a254:	0801a1fb 	.word	0x0801a1fb
 801a258:	0801a1fb 	.word	0x0801a1fb
 801a25c:	0801a1fb 	.word	0x0801a1fb
 801a260:	0801a1fb 	.word	0x0801a1fb
 801a264:	0801a343 	.word	0x0801a343
 801a268:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801a26c:	e7da      	b.n	801a224 <_scanf_float+0x90>
 801a26e:	290e      	cmp	r1, #14
 801a270:	d8c3      	bhi.n	801a1fa <_scanf_float+0x66>
 801a272:	a001      	add	r0, pc, #4	@ (adr r0, 801a278 <_scanf_float+0xe4>)
 801a274:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801a278:	0801a333 	.word	0x0801a333
 801a27c:	0801a1fb 	.word	0x0801a1fb
 801a280:	0801a333 	.word	0x0801a333
 801a284:	0801a3c3 	.word	0x0801a3c3
 801a288:	0801a1fb 	.word	0x0801a1fb
 801a28c:	0801a2d5 	.word	0x0801a2d5
 801a290:	0801a319 	.word	0x0801a319
 801a294:	0801a319 	.word	0x0801a319
 801a298:	0801a319 	.word	0x0801a319
 801a29c:	0801a319 	.word	0x0801a319
 801a2a0:	0801a319 	.word	0x0801a319
 801a2a4:	0801a319 	.word	0x0801a319
 801a2a8:	0801a319 	.word	0x0801a319
 801a2ac:	0801a319 	.word	0x0801a319
 801a2b0:	0801a319 	.word	0x0801a319
 801a2b4:	2b6e      	cmp	r3, #110	@ 0x6e
 801a2b6:	d809      	bhi.n	801a2cc <_scanf_float+0x138>
 801a2b8:	2b60      	cmp	r3, #96	@ 0x60
 801a2ba:	d8b1      	bhi.n	801a220 <_scanf_float+0x8c>
 801a2bc:	2b54      	cmp	r3, #84	@ 0x54
 801a2be:	d07b      	beq.n	801a3b8 <_scanf_float+0x224>
 801a2c0:	2b59      	cmp	r3, #89	@ 0x59
 801a2c2:	d19a      	bne.n	801a1fa <_scanf_float+0x66>
 801a2c4:	2d07      	cmp	r5, #7
 801a2c6:	d198      	bne.n	801a1fa <_scanf_float+0x66>
 801a2c8:	2508      	movs	r5, #8
 801a2ca:	e02f      	b.n	801a32c <_scanf_float+0x198>
 801a2cc:	2b74      	cmp	r3, #116	@ 0x74
 801a2ce:	d073      	beq.n	801a3b8 <_scanf_float+0x224>
 801a2d0:	2b79      	cmp	r3, #121	@ 0x79
 801a2d2:	e7f6      	b.n	801a2c2 <_scanf_float+0x12e>
 801a2d4:	6821      	ldr	r1, [r4, #0]
 801a2d6:	05c8      	lsls	r0, r1, #23
 801a2d8:	d51e      	bpl.n	801a318 <_scanf_float+0x184>
 801a2da:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801a2de:	6021      	str	r1, [r4, #0]
 801a2e0:	3701      	adds	r7, #1
 801a2e2:	f1bb 0f00 	cmp.w	fp, #0
 801a2e6:	d003      	beq.n	801a2f0 <_scanf_float+0x15c>
 801a2e8:	3201      	adds	r2, #1
 801a2ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a2ee:	60a2      	str	r2, [r4, #8]
 801a2f0:	68a3      	ldr	r3, [r4, #8]
 801a2f2:	3b01      	subs	r3, #1
 801a2f4:	60a3      	str	r3, [r4, #8]
 801a2f6:	6923      	ldr	r3, [r4, #16]
 801a2f8:	3301      	adds	r3, #1
 801a2fa:	6123      	str	r3, [r4, #16]
 801a2fc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801a300:	3b01      	subs	r3, #1
 801a302:	2b00      	cmp	r3, #0
 801a304:	f8c9 3004 	str.w	r3, [r9, #4]
 801a308:	f340 8082 	ble.w	801a410 <_scanf_float+0x27c>
 801a30c:	f8d9 3000 	ldr.w	r3, [r9]
 801a310:	3301      	adds	r3, #1
 801a312:	f8c9 3000 	str.w	r3, [r9]
 801a316:	e762      	b.n	801a1de <_scanf_float+0x4a>
 801a318:	eb1a 0105 	adds.w	r1, sl, r5
 801a31c:	f47f af6d 	bne.w	801a1fa <_scanf_float+0x66>
 801a320:	6822      	ldr	r2, [r4, #0]
 801a322:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801a326:	6022      	str	r2, [r4, #0]
 801a328:	460d      	mov	r5, r1
 801a32a:	468a      	mov	sl, r1
 801a32c:	f806 3b01 	strb.w	r3, [r6], #1
 801a330:	e7de      	b.n	801a2f0 <_scanf_float+0x15c>
 801a332:	6822      	ldr	r2, [r4, #0]
 801a334:	0610      	lsls	r0, r2, #24
 801a336:	f57f af60 	bpl.w	801a1fa <_scanf_float+0x66>
 801a33a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801a33e:	6022      	str	r2, [r4, #0]
 801a340:	e7f4      	b.n	801a32c <_scanf_float+0x198>
 801a342:	f1ba 0f00 	cmp.w	sl, #0
 801a346:	d10c      	bne.n	801a362 <_scanf_float+0x1ce>
 801a348:	b977      	cbnz	r7, 801a368 <_scanf_float+0x1d4>
 801a34a:	6822      	ldr	r2, [r4, #0]
 801a34c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801a350:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801a354:	d108      	bne.n	801a368 <_scanf_float+0x1d4>
 801a356:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a35a:	6022      	str	r2, [r4, #0]
 801a35c:	f04f 0a01 	mov.w	sl, #1
 801a360:	e7e4      	b.n	801a32c <_scanf_float+0x198>
 801a362:	f1ba 0f02 	cmp.w	sl, #2
 801a366:	d050      	beq.n	801a40a <_scanf_float+0x276>
 801a368:	2d01      	cmp	r5, #1
 801a36a:	d002      	beq.n	801a372 <_scanf_float+0x1de>
 801a36c:	2d04      	cmp	r5, #4
 801a36e:	f47f af44 	bne.w	801a1fa <_scanf_float+0x66>
 801a372:	3501      	adds	r5, #1
 801a374:	b2ed      	uxtb	r5, r5
 801a376:	e7d9      	b.n	801a32c <_scanf_float+0x198>
 801a378:	f1ba 0f01 	cmp.w	sl, #1
 801a37c:	f47f af3d 	bne.w	801a1fa <_scanf_float+0x66>
 801a380:	f04f 0a02 	mov.w	sl, #2
 801a384:	e7d2      	b.n	801a32c <_scanf_float+0x198>
 801a386:	b975      	cbnz	r5, 801a3a6 <_scanf_float+0x212>
 801a388:	2f00      	cmp	r7, #0
 801a38a:	f47f af37 	bne.w	801a1fc <_scanf_float+0x68>
 801a38e:	6822      	ldr	r2, [r4, #0]
 801a390:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801a394:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801a398:	f040 80fc 	bne.w	801a594 <_scanf_float+0x400>
 801a39c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a3a0:	6022      	str	r2, [r4, #0]
 801a3a2:	2501      	movs	r5, #1
 801a3a4:	e7c2      	b.n	801a32c <_scanf_float+0x198>
 801a3a6:	2d03      	cmp	r5, #3
 801a3a8:	d0e3      	beq.n	801a372 <_scanf_float+0x1de>
 801a3aa:	2d05      	cmp	r5, #5
 801a3ac:	e7df      	b.n	801a36e <_scanf_float+0x1da>
 801a3ae:	2d02      	cmp	r5, #2
 801a3b0:	f47f af23 	bne.w	801a1fa <_scanf_float+0x66>
 801a3b4:	2503      	movs	r5, #3
 801a3b6:	e7b9      	b.n	801a32c <_scanf_float+0x198>
 801a3b8:	2d06      	cmp	r5, #6
 801a3ba:	f47f af1e 	bne.w	801a1fa <_scanf_float+0x66>
 801a3be:	2507      	movs	r5, #7
 801a3c0:	e7b4      	b.n	801a32c <_scanf_float+0x198>
 801a3c2:	6822      	ldr	r2, [r4, #0]
 801a3c4:	0591      	lsls	r1, r2, #22
 801a3c6:	f57f af18 	bpl.w	801a1fa <_scanf_float+0x66>
 801a3ca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801a3ce:	6022      	str	r2, [r4, #0]
 801a3d0:	9702      	str	r7, [sp, #8]
 801a3d2:	e7ab      	b.n	801a32c <_scanf_float+0x198>
 801a3d4:	6822      	ldr	r2, [r4, #0]
 801a3d6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801a3da:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801a3de:	d005      	beq.n	801a3ec <_scanf_float+0x258>
 801a3e0:	0550      	lsls	r0, r2, #21
 801a3e2:	f57f af0a 	bpl.w	801a1fa <_scanf_float+0x66>
 801a3e6:	2f00      	cmp	r7, #0
 801a3e8:	f000 80d4 	beq.w	801a594 <_scanf_float+0x400>
 801a3ec:	0591      	lsls	r1, r2, #22
 801a3ee:	bf58      	it	pl
 801a3f0:	9902      	ldrpl	r1, [sp, #8]
 801a3f2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a3f6:	bf58      	it	pl
 801a3f8:	1a79      	subpl	r1, r7, r1
 801a3fa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801a3fe:	bf58      	it	pl
 801a400:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801a404:	6022      	str	r2, [r4, #0]
 801a406:	2700      	movs	r7, #0
 801a408:	e790      	b.n	801a32c <_scanf_float+0x198>
 801a40a:	f04f 0a03 	mov.w	sl, #3
 801a40e:	e78d      	b.n	801a32c <_scanf_float+0x198>
 801a410:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801a414:	4649      	mov	r1, r9
 801a416:	4640      	mov	r0, r8
 801a418:	4798      	blx	r3
 801a41a:	2800      	cmp	r0, #0
 801a41c:	f43f aedf 	beq.w	801a1de <_scanf_float+0x4a>
 801a420:	e6eb      	b.n	801a1fa <_scanf_float+0x66>
 801a422:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a426:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a42a:	464a      	mov	r2, r9
 801a42c:	4640      	mov	r0, r8
 801a42e:	4798      	blx	r3
 801a430:	6923      	ldr	r3, [r4, #16]
 801a432:	3b01      	subs	r3, #1
 801a434:	6123      	str	r3, [r4, #16]
 801a436:	e6eb      	b.n	801a210 <_scanf_float+0x7c>
 801a438:	1e6b      	subs	r3, r5, #1
 801a43a:	2b06      	cmp	r3, #6
 801a43c:	d824      	bhi.n	801a488 <_scanf_float+0x2f4>
 801a43e:	2d02      	cmp	r5, #2
 801a440:	d836      	bhi.n	801a4b0 <_scanf_float+0x31c>
 801a442:	9b01      	ldr	r3, [sp, #4]
 801a444:	429e      	cmp	r6, r3
 801a446:	f67f aee7 	bls.w	801a218 <_scanf_float+0x84>
 801a44a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a44e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a452:	464a      	mov	r2, r9
 801a454:	4640      	mov	r0, r8
 801a456:	4798      	blx	r3
 801a458:	6923      	ldr	r3, [r4, #16]
 801a45a:	3b01      	subs	r3, #1
 801a45c:	6123      	str	r3, [r4, #16]
 801a45e:	e7f0      	b.n	801a442 <_scanf_float+0x2ae>
 801a460:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a464:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801a468:	464a      	mov	r2, r9
 801a46a:	4640      	mov	r0, r8
 801a46c:	4798      	blx	r3
 801a46e:	6923      	ldr	r3, [r4, #16]
 801a470:	3b01      	subs	r3, #1
 801a472:	6123      	str	r3, [r4, #16]
 801a474:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a478:	fa5f fa8a 	uxtb.w	sl, sl
 801a47c:	f1ba 0f02 	cmp.w	sl, #2
 801a480:	d1ee      	bne.n	801a460 <_scanf_float+0x2cc>
 801a482:	3d03      	subs	r5, #3
 801a484:	b2ed      	uxtb	r5, r5
 801a486:	1b76      	subs	r6, r6, r5
 801a488:	6823      	ldr	r3, [r4, #0]
 801a48a:	05da      	lsls	r2, r3, #23
 801a48c:	d530      	bpl.n	801a4f0 <_scanf_float+0x35c>
 801a48e:	055b      	lsls	r3, r3, #21
 801a490:	d511      	bpl.n	801a4b6 <_scanf_float+0x322>
 801a492:	9b01      	ldr	r3, [sp, #4]
 801a494:	429e      	cmp	r6, r3
 801a496:	f67f aebf 	bls.w	801a218 <_scanf_float+0x84>
 801a49a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a49e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a4a2:	464a      	mov	r2, r9
 801a4a4:	4640      	mov	r0, r8
 801a4a6:	4798      	blx	r3
 801a4a8:	6923      	ldr	r3, [r4, #16]
 801a4aa:	3b01      	subs	r3, #1
 801a4ac:	6123      	str	r3, [r4, #16]
 801a4ae:	e7f0      	b.n	801a492 <_scanf_float+0x2fe>
 801a4b0:	46aa      	mov	sl, r5
 801a4b2:	46b3      	mov	fp, r6
 801a4b4:	e7de      	b.n	801a474 <_scanf_float+0x2e0>
 801a4b6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801a4ba:	6923      	ldr	r3, [r4, #16]
 801a4bc:	2965      	cmp	r1, #101	@ 0x65
 801a4be:	f103 33ff 	add.w	r3, r3, #4294967295
 801a4c2:	f106 35ff 	add.w	r5, r6, #4294967295
 801a4c6:	6123      	str	r3, [r4, #16]
 801a4c8:	d00c      	beq.n	801a4e4 <_scanf_float+0x350>
 801a4ca:	2945      	cmp	r1, #69	@ 0x45
 801a4cc:	d00a      	beq.n	801a4e4 <_scanf_float+0x350>
 801a4ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a4d2:	464a      	mov	r2, r9
 801a4d4:	4640      	mov	r0, r8
 801a4d6:	4798      	blx	r3
 801a4d8:	6923      	ldr	r3, [r4, #16]
 801a4da:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801a4de:	3b01      	subs	r3, #1
 801a4e0:	1eb5      	subs	r5, r6, #2
 801a4e2:	6123      	str	r3, [r4, #16]
 801a4e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a4e8:	464a      	mov	r2, r9
 801a4ea:	4640      	mov	r0, r8
 801a4ec:	4798      	blx	r3
 801a4ee:	462e      	mov	r6, r5
 801a4f0:	6822      	ldr	r2, [r4, #0]
 801a4f2:	f012 0210 	ands.w	r2, r2, #16
 801a4f6:	d001      	beq.n	801a4fc <_scanf_float+0x368>
 801a4f8:	2000      	movs	r0, #0
 801a4fa:	e68e      	b.n	801a21a <_scanf_float+0x86>
 801a4fc:	7032      	strb	r2, [r6, #0]
 801a4fe:	6823      	ldr	r3, [r4, #0]
 801a500:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801a504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a508:	d123      	bne.n	801a552 <_scanf_float+0x3be>
 801a50a:	9b02      	ldr	r3, [sp, #8]
 801a50c:	429f      	cmp	r7, r3
 801a50e:	d00a      	beq.n	801a526 <_scanf_float+0x392>
 801a510:	1bda      	subs	r2, r3, r7
 801a512:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801a516:	429e      	cmp	r6, r3
 801a518:	bf28      	it	cs
 801a51a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801a51e:	491e      	ldr	r1, [pc, #120]	@ (801a598 <_scanf_float+0x404>)
 801a520:	4630      	mov	r0, r6
 801a522:	f000 fa61 	bl	801a9e8 <siprintf>
 801a526:	9901      	ldr	r1, [sp, #4]
 801a528:	2200      	movs	r2, #0
 801a52a:	4640      	mov	r0, r8
 801a52c:	f002 fe02 	bl	801d134 <_strtod_r>
 801a530:	9b03      	ldr	r3, [sp, #12]
 801a532:	6821      	ldr	r1, [r4, #0]
 801a534:	681b      	ldr	r3, [r3, #0]
 801a536:	f011 0f02 	tst.w	r1, #2
 801a53a:	f103 0204 	add.w	r2, r3, #4
 801a53e:	d015      	beq.n	801a56c <_scanf_float+0x3d8>
 801a540:	9903      	ldr	r1, [sp, #12]
 801a542:	600a      	str	r2, [r1, #0]
 801a544:	681b      	ldr	r3, [r3, #0]
 801a546:	ed83 0b00 	vstr	d0, [r3]
 801a54a:	68e3      	ldr	r3, [r4, #12]
 801a54c:	3301      	adds	r3, #1
 801a54e:	60e3      	str	r3, [r4, #12]
 801a550:	e7d2      	b.n	801a4f8 <_scanf_float+0x364>
 801a552:	9b04      	ldr	r3, [sp, #16]
 801a554:	2b00      	cmp	r3, #0
 801a556:	d0e6      	beq.n	801a526 <_scanf_float+0x392>
 801a558:	9905      	ldr	r1, [sp, #20]
 801a55a:	230a      	movs	r3, #10
 801a55c:	3101      	adds	r1, #1
 801a55e:	4640      	mov	r0, r8
 801a560:	f7ff f9d8 	bl	8019914 <_strtol_r>
 801a564:	9b04      	ldr	r3, [sp, #16]
 801a566:	9e05      	ldr	r6, [sp, #20]
 801a568:	1ac2      	subs	r2, r0, r3
 801a56a:	e7d2      	b.n	801a512 <_scanf_float+0x37e>
 801a56c:	f011 0f04 	tst.w	r1, #4
 801a570:	9903      	ldr	r1, [sp, #12]
 801a572:	600a      	str	r2, [r1, #0]
 801a574:	d1e6      	bne.n	801a544 <_scanf_float+0x3b0>
 801a576:	eeb4 0b40 	vcmp.f64	d0, d0
 801a57a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a57e:	681d      	ldr	r5, [r3, #0]
 801a580:	d705      	bvc.n	801a58e <_scanf_float+0x3fa>
 801a582:	4806      	ldr	r0, [pc, #24]	@ (801a59c <_scanf_float+0x408>)
 801a584:	f000 fc8c 	bl	801aea0 <nanf>
 801a588:	ed85 0a00 	vstr	s0, [r5]
 801a58c:	e7dd      	b.n	801a54a <_scanf_float+0x3b6>
 801a58e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a592:	e7f9      	b.n	801a588 <_scanf_float+0x3f4>
 801a594:	2700      	movs	r7, #0
 801a596:	e635      	b.n	801a204 <_scanf_float+0x70>
 801a598:	0801f53b 	.word	0x0801f53b
 801a59c:	0801f697 	.word	0x0801f697

0801a5a0 <std>:
 801a5a0:	2300      	movs	r3, #0
 801a5a2:	b510      	push	{r4, lr}
 801a5a4:	4604      	mov	r4, r0
 801a5a6:	e9c0 3300 	strd	r3, r3, [r0]
 801a5aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a5ae:	6083      	str	r3, [r0, #8]
 801a5b0:	8181      	strh	r1, [r0, #12]
 801a5b2:	6643      	str	r3, [r0, #100]	@ 0x64
 801a5b4:	81c2      	strh	r2, [r0, #14]
 801a5b6:	6183      	str	r3, [r0, #24]
 801a5b8:	4619      	mov	r1, r3
 801a5ba:	2208      	movs	r2, #8
 801a5bc:	305c      	adds	r0, #92	@ 0x5c
 801a5be:	f000 fb77 	bl	801acb0 <memset>
 801a5c2:	4b0d      	ldr	r3, [pc, #52]	@ (801a5f8 <std+0x58>)
 801a5c4:	6263      	str	r3, [r4, #36]	@ 0x24
 801a5c6:	4b0d      	ldr	r3, [pc, #52]	@ (801a5fc <std+0x5c>)
 801a5c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 801a5ca:	4b0d      	ldr	r3, [pc, #52]	@ (801a600 <std+0x60>)
 801a5cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801a5ce:	4b0d      	ldr	r3, [pc, #52]	@ (801a604 <std+0x64>)
 801a5d0:	6323      	str	r3, [r4, #48]	@ 0x30
 801a5d2:	4b0d      	ldr	r3, [pc, #52]	@ (801a608 <std+0x68>)
 801a5d4:	6224      	str	r4, [r4, #32]
 801a5d6:	429c      	cmp	r4, r3
 801a5d8:	d006      	beq.n	801a5e8 <std+0x48>
 801a5da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801a5de:	4294      	cmp	r4, r2
 801a5e0:	d002      	beq.n	801a5e8 <std+0x48>
 801a5e2:	33d0      	adds	r3, #208	@ 0xd0
 801a5e4:	429c      	cmp	r4, r3
 801a5e6:	d105      	bne.n	801a5f4 <std+0x54>
 801a5e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801a5ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a5f0:	f000 bc44 	b.w	801ae7c <__retarget_lock_init_recursive>
 801a5f4:	bd10      	pop	{r4, pc}
 801a5f6:	bf00      	nop
 801a5f8:	0801aa85 	.word	0x0801aa85
 801a5fc:	0801aaab 	.word	0x0801aaab
 801a600:	0801aae3 	.word	0x0801aae3
 801a604:	0801ab07 	.word	0x0801ab07
 801a608:	240140b8 	.word	0x240140b8

0801a60c <stdio_exit_handler>:
 801a60c:	4a02      	ldr	r2, [pc, #8]	@ (801a618 <stdio_exit_handler+0xc>)
 801a60e:	4903      	ldr	r1, [pc, #12]	@ (801a61c <stdio_exit_handler+0x10>)
 801a610:	4803      	ldr	r0, [pc, #12]	@ (801a620 <stdio_exit_handler+0x14>)
 801a612:	f000 b869 	b.w	801a6e8 <_fwalk_sglue>
 801a616:	bf00      	nop
 801a618:	24000014 	.word	0x24000014
 801a61c:	0801ddb9 	.word	0x0801ddb9
 801a620:	24000024 	.word	0x24000024

0801a624 <cleanup_stdio>:
 801a624:	6841      	ldr	r1, [r0, #4]
 801a626:	4b0c      	ldr	r3, [pc, #48]	@ (801a658 <cleanup_stdio+0x34>)
 801a628:	4299      	cmp	r1, r3
 801a62a:	b510      	push	{r4, lr}
 801a62c:	4604      	mov	r4, r0
 801a62e:	d001      	beq.n	801a634 <cleanup_stdio+0x10>
 801a630:	f003 fbc2 	bl	801ddb8 <_fflush_r>
 801a634:	68a1      	ldr	r1, [r4, #8]
 801a636:	4b09      	ldr	r3, [pc, #36]	@ (801a65c <cleanup_stdio+0x38>)
 801a638:	4299      	cmp	r1, r3
 801a63a:	d002      	beq.n	801a642 <cleanup_stdio+0x1e>
 801a63c:	4620      	mov	r0, r4
 801a63e:	f003 fbbb 	bl	801ddb8 <_fflush_r>
 801a642:	68e1      	ldr	r1, [r4, #12]
 801a644:	4b06      	ldr	r3, [pc, #24]	@ (801a660 <cleanup_stdio+0x3c>)
 801a646:	4299      	cmp	r1, r3
 801a648:	d004      	beq.n	801a654 <cleanup_stdio+0x30>
 801a64a:	4620      	mov	r0, r4
 801a64c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a650:	f003 bbb2 	b.w	801ddb8 <_fflush_r>
 801a654:	bd10      	pop	{r4, pc}
 801a656:	bf00      	nop
 801a658:	240140b8 	.word	0x240140b8
 801a65c:	24014120 	.word	0x24014120
 801a660:	24014188 	.word	0x24014188

0801a664 <global_stdio_init.part.0>:
 801a664:	b510      	push	{r4, lr}
 801a666:	4b0b      	ldr	r3, [pc, #44]	@ (801a694 <global_stdio_init.part.0+0x30>)
 801a668:	4c0b      	ldr	r4, [pc, #44]	@ (801a698 <global_stdio_init.part.0+0x34>)
 801a66a:	4a0c      	ldr	r2, [pc, #48]	@ (801a69c <global_stdio_init.part.0+0x38>)
 801a66c:	601a      	str	r2, [r3, #0]
 801a66e:	4620      	mov	r0, r4
 801a670:	2200      	movs	r2, #0
 801a672:	2104      	movs	r1, #4
 801a674:	f7ff ff94 	bl	801a5a0 <std>
 801a678:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801a67c:	2201      	movs	r2, #1
 801a67e:	2109      	movs	r1, #9
 801a680:	f7ff ff8e 	bl	801a5a0 <std>
 801a684:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801a688:	2202      	movs	r2, #2
 801a68a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a68e:	2112      	movs	r1, #18
 801a690:	f7ff bf86 	b.w	801a5a0 <std>
 801a694:	240141f0 	.word	0x240141f0
 801a698:	240140b8 	.word	0x240140b8
 801a69c:	0801a60d 	.word	0x0801a60d

0801a6a0 <__sfp_lock_acquire>:
 801a6a0:	4801      	ldr	r0, [pc, #4]	@ (801a6a8 <__sfp_lock_acquire+0x8>)
 801a6a2:	f000 bbec 	b.w	801ae7e <__retarget_lock_acquire_recursive>
 801a6a6:	bf00      	nop
 801a6a8:	240141f9 	.word	0x240141f9

0801a6ac <__sfp_lock_release>:
 801a6ac:	4801      	ldr	r0, [pc, #4]	@ (801a6b4 <__sfp_lock_release+0x8>)
 801a6ae:	f000 bbe7 	b.w	801ae80 <__retarget_lock_release_recursive>
 801a6b2:	bf00      	nop
 801a6b4:	240141f9 	.word	0x240141f9

0801a6b8 <__sinit>:
 801a6b8:	b510      	push	{r4, lr}
 801a6ba:	4604      	mov	r4, r0
 801a6bc:	f7ff fff0 	bl	801a6a0 <__sfp_lock_acquire>
 801a6c0:	6a23      	ldr	r3, [r4, #32]
 801a6c2:	b11b      	cbz	r3, 801a6cc <__sinit+0x14>
 801a6c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a6c8:	f7ff bff0 	b.w	801a6ac <__sfp_lock_release>
 801a6cc:	4b04      	ldr	r3, [pc, #16]	@ (801a6e0 <__sinit+0x28>)
 801a6ce:	6223      	str	r3, [r4, #32]
 801a6d0:	4b04      	ldr	r3, [pc, #16]	@ (801a6e4 <__sinit+0x2c>)
 801a6d2:	681b      	ldr	r3, [r3, #0]
 801a6d4:	2b00      	cmp	r3, #0
 801a6d6:	d1f5      	bne.n	801a6c4 <__sinit+0xc>
 801a6d8:	f7ff ffc4 	bl	801a664 <global_stdio_init.part.0>
 801a6dc:	e7f2      	b.n	801a6c4 <__sinit+0xc>
 801a6de:	bf00      	nop
 801a6e0:	0801a625 	.word	0x0801a625
 801a6e4:	240141f0 	.word	0x240141f0

0801a6e8 <_fwalk_sglue>:
 801a6e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a6ec:	4607      	mov	r7, r0
 801a6ee:	4688      	mov	r8, r1
 801a6f0:	4614      	mov	r4, r2
 801a6f2:	2600      	movs	r6, #0
 801a6f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a6f8:	f1b9 0901 	subs.w	r9, r9, #1
 801a6fc:	d505      	bpl.n	801a70a <_fwalk_sglue+0x22>
 801a6fe:	6824      	ldr	r4, [r4, #0]
 801a700:	2c00      	cmp	r4, #0
 801a702:	d1f7      	bne.n	801a6f4 <_fwalk_sglue+0xc>
 801a704:	4630      	mov	r0, r6
 801a706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a70a:	89ab      	ldrh	r3, [r5, #12]
 801a70c:	2b01      	cmp	r3, #1
 801a70e:	d907      	bls.n	801a720 <_fwalk_sglue+0x38>
 801a710:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a714:	3301      	adds	r3, #1
 801a716:	d003      	beq.n	801a720 <_fwalk_sglue+0x38>
 801a718:	4629      	mov	r1, r5
 801a71a:	4638      	mov	r0, r7
 801a71c:	47c0      	blx	r8
 801a71e:	4306      	orrs	r6, r0
 801a720:	3568      	adds	r5, #104	@ 0x68
 801a722:	e7e9      	b.n	801a6f8 <_fwalk_sglue+0x10>

0801a724 <iprintf>:
 801a724:	b40f      	push	{r0, r1, r2, r3}
 801a726:	b507      	push	{r0, r1, r2, lr}
 801a728:	4906      	ldr	r1, [pc, #24]	@ (801a744 <iprintf+0x20>)
 801a72a:	ab04      	add	r3, sp, #16
 801a72c:	6808      	ldr	r0, [r1, #0]
 801a72e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a732:	6881      	ldr	r1, [r0, #8]
 801a734:	9301      	str	r3, [sp, #4]
 801a736:	f003 f855 	bl	801d7e4 <_vfiprintf_r>
 801a73a:	b003      	add	sp, #12
 801a73c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a740:	b004      	add	sp, #16
 801a742:	4770      	bx	lr
 801a744:	24000020 	.word	0x24000020

0801a748 <_puts_r>:
 801a748:	6a03      	ldr	r3, [r0, #32]
 801a74a:	b570      	push	{r4, r5, r6, lr}
 801a74c:	6884      	ldr	r4, [r0, #8]
 801a74e:	4605      	mov	r5, r0
 801a750:	460e      	mov	r6, r1
 801a752:	b90b      	cbnz	r3, 801a758 <_puts_r+0x10>
 801a754:	f7ff ffb0 	bl	801a6b8 <__sinit>
 801a758:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a75a:	07db      	lsls	r3, r3, #31
 801a75c:	d405      	bmi.n	801a76a <_puts_r+0x22>
 801a75e:	89a3      	ldrh	r3, [r4, #12]
 801a760:	0598      	lsls	r0, r3, #22
 801a762:	d402      	bmi.n	801a76a <_puts_r+0x22>
 801a764:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a766:	f000 fb8a 	bl	801ae7e <__retarget_lock_acquire_recursive>
 801a76a:	89a3      	ldrh	r3, [r4, #12]
 801a76c:	0719      	lsls	r1, r3, #28
 801a76e:	d502      	bpl.n	801a776 <_puts_r+0x2e>
 801a770:	6923      	ldr	r3, [r4, #16]
 801a772:	2b00      	cmp	r3, #0
 801a774:	d135      	bne.n	801a7e2 <_puts_r+0x9a>
 801a776:	4621      	mov	r1, r4
 801a778:	4628      	mov	r0, r5
 801a77a:	f000 fa43 	bl	801ac04 <__swsetup_r>
 801a77e:	b380      	cbz	r0, 801a7e2 <_puts_r+0x9a>
 801a780:	f04f 35ff 	mov.w	r5, #4294967295
 801a784:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a786:	07da      	lsls	r2, r3, #31
 801a788:	d405      	bmi.n	801a796 <_puts_r+0x4e>
 801a78a:	89a3      	ldrh	r3, [r4, #12]
 801a78c:	059b      	lsls	r3, r3, #22
 801a78e:	d402      	bmi.n	801a796 <_puts_r+0x4e>
 801a790:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a792:	f000 fb75 	bl	801ae80 <__retarget_lock_release_recursive>
 801a796:	4628      	mov	r0, r5
 801a798:	bd70      	pop	{r4, r5, r6, pc}
 801a79a:	2b00      	cmp	r3, #0
 801a79c:	da04      	bge.n	801a7a8 <_puts_r+0x60>
 801a79e:	69a2      	ldr	r2, [r4, #24]
 801a7a0:	429a      	cmp	r2, r3
 801a7a2:	dc17      	bgt.n	801a7d4 <_puts_r+0x8c>
 801a7a4:	290a      	cmp	r1, #10
 801a7a6:	d015      	beq.n	801a7d4 <_puts_r+0x8c>
 801a7a8:	6823      	ldr	r3, [r4, #0]
 801a7aa:	1c5a      	adds	r2, r3, #1
 801a7ac:	6022      	str	r2, [r4, #0]
 801a7ae:	7019      	strb	r1, [r3, #0]
 801a7b0:	68a3      	ldr	r3, [r4, #8]
 801a7b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a7b6:	3b01      	subs	r3, #1
 801a7b8:	60a3      	str	r3, [r4, #8]
 801a7ba:	2900      	cmp	r1, #0
 801a7bc:	d1ed      	bne.n	801a79a <_puts_r+0x52>
 801a7be:	2b00      	cmp	r3, #0
 801a7c0:	da11      	bge.n	801a7e6 <_puts_r+0x9e>
 801a7c2:	4622      	mov	r2, r4
 801a7c4:	210a      	movs	r1, #10
 801a7c6:	4628      	mov	r0, r5
 801a7c8:	f000 f9de 	bl	801ab88 <__swbuf_r>
 801a7cc:	3001      	adds	r0, #1
 801a7ce:	d0d7      	beq.n	801a780 <_puts_r+0x38>
 801a7d0:	250a      	movs	r5, #10
 801a7d2:	e7d7      	b.n	801a784 <_puts_r+0x3c>
 801a7d4:	4622      	mov	r2, r4
 801a7d6:	4628      	mov	r0, r5
 801a7d8:	f000 f9d6 	bl	801ab88 <__swbuf_r>
 801a7dc:	3001      	adds	r0, #1
 801a7de:	d1e7      	bne.n	801a7b0 <_puts_r+0x68>
 801a7e0:	e7ce      	b.n	801a780 <_puts_r+0x38>
 801a7e2:	3e01      	subs	r6, #1
 801a7e4:	e7e4      	b.n	801a7b0 <_puts_r+0x68>
 801a7e6:	6823      	ldr	r3, [r4, #0]
 801a7e8:	1c5a      	adds	r2, r3, #1
 801a7ea:	6022      	str	r2, [r4, #0]
 801a7ec:	220a      	movs	r2, #10
 801a7ee:	701a      	strb	r2, [r3, #0]
 801a7f0:	e7ee      	b.n	801a7d0 <_puts_r+0x88>
	...

0801a7f4 <puts>:
 801a7f4:	4b02      	ldr	r3, [pc, #8]	@ (801a800 <puts+0xc>)
 801a7f6:	4601      	mov	r1, r0
 801a7f8:	6818      	ldr	r0, [r3, #0]
 801a7fa:	f7ff bfa5 	b.w	801a748 <_puts_r>
 801a7fe:	bf00      	nop
 801a800:	24000020 	.word	0x24000020

0801a804 <setbuf>:
 801a804:	fab1 f281 	clz	r2, r1
 801a808:	0952      	lsrs	r2, r2, #5
 801a80a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a80e:	0052      	lsls	r2, r2, #1
 801a810:	f000 b800 	b.w	801a814 <setvbuf>

0801a814 <setvbuf>:
 801a814:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a818:	461d      	mov	r5, r3
 801a81a:	4b57      	ldr	r3, [pc, #348]	@ (801a978 <setvbuf+0x164>)
 801a81c:	681f      	ldr	r7, [r3, #0]
 801a81e:	4604      	mov	r4, r0
 801a820:	460e      	mov	r6, r1
 801a822:	4690      	mov	r8, r2
 801a824:	b127      	cbz	r7, 801a830 <setvbuf+0x1c>
 801a826:	6a3b      	ldr	r3, [r7, #32]
 801a828:	b913      	cbnz	r3, 801a830 <setvbuf+0x1c>
 801a82a:	4638      	mov	r0, r7
 801a82c:	f7ff ff44 	bl	801a6b8 <__sinit>
 801a830:	f1b8 0f02 	cmp.w	r8, #2
 801a834:	d006      	beq.n	801a844 <setvbuf+0x30>
 801a836:	f1b8 0f01 	cmp.w	r8, #1
 801a83a:	f200 809a 	bhi.w	801a972 <setvbuf+0x15e>
 801a83e:	2d00      	cmp	r5, #0
 801a840:	f2c0 8097 	blt.w	801a972 <setvbuf+0x15e>
 801a844:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a846:	07d9      	lsls	r1, r3, #31
 801a848:	d405      	bmi.n	801a856 <setvbuf+0x42>
 801a84a:	89a3      	ldrh	r3, [r4, #12]
 801a84c:	059a      	lsls	r2, r3, #22
 801a84e:	d402      	bmi.n	801a856 <setvbuf+0x42>
 801a850:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a852:	f000 fb14 	bl	801ae7e <__retarget_lock_acquire_recursive>
 801a856:	4621      	mov	r1, r4
 801a858:	4638      	mov	r0, r7
 801a85a:	f003 faad 	bl	801ddb8 <_fflush_r>
 801a85e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a860:	b141      	cbz	r1, 801a874 <setvbuf+0x60>
 801a862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a866:	4299      	cmp	r1, r3
 801a868:	d002      	beq.n	801a870 <setvbuf+0x5c>
 801a86a:	4638      	mov	r0, r7
 801a86c:	f001 f906 	bl	801ba7c <_free_r>
 801a870:	2300      	movs	r3, #0
 801a872:	6363      	str	r3, [r4, #52]	@ 0x34
 801a874:	2300      	movs	r3, #0
 801a876:	61a3      	str	r3, [r4, #24]
 801a878:	6063      	str	r3, [r4, #4]
 801a87a:	89a3      	ldrh	r3, [r4, #12]
 801a87c:	061b      	lsls	r3, r3, #24
 801a87e:	d503      	bpl.n	801a888 <setvbuf+0x74>
 801a880:	6921      	ldr	r1, [r4, #16]
 801a882:	4638      	mov	r0, r7
 801a884:	f001 f8fa 	bl	801ba7c <_free_r>
 801a888:	89a3      	ldrh	r3, [r4, #12]
 801a88a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801a88e:	f023 0303 	bic.w	r3, r3, #3
 801a892:	f1b8 0f02 	cmp.w	r8, #2
 801a896:	81a3      	strh	r3, [r4, #12]
 801a898:	d061      	beq.n	801a95e <setvbuf+0x14a>
 801a89a:	ab01      	add	r3, sp, #4
 801a89c:	466a      	mov	r2, sp
 801a89e:	4621      	mov	r1, r4
 801a8a0:	4638      	mov	r0, r7
 801a8a2:	f003 fab1 	bl	801de08 <__swhatbuf_r>
 801a8a6:	89a3      	ldrh	r3, [r4, #12]
 801a8a8:	4318      	orrs	r0, r3
 801a8aa:	81a0      	strh	r0, [r4, #12]
 801a8ac:	bb2d      	cbnz	r5, 801a8fa <setvbuf+0xe6>
 801a8ae:	9d00      	ldr	r5, [sp, #0]
 801a8b0:	4628      	mov	r0, r5
 801a8b2:	f001 f92d 	bl	801bb10 <malloc>
 801a8b6:	4606      	mov	r6, r0
 801a8b8:	2800      	cmp	r0, #0
 801a8ba:	d152      	bne.n	801a962 <setvbuf+0x14e>
 801a8bc:	f8dd 9000 	ldr.w	r9, [sp]
 801a8c0:	45a9      	cmp	r9, r5
 801a8c2:	d140      	bne.n	801a946 <setvbuf+0x132>
 801a8c4:	f04f 35ff 	mov.w	r5, #4294967295
 801a8c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a8cc:	f043 0202 	orr.w	r2, r3, #2
 801a8d0:	81a2      	strh	r2, [r4, #12]
 801a8d2:	2200      	movs	r2, #0
 801a8d4:	60a2      	str	r2, [r4, #8]
 801a8d6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801a8da:	6022      	str	r2, [r4, #0]
 801a8dc:	6122      	str	r2, [r4, #16]
 801a8de:	2201      	movs	r2, #1
 801a8e0:	6162      	str	r2, [r4, #20]
 801a8e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a8e4:	07d6      	lsls	r6, r2, #31
 801a8e6:	d404      	bmi.n	801a8f2 <setvbuf+0xde>
 801a8e8:	0598      	lsls	r0, r3, #22
 801a8ea:	d402      	bmi.n	801a8f2 <setvbuf+0xde>
 801a8ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a8ee:	f000 fac7 	bl	801ae80 <__retarget_lock_release_recursive>
 801a8f2:	4628      	mov	r0, r5
 801a8f4:	b003      	add	sp, #12
 801a8f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a8fa:	2e00      	cmp	r6, #0
 801a8fc:	d0d8      	beq.n	801a8b0 <setvbuf+0x9c>
 801a8fe:	6a3b      	ldr	r3, [r7, #32]
 801a900:	b913      	cbnz	r3, 801a908 <setvbuf+0xf4>
 801a902:	4638      	mov	r0, r7
 801a904:	f7ff fed8 	bl	801a6b8 <__sinit>
 801a908:	f1b8 0f01 	cmp.w	r8, #1
 801a90c:	bf08      	it	eq
 801a90e:	89a3      	ldrheq	r3, [r4, #12]
 801a910:	6026      	str	r6, [r4, #0]
 801a912:	bf04      	itt	eq
 801a914:	f043 0301 	orreq.w	r3, r3, #1
 801a918:	81a3      	strheq	r3, [r4, #12]
 801a91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a91e:	f013 0208 	ands.w	r2, r3, #8
 801a922:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801a926:	d01e      	beq.n	801a966 <setvbuf+0x152>
 801a928:	07d9      	lsls	r1, r3, #31
 801a92a:	bf41      	itttt	mi
 801a92c:	2200      	movmi	r2, #0
 801a92e:	426d      	negmi	r5, r5
 801a930:	60a2      	strmi	r2, [r4, #8]
 801a932:	61a5      	strmi	r5, [r4, #24]
 801a934:	bf58      	it	pl
 801a936:	60a5      	strpl	r5, [r4, #8]
 801a938:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a93a:	07d2      	lsls	r2, r2, #31
 801a93c:	d401      	bmi.n	801a942 <setvbuf+0x12e>
 801a93e:	059b      	lsls	r3, r3, #22
 801a940:	d513      	bpl.n	801a96a <setvbuf+0x156>
 801a942:	2500      	movs	r5, #0
 801a944:	e7d5      	b.n	801a8f2 <setvbuf+0xde>
 801a946:	4648      	mov	r0, r9
 801a948:	f001 f8e2 	bl	801bb10 <malloc>
 801a94c:	4606      	mov	r6, r0
 801a94e:	2800      	cmp	r0, #0
 801a950:	d0b8      	beq.n	801a8c4 <setvbuf+0xb0>
 801a952:	89a3      	ldrh	r3, [r4, #12]
 801a954:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a958:	81a3      	strh	r3, [r4, #12]
 801a95a:	464d      	mov	r5, r9
 801a95c:	e7cf      	b.n	801a8fe <setvbuf+0xea>
 801a95e:	2500      	movs	r5, #0
 801a960:	e7b2      	b.n	801a8c8 <setvbuf+0xb4>
 801a962:	46a9      	mov	r9, r5
 801a964:	e7f5      	b.n	801a952 <setvbuf+0x13e>
 801a966:	60a2      	str	r2, [r4, #8]
 801a968:	e7e6      	b.n	801a938 <setvbuf+0x124>
 801a96a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a96c:	f000 fa88 	bl	801ae80 <__retarget_lock_release_recursive>
 801a970:	e7e7      	b.n	801a942 <setvbuf+0x12e>
 801a972:	f04f 35ff 	mov.w	r5, #4294967295
 801a976:	e7bc      	b.n	801a8f2 <setvbuf+0xde>
 801a978:	24000020 	.word	0x24000020

0801a97c <sniprintf>:
 801a97c:	b40c      	push	{r2, r3}
 801a97e:	b530      	push	{r4, r5, lr}
 801a980:	4b18      	ldr	r3, [pc, #96]	@ (801a9e4 <sniprintf+0x68>)
 801a982:	1e0c      	subs	r4, r1, #0
 801a984:	681d      	ldr	r5, [r3, #0]
 801a986:	b09d      	sub	sp, #116	@ 0x74
 801a988:	da08      	bge.n	801a99c <sniprintf+0x20>
 801a98a:	238b      	movs	r3, #139	@ 0x8b
 801a98c:	602b      	str	r3, [r5, #0]
 801a98e:	f04f 30ff 	mov.w	r0, #4294967295
 801a992:	b01d      	add	sp, #116	@ 0x74
 801a994:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a998:	b002      	add	sp, #8
 801a99a:	4770      	bx	lr
 801a99c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801a9a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 801a9a4:	f04f 0300 	mov.w	r3, #0
 801a9a8:	931b      	str	r3, [sp, #108]	@ 0x6c
 801a9aa:	bf14      	ite	ne
 801a9ac:	f104 33ff 	addne.w	r3, r4, #4294967295
 801a9b0:	4623      	moveq	r3, r4
 801a9b2:	9304      	str	r3, [sp, #16]
 801a9b4:	9307      	str	r3, [sp, #28]
 801a9b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a9ba:	9002      	str	r0, [sp, #8]
 801a9bc:	9006      	str	r0, [sp, #24]
 801a9be:	f8ad 3016 	strh.w	r3, [sp, #22]
 801a9c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801a9c4:	ab21      	add	r3, sp, #132	@ 0x84
 801a9c6:	a902      	add	r1, sp, #8
 801a9c8:	4628      	mov	r0, r5
 801a9ca:	9301      	str	r3, [sp, #4]
 801a9cc:	f002 fc14 	bl	801d1f8 <_svfiprintf_r>
 801a9d0:	1c43      	adds	r3, r0, #1
 801a9d2:	bfbc      	itt	lt
 801a9d4:	238b      	movlt	r3, #139	@ 0x8b
 801a9d6:	602b      	strlt	r3, [r5, #0]
 801a9d8:	2c00      	cmp	r4, #0
 801a9da:	d0da      	beq.n	801a992 <sniprintf+0x16>
 801a9dc:	9b02      	ldr	r3, [sp, #8]
 801a9de:	2200      	movs	r2, #0
 801a9e0:	701a      	strb	r2, [r3, #0]
 801a9e2:	e7d6      	b.n	801a992 <sniprintf+0x16>
 801a9e4:	24000020 	.word	0x24000020

0801a9e8 <siprintf>:
 801a9e8:	b40e      	push	{r1, r2, r3}
 801a9ea:	b510      	push	{r4, lr}
 801a9ec:	b09d      	sub	sp, #116	@ 0x74
 801a9ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 801a9f0:	9002      	str	r0, [sp, #8]
 801a9f2:	9006      	str	r0, [sp, #24]
 801a9f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801a9f8:	480a      	ldr	r0, [pc, #40]	@ (801aa24 <siprintf+0x3c>)
 801a9fa:	9107      	str	r1, [sp, #28]
 801a9fc:	9104      	str	r1, [sp, #16]
 801a9fe:	490a      	ldr	r1, [pc, #40]	@ (801aa28 <siprintf+0x40>)
 801aa00:	f853 2b04 	ldr.w	r2, [r3], #4
 801aa04:	9105      	str	r1, [sp, #20]
 801aa06:	2400      	movs	r4, #0
 801aa08:	a902      	add	r1, sp, #8
 801aa0a:	6800      	ldr	r0, [r0, #0]
 801aa0c:	9301      	str	r3, [sp, #4]
 801aa0e:	941b      	str	r4, [sp, #108]	@ 0x6c
 801aa10:	f002 fbf2 	bl	801d1f8 <_svfiprintf_r>
 801aa14:	9b02      	ldr	r3, [sp, #8]
 801aa16:	701c      	strb	r4, [r3, #0]
 801aa18:	b01d      	add	sp, #116	@ 0x74
 801aa1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801aa1e:	b003      	add	sp, #12
 801aa20:	4770      	bx	lr
 801aa22:	bf00      	nop
 801aa24:	24000020 	.word	0x24000020
 801aa28:	ffff0208 	.word	0xffff0208

0801aa2c <siscanf>:
 801aa2c:	b40e      	push	{r1, r2, r3}
 801aa2e:	b570      	push	{r4, r5, r6, lr}
 801aa30:	b09d      	sub	sp, #116	@ 0x74
 801aa32:	ac21      	add	r4, sp, #132	@ 0x84
 801aa34:	2500      	movs	r5, #0
 801aa36:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801aa3a:	f854 6b04 	ldr.w	r6, [r4], #4
 801aa3e:	f8ad 2014 	strh.w	r2, [sp, #20]
 801aa42:	951b      	str	r5, [sp, #108]	@ 0x6c
 801aa44:	9002      	str	r0, [sp, #8]
 801aa46:	9006      	str	r0, [sp, #24]
 801aa48:	f7e5 fcc2 	bl	80003d0 <strlen>
 801aa4c:	4b0b      	ldr	r3, [pc, #44]	@ (801aa7c <siscanf+0x50>)
 801aa4e:	9003      	str	r0, [sp, #12]
 801aa50:	9007      	str	r0, [sp, #28]
 801aa52:	480b      	ldr	r0, [pc, #44]	@ (801aa80 <siscanf+0x54>)
 801aa54:	930b      	str	r3, [sp, #44]	@ 0x2c
 801aa56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801aa5a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801aa5e:	4632      	mov	r2, r6
 801aa60:	4623      	mov	r3, r4
 801aa62:	a902      	add	r1, sp, #8
 801aa64:	6800      	ldr	r0, [r0, #0]
 801aa66:	950f      	str	r5, [sp, #60]	@ 0x3c
 801aa68:	9514      	str	r5, [sp, #80]	@ 0x50
 801aa6a:	9401      	str	r4, [sp, #4]
 801aa6c:	f002 fd1a 	bl	801d4a4 <__ssvfiscanf_r>
 801aa70:	b01d      	add	sp, #116	@ 0x74
 801aa72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801aa76:	b003      	add	sp, #12
 801aa78:	4770      	bx	lr
 801aa7a:	bf00      	nop
 801aa7c:	0801aaa7 	.word	0x0801aaa7
 801aa80:	24000020 	.word	0x24000020

0801aa84 <__sread>:
 801aa84:	b510      	push	{r4, lr}
 801aa86:	460c      	mov	r4, r1
 801aa88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aa8c:	f000 f9a8 	bl	801ade0 <_read_r>
 801aa90:	2800      	cmp	r0, #0
 801aa92:	bfab      	itete	ge
 801aa94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801aa96:	89a3      	ldrhlt	r3, [r4, #12]
 801aa98:	181b      	addge	r3, r3, r0
 801aa9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801aa9e:	bfac      	ite	ge
 801aaa0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801aaa2:	81a3      	strhlt	r3, [r4, #12]
 801aaa4:	bd10      	pop	{r4, pc}

0801aaa6 <__seofread>:
 801aaa6:	2000      	movs	r0, #0
 801aaa8:	4770      	bx	lr

0801aaaa <__swrite>:
 801aaaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aaae:	461f      	mov	r7, r3
 801aab0:	898b      	ldrh	r3, [r1, #12]
 801aab2:	05db      	lsls	r3, r3, #23
 801aab4:	4605      	mov	r5, r0
 801aab6:	460c      	mov	r4, r1
 801aab8:	4616      	mov	r6, r2
 801aaba:	d505      	bpl.n	801aac8 <__swrite+0x1e>
 801aabc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aac0:	2302      	movs	r3, #2
 801aac2:	2200      	movs	r2, #0
 801aac4:	f000 f97a 	bl	801adbc <_lseek_r>
 801aac8:	89a3      	ldrh	r3, [r4, #12]
 801aaca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801aace:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801aad2:	81a3      	strh	r3, [r4, #12]
 801aad4:	4632      	mov	r2, r6
 801aad6:	463b      	mov	r3, r7
 801aad8:	4628      	mov	r0, r5
 801aada:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801aade:	f000 b991 	b.w	801ae04 <_write_r>

0801aae2 <__sseek>:
 801aae2:	b510      	push	{r4, lr}
 801aae4:	460c      	mov	r4, r1
 801aae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aaea:	f000 f967 	bl	801adbc <_lseek_r>
 801aaee:	1c43      	adds	r3, r0, #1
 801aaf0:	89a3      	ldrh	r3, [r4, #12]
 801aaf2:	bf15      	itete	ne
 801aaf4:	6560      	strne	r0, [r4, #84]	@ 0x54
 801aaf6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801aafa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801aafe:	81a3      	strheq	r3, [r4, #12]
 801ab00:	bf18      	it	ne
 801ab02:	81a3      	strhne	r3, [r4, #12]
 801ab04:	bd10      	pop	{r4, pc}

0801ab06 <__sclose>:
 801ab06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab0a:	f000 b8e9 	b.w	801ace0 <_close_r>

0801ab0e <_vsniprintf_r>:
 801ab0e:	b530      	push	{r4, r5, lr}
 801ab10:	4614      	mov	r4, r2
 801ab12:	2c00      	cmp	r4, #0
 801ab14:	b09b      	sub	sp, #108	@ 0x6c
 801ab16:	4605      	mov	r5, r0
 801ab18:	461a      	mov	r2, r3
 801ab1a:	da05      	bge.n	801ab28 <_vsniprintf_r+0x1a>
 801ab1c:	238b      	movs	r3, #139	@ 0x8b
 801ab1e:	6003      	str	r3, [r0, #0]
 801ab20:	f04f 30ff 	mov.w	r0, #4294967295
 801ab24:	b01b      	add	sp, #108	@ 0x6c
 801ab26:	bd30      	pop	{r4, r5, pc}
 801ab28:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801ab2c:	f8ad 300c 	strh.w	r3, [sp, #12]
 801ab30:	f04f 0300 	mov.w	r3, #0
 801ab34:	9319      	str	r3, [sp, #100]	@ 0x64
 801ab36:	bf14      	ite	ne
 801ab38:	f104 33ff 	addne.w	r3, r4, #4294967295
 801ab3c:	4623      	moveq	r3, r4
 801ab3e:	9302      	str	r3, [sp, #8]
 801ab40:	9305      	str	r3, [sp, #20]
 801ab42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ab46:	9100      	str	r1, [sp, #0]
 801ab48:	9104      	str	r1, [sp, #16]
 801ab4a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801ab4e:	4669      	mov	r1, sp
 801ab50:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801ab52:	f002 fb51 	bl	801d1f8 <_svfiprintf_r>
 801ab56:	1c43      	adds	r3, r0, #1
 801ab58:	bfbc      	itt	lt
 801ab5a:	238b      	movlt	r3, #139	@ 0x8b
 801ab5c:	602b      	strlt	r3, [r5, #0]
 801ab5e:	2c00      	cmp	r4, #0
 801ab60:	d0e0      	beq.n	801ab24 <_vsniprintf_r+0x16>
 801ab62:	9b00      	ldr	r3, [sp, #0]
 801ab64:	2200      	movs	r2, #0
 801ab66:	701a      	strb	r2, [r3, #0]
 801ab68:	e7dc      	b.n	801ab24 <_vsniprintf_r+0x16>
	...

0801ab6c <vsniprintf>:
 801ab6c:	b507      	push	{r0, r1, r2, lr}
 801ab6e:	9300      	str	r3, [sp, #0]
 801ab70:	4613      	mov	r3, r2
 801ab72:	460a      	mov	r2, r1
 801ab74:	4601      	mov	r1, r0
 801ab76:	4803      	ldr	r0, [pc, #12]	@ (801ab84 <vsniprintf+0x18>)
 801ab78:	6800      	ldr	r0, [r0, #0]
 801ab7a:	f7ff ffc8 	bl	801ab0e <_vsniprintf_r>
 801ab7e:	b003      	add	sp, #12
 801ab80:	f85d fb04 	ldr.w	pc, [sp], #4
 801ab84:	24000020 	.word	0x24000020

0801ab88 <__swbuf_r>:
 801ab88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ab8a:	460e      	mov	r6, r1
 801ab8c:	4614      	mov	r4, r2
 801ab8e:	4605      	mov	r5, r0
 801ab90:	b118      	cbz	r0, 801ab9a <__swbuf_r+0x12>
 801ab92:	6a03      	ldr	r3, [r0, #32]
 801ab94:	b90b      	cbnz	r3, 801ab9a <__swbuf_r+0x12>
 801ab96:	f7ff fd8f 	bl	801a6b8 <__sinit>
 801ab9a:	69a3      	ldr	r3, [r4, #24]
 801ab9c:	60a3      	str	r3, [r4, #8]
 801ab9e:	89a3      	ldrh	r3, [r4, #12]
 801aba0:	071a      	lsls	r2, r3, #28
 801aba2:	d501      	bpl.n	801aba8 <__swbuf_r+0x20>
 801aba4:	6923      	ldr	r3, [r4, #16]
 801aba6:	b943      	cbnz	r3, 801abba <__swbuf_r+0x32>
 801aba8:	4621      	mov	r1, r4
 801abaa:	4628      	mov	r0, r5
 801abac:	f000 f82a 	bl	801ac04 <__swsetup_r>
 801abb0:	b118      	cbz	r0, 801abba <__swbuf_r+0x32>
 801abb2:	f04f 37ff 	mov.w	r7, #4294967295
 801abb6:	4638      	mov	r0, r7
 801abb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801abba:	6823      	ldr	r3, [r4, #0]
 801abbc:	6922      	ldr	r2, [r4, #16]
 801abbe:	1a98      	subs	r0, r3, r2
 801abc0:	6963      	ldr	r3, [r4, #20]
 801abc2:	b2f6      	uxtb	r6, r6
 801abc4:	4283      	cmp	r3, r0
 801abc6:	4637      	mov	r7, r6
 801abc8:	dc05      	bgt.n	801abd6 <__swbuf_r+0x4e>
 801abca:	4621      	mov	r1, r4
 801abcc:	4628      	mov	r0, r5
 801abce:	f003 f8f3 	bl	801ddb8 <_fflush_r>
 801abd2:	2800      	cmp	r0, #0
 801abd4:	d1ed      	bne.n	801abb2 <__swbuf_r+0x2a>
 801abd6:	68a3      	ldr	r3, [r4, #8]
 801abd8:	3b01      	subs	r3, #1
 801abda:	60a3      	str	r3, [r4, #8]
 801abdc:	6823      	ldr	r3, [r4, #0]
 801abde:	1c5a      	adds	r2, r3, #1
 801abe0:	6022      	str	r2, [r4, #0]
 801abe2:	701e      	strb	r6, [r3, #0]
 801abe4:	6962      	ldr	r2, [r4, #20]
 801abe6:	1c43      	adds	r3, r0, #1
 801abe8:	429a      	cmp	r2, r3
 801abea:	d004      	beq.n	801abf6 <__swbuf_r+0x6e>
 801abec:	89a3      	ldrh	r3, [r4, #12]
 801abee:	07db      	lsls	r3, r3, #31
 801abf0:	d5e1      	bpl.n	801abb6 <__swbuf_r+0x2e>
 801abf2:	2e0a      	cmp	r6, #10
 801abf4:	d1df      	bne.n	801abb6 <__swbuf_r+0x2e>
 801abf6:	4621      	mov	r1, r4
 801abf8:	4628      	mov	r0, r5
 801abfa:	f003 f8dd 	bl	801ddb8 <_fflush_r>
 801abfe:	2800      	cmp	r0, #0
 801ac00:	d0d9      	beq.n	801abb6 <__swbuf_r+0x2e>
 801ac02:	e7d6      	b.n	801abb2 <__swbuf_r+0x2a>

0801ac04 <__swsetup_r>:
 801ac04:	b538      	push	{r3, r4, r5, lr}
 801ac06:	4b29      	ldr	r3, [pc, #164]	@ (801acac <__swsetup_r+0xa8>)
 801ac08:	4605      	mov	r5, r0
 801ac0a:	6818      	ldr	r0, [r3, #0]
 801ac0c:	460c      	mov	r4, r1
 801ac0e:	b118      	cbz	r0, 801ac18 <__swsetup_r+0x14>
 801ac10:	6a03      	ldr	r3, [r0, #32]
 801ac12:	b90b      	cbnz	r3, 801ac18 <__swsetup_r+0x14>
 801ac14:	f7ff fd50 	bl	801a6b8 <__sinit>
 801ac18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ac1c:	0719      	lsls	r1, r3, #28
 801ac1e:	d422      	bmi.n	801ac66 <__swsetup_r+0x62>
 801ac20:	06da      	lsls	r2, r3, #27
 801ac22:	d407      	bmi.n	801ac34 <__swsetup_r+0x30>
 801ac24:	2209      	movs	r2, #9
 801ac26:	602a      	str	r2, [r5, #0]
 801ac28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ac2c:	81a3      	strh	r3, [r4, #12]
 801ac2e:	f04f 30ff 	mov.w	r0, #4294967295
 801ac32:	e033      	b.n	801ac9c <__swsetup_r+0x98>
 801ac34:	0758      	lsls	r0, r3, #29
 801ac36:	d512      	bpl.n	801ac5e <__swsetup_r+0x5a>
 801ac38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ac3a:	b141      	cbz	r1, 801ac4e <__swsetup_r+0x4a>
 801ac3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ac40:	4299      	cmp	r1, r3
 801ac42:	d002      	beq.n	801ac4a <__swsetup_r+0x46>
 801ac44:	4628      	mov	r0, r5
 801ac46:	f000 ff19 	bl	801ba7c <_free_r>
 801ac4a:	2300      	movs	r3, #0
 801ac4c:	6363      	str	r3, [r4, #52]	@ 0x34
 801ac4e:	89a3      	ldrh	r3, [r4, #12]
 801ac50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ac54:	81a3      	strh	r3, [r4, #12]
 801ac56:	2300      	movs	r3, #0
 801ac58:	6063      	str	r3, [r4, #4]
 801ac5a:	6923      	ldr	r3, [r4, #16]
 801ac5c:	6023      	str	r3, [r4, #0]
 801ac5e:	89a3      	ldrh	r3, [r4, #12]
 801ac60:	f043 0308 	orr.w	r3, r3, #8
 801ac64:	81a3      	strh	r3, [r4, #12]
 801ac66:	6923      	ldr	r3, [r4, #16]
 801ac68:	b94b      	cbnz	r3, 801ac7e <__swsetup_r+0x7a>
 801ac6a:	89a3      	ldrh	r3, [r4, #12]
 801ac6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ac70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ac74:	d003      	beq.n	801ac7e <__swsetup_r+0x7a>
 801ac76:	4621      	mov	r1, r4
 801ac78:	4628      	mov	r0, r5
 801ac7a:	f003 f8eb 	bl	801de54 <__smakebuf_r>
 801ac7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ac82:	f013 0201 	ands.w	r2, r3, #1
 801ac86:	d00a      	beq.n	801ac9e <__swsetup_r+0x9a>
 801ac88:	2200      	movs	r2, #0
 801ac8a:	60a2      	str	r2, [r4, #8]
 801ac8c:	6962      	ldr	r2, [r4, #20]
 801ac8e:	4252      	negs	r2, r2
 801ac90:	61a2      	str	r2, [r4, #24]
 801ac92:	6922      	ldr	r2, [r4, #16]
 801ac94:	b942      	cbnz	r2, 801aca8 <__swsetup_r+0xa4>
 801ac96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ac9a:	d1c5      	bne.n	801ac28 <__swsetup_r+0x24>
 801ac9c:	bd38      	pop	{r3, r4, r5, pc}
 801ac9e:	0799      	lsls	r1, r3, #30
 801aca0:	bf58      	it	pl
 801aca2:	6962      	ldrpl	r2, [r4, #20]
 801aca4:	60a2      	str	r2, [r4, #8]
 801aca6:	e7f4      	b.n	801ac92 <__swsetup_r+0x8e>
 801aca8:	2000      	movs	r0, #0
 801acaa:	e7f7      	b.n	801ac9c <__swsetup_r+0x98>
 801acac:	24000020 	.word	0x24000020

0801acb0 <memset>:
 801acb0:	4402      	add	r2, r0
 801acb2:	4603      	mov	r3, r0
 801acb4:	4293      	cmp	r3, r2
 801acb6:	d100      	bne.n	801acba <memset+0xa>
 801acb8:	4770      	bx	lr
 801acba:	f803 1b01 	strb.w	r1, [r3], #1
 801acbe:	e7f9      	b.n	801acb4 <memset+0x4>

0801acc0 <strnlen>:
 801acc0:	b510      	push	{r4, lr}
 801acc2:	4602      	mov	r2, r0
 801acc4:	4401      	add	r1, r0
 801acc6:	428a      	cmp	r2, r1
 801acc8:	4613      	mov	r3, r2
 801acca:	d003      	beq.n	801acd4 <strnlen+0x14>
 801accc:	781c      	ldrb	r4, [r3, #0]
 801acce:	3201      	adds	r2, #1
 801acd0:	2c00      	cmp	r4, #0
 801acd2:	d1f8      	bne.n	801acc6 <strnlen+0x6>
 801acd4:	1a18      	subs	r0, r3, r0
 801acd6:	bd10      	pop	{r4, pc}

0801acd8 <_localeconv_r>:
 801acd8:	4800      	ldr	r0, [pc, #0]	@ (801acdc <_localeconv_r+0x4>)
 801acda:	4770      	bx	lr
 801acdc:	24000160 	.word	0x24000160

0801ace0 <_close_r>:
 801ace0:	b538      	push	{r3, r4, r5, lr}
 801ace2:	4d06      	ldr	r5, [pc, #24]	@ (801acfc <_close_r+0x1c>)
 801ace4:	2300      	movs	r3, #0
 801ace6:	4604      	mov	r4, r0
 801ace8:	4608      	mov	r0, r1
 801acea:	602b      	str	r3, [r5, #0]
 801acec:	f7ea f83e 	bl	8004d6c <_close>
 801acf0:	1c43      	adds	r3, r0, #1
 801acf2:	d102      	bne.n	801acfa <_close_r+0x1a>
 801acf4:	682b      	ldr	r3, [r5, #0]
 801acf6:	b103      	cbz	r3, 801acfa <_close_r+0x1a>
 801acf8:	6023      	str	r3, [r4, #0]
 801acfa:	bd38      	pop	{r3, r4, r5, pc}
 801acfc:	240141f4 	.word	0x240141f4

0801ad00 <_reclaim_reent>:
 801ad00:	4b2d      	ldr	r3, [pc, #180]	@ (801adb8 <_reclaim_reent+0xb8>)
 801ad02:	681b      	ldr	r3, [r3, #0]
 801ad04:	4283      	cmp	r3, r0
 801ad06:	b570      	push	{r4, r5, r6, lr}
 801ad08:	4604      	mov	r4, r0
 801ad0a:	d053      	beq.n	801adb4 <_reclaim_reent+0xb4>
 801ad0c:	69c3      	ldr	r3, [r0, #28]
 801ad0e:	b31b      	cbz	r3, 801ad58 <_reclaim_reent+0x58>
 801ad10:	68db      	ldr	r3, [r3, #12]
 801ad12:	b163      	cbz	r3, 801ad2e <_reclaim_reent+0x2e>
 801ad14:	2500      	movs	r5, #0
 801ad16:	69e3      	ldr	r3, [r4, #28]
 801ad18:	68db      	ldr	r3, [r3, #12]
 801ad1a:	5959      	ldr	r1, [r3, r5]
 801ad1c:	b9b1      	cbnz	r1, 801ad4c <_reclaim_reent+0x4c>
 801ad1e:	3504      	adds	r5, #4
 801ad20:	2d80      	cmp	r5, #128	@ 0x80
 801ad22:	d1f8      	bne.n	801ad16 <_reclaim_reent+0x16>
 801ad24:	69e3      	ldr	r3, [r4, #28]
 801ad26:	4620      	mov	r0, r4
 801ad28:	68d9      	ldr	r1, [r3, #12]
 801ad2a:	f000 fea7 	bl	801ba7c <_free_r>
 801ad2e:	69e3      	ldr	r3, [r4, #28]
 801ad30:	6819      	ldr	r1, [r3, #0]
 801ad32:	b111      	cbz	r1, 801ad3a <_reclaim_reent+0x3a>
 801ad34:	4620      	mov	r0, r4
 801ad36:	f000 fea1 	bl	801ba7c <_free_r>
 801ad3a:	69e3      	ldr	r3, [r4, #28]
 801ad3c:	689d      	ldr	r5, [r3, #8]
 801ad3e:	b15d      	cbz	r5, 801ad58 <_reclaim_reent+0x58>
 801ad40:	4629      	mov	r1, r5
 801ad42:	4620      	mov	r0, r4
 801ad44:	682d      	ldr	r5, [r5, #0]
 801ad46:	f000 fe99 	bl	801ba7c <_free_r>
 801ad4a:	e7f8      	b.n	801ad3e <_reclaim_reent+0x3e>
 801ad4c:	680e      	ldr	r6, [r1, #0]
 801ad4e:	4620      	mov	r0, r4
 801ad50:	f000 fe94 	bl	801ba7c <_free_r>
 801ad54:	4631      	mov	r1, r6
 801ad56:	e7e1      	b.n	801ad1c <_reclaim_reent+0x1c>
 801ad58:	6961      	ldr	r1, [r4, #20]
 801ad5a:	b111      	cbz	r1, 801ad62 <_reclaim_reent+0x62>
 801ad5c:	4620      	mov	r0, r4
 801ad5e:	f000 fe8d 	bl	801ba7c <_free_r>
 801ad62:	69e1      	ldr	r1, [r4, #28]
 801ad64:	b111      	cbz	r1, 801ad6c <_reclaim_reent+0x6c>
 801ad66:	4620      	mov	r0, r4
 801ad68:	f000 fe88 	bl	801ba7c <_free_r>
 801ad6c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801ad6e:	b111      	cbz	r1, 801ad76 <_reclaim_reent+0x76>
 801ad70:	4620      	mov	r0, r4
 801ad72:	f000 fe83 	bl	801ba7c <_free_r>
 801ad76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ad78:	b111      	cbz	r1, 801ad80 <_reclaim_reent+0x80>
 801ad7a:	4620      	mov	r0, r4
 801ad7c:	f000 fe7e 	bl	801ba7c <_free_r>
 801ad80:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801ad82:	b111      	cbz	r1, 801ad8a <_reclaim_reent+0x8a>
 801ad84:	4620      	mov	r0, r4
 801ad86:	f000 fe79 	bl	801ba7c <_free_r>
 801ad8a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801ad8c:	b111      	cbz	r1, 801ad94 <_reclaim_reent+0x94>
 801ad8e:	4620      	mov	r0, r4
 801ad90:	f000 fe74 	bl	801ba7c <_free_r>
 801ad94:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801ad96:	b111      	cbz	r1, 801ad9e <_reclaim_reent+0x9e>
 801ad98:	4620      	mov	r0, r4
 801ad9a:	f000 fe6f 	bl	801ba7c <_free_r>
 801ad9e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801ada0:	b111      	cbz	r1, 801ada8 <_reclaim_reent+0xa8>
 801ada2:	4620      	mov	r0, r4
 801ada4:	f000 fe6a 	bl	801ba7c <_free_r>
 801ada8:	6a23      	ldr	r3, [r4, #32]
 801adaa:	b11b      	cbz	r3, 801adb4 <_reclaim_reent+0xb4>
 801adac:	4620      	mov	r0, r4
 801adae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801adb2:	4718      	bx	r3
 801adb4:	bd70      	pop	{r4, r5, r6, pc}
 801adb6:	bf00      	nop
 801adb8:	24000020 	.word	0x24000020

0801adbc <_lseek_r>:
 801adbc:	b538      	push	{r3, r4, r5, lr}
 801adbe:	4d07      	ldr	r5, [pc, #28]	@ (801addc <_lseek_r+0x20>)
 801adc0:	4604      	mov	r4, r0
 801adc2:	4608      	mov	r0, r1
 801adc4:	4611      	mov	r1, r2
 801adc6:	2200      	movs	r2, #0
 801adc8:	602a      	str	r2, [r5, #0]
 801adca:	461a      	mov	r2, r3
 801adcc:	f7e9 fff5 	bl	8004dba <_lseek>
 801add0:	1c43      	adds	r3, r0, #1
 801add2:	d102      	bne.n	801adda <_lseek_r+0x1e>
 801add4:	682b      	ldr	r3, [r5, #0]
 801add6:	b103      	cbz	r3, 801adda <_lseek_r+0x1e>
 801add8:	6023      	str	r3, [r4, #0]
 801adda:	bd38      	pop	{r3, r4, r5, pc}
 801addc:	240141f4 	.word	0x240141f4

0801ade0 <_read_r>:
 801ade0:	b538      	push	{r3, r4, r5, lr}
 801ade2:	4d07      	ldr	r5, [pc, #28]	@ (801ae00 <_read_r+0x20>)
 801ade4:	4604      	mov	r4, r0
 801ade6:	4608      	mov	r0, r1
 801ade8:	4611      	mov	r1, r2
 801adea:	2200      	movs	r2, #0
 801adec:	602a      	str	r2, [r5, #0]
 801adee:	461a      	mov	r2, r3
 801adf0:	f7e9 ff83 	bl	8004cfa <_read>
 801adf4:	1c43      	adds	r3, r0, #1
 801adf6:	d102      	bne.n	801adfe <_read_r+0x1e>
 801adf8:	682b      	ldr	r3, [r5, #0]
 801adfa:	b103      	cbz	r3, 801adfe <_read_r+0x1e>
 801adfc:	6023      	str	r3, [r4, #0]
 801adfe:	bd38      	pop	{r3, r4, r5, pc}
 801ae00:	240141f4 	.word	0x240141f4

0801ae04 <_write_r>:
 801ae04:	b538      	push	{r3, r4, r5, lr}
 801ae06:	4d07      	ldr	r5, [pc, #28]	@ (801ae24 <_write_r+0x20>)
 801ae08:	4604      	mov	r4, r0
 801ae0a:	4608      	mov	r0, r1
 801ae0c:	4611      	mov	r1, r2
 801ae0e:	2200      	movs	r2, #0
 801ae10:	602a      	str	r2, [r5, #0]
 801ae12:	461a      	mov	r2, r3
 801ae14:	f7e9 ff8e 	bl	8004d34 <_write>
 801ae18:	1c43      	adds	r3, r0, #1
 801ae1a:	d102      	bne.n	801ae22 <_write_r+0x1e>
 801ae1c:	682b      	ldr	r3, [r5, #0]
 801ae1e:	b103      	cbz	r3, 801ae22 <_write_r+0x1e>
 801ae20:	6023      	str	r3, [r4, #0]
 801ae22:	bd38      	pop	{r3, r4, r5, pc}
 801ae24:	240141f4 	.word	0x240141f4

0801ae28 <__errno>:
 801ae28:	4b01      	ldr	r3, [pc, #4]	@ (801ae30 <__errno+0x8>)
 801ae2a:	6818      	ldr	r0, [r3, #0]
 801ae2c:	4770      	bx	lr
 801ae2e:	bf00      	nop
 801ae30:	24000020 	.word	0x24000020

0801ae34 <__libc_init_array>:
 801ae34:	b570      	push	{r4, r5, r6, lr}
 801ae36:	4d0d      	ldr	r5, [pc, #52]	@ (801ae6c <__libc_init_array+0x38>)
 801ae38:	4c0d      	ldr	r4, [pc, #52]	@ (801ae70 <__libc_init_array+0x3c>)
 801ae3a:	1b64      	subs	r4, r4, r5
 801ae3c:	10a4      	asrs	r4, r4, #2
 801ae3e:	2600      	movs	r6, #0
 801ae40:	42a6      	cmp	r6, r4
 801ae42:	d109      	bne.n	801ae58 <__libc_init_array+0x24>
 801ae44:	4d0b      	ldr	r5, [pc, #44]	@ (801ae74 <__libc_init_array+0x40>)
 801ae46:	4c0c      	ldr	r4, [pc, #48]	@ (801ae78 <__libc_init_array+0x44>)
 801ae48:	f003 fdaa 	bl	801e9a0 <_init>
 801ae4c:	1b64      	subs	r4, r4, r5
 801ae4e:	10a4      	asrs	r4, r4, #2
 801ae50:	2600      	movs	r6, #0
 801ae52:	42a6      	cmp	r6, r4
 801ae54:	d105      	bne.n	801ae62 <__libc_init_array+0x2e>
 801ae56:	bd70      	pop	{r4, r5, r6, pc}
 801ae58:	f855 3b04 	ldr.w	r3, [r5], #4
 801ae5c:	4798      	blx	r3
 801ae5e:	3601      	adds	r6, #1
 801ae60:	e7ee      	b.n	801ae40 <__libc_init_array+0xc>
 801ae62:	f855 3b04 	ldr.w	r3, [r5], #4
 801ae66:	4798      	blx	r3
 801ae68:	3601      	adds	r6, #1
 801ae6a:	e7f2      	b.n	801ae52 <__libc_init_array+0x1e>
 801ae6c:	0801f850 	.word	0x0801f850
 801ae70:	0801f850 	.word	0x0801f850
 801ae74:	0801f850 	.word	0x0801f850
 801ae78:	0801f854 	.word	0x0801f854

0801ae7c <__retarget_lock_init_recursive>:
 801ae7c:	4770      	bx	lr

0801ae7e <__retarget_lock_acquire_recursive>:
 801ae7e:	4770      	bx	lr

0801ae80 <__retarget_lock_release_recursive>:
 801ae80:	4770      	bx	lr

0801ae82 <memcpy>:
 801ae82:	440a      	add	r2, r1
 801ae84:	4291      	cmp	r1, r2
 801ae86:	f100 33ff 	add.w	r3, r0, #4294967295
 801ae8a:	d100      	bne.n	801ae8e <memcpy+0xc>
 801ae8c:	4770      	bx	lr
 801ae8e:	b510      	push	{r4, lr}
 801ae90:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ae94:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ae98:	4291      	cmp	r1, r2
 801ae9a:	d1f9      	bne.n	801ae90 <memcpy+0xe>
 801ae9c:	bd10      	pop	{r4, pc}
	...

0801aea0 <nanf>:
 801aea0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801aea8 <nanf+0x8>
 801aea4:	4770      	bx	lr
 801aea6:	bf00      	nop
 801aea8:	7fc00000 	.word	0x7fc00000

0801aeac <quorem>:
 801aeac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aeb0:	6903      	ldr	r3, [r0, #16]
 801aeb2:	690c      	ldr	r4, [r1, #16]
 801aeb4:	42a3      	cmp	r3, r4
 801aeb6:	4607      	mov	r7, r0
 801aeb8:	db7e      	blt.n	801afb8 <quorem+0x10c>
 801aeba:	3c01      	subs	r4, #1
 801aebc:	f101 0814 	add.w	r8, r1, #20
 801aec0:	00a3      	lsls	r3, r4, #2
 801aec2:	f100 0514 	add.w	r5, r0, #20
 801aec6:	9300      	str	r3, [sp, #0]
 801aec8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801aecc:	9301      	str	r3, [sp, #4]
 801aece:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801aed2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801aed6:	3301      	adds	r3, #1
 801aed8:	429a      	cmp	r2, r3
 801aeda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801aede:	fbb2 f6f3 	udiv	r6, r2, r3
 801aee2:	d32e      	bcc.n	801af42 <quorem+0x96>
 801aee4:	f04f 0a00 	mov.w	sl, #0
 801aee8:	46c4      	mov	ip, r8
 801aeea:	46ae      	mov	lr, r5
 801aeec:	46d3      	mov	fp, sl
 801aeee:	f85c 3b04 	ldr.w	r3, [ip], #4
 801aef2:	b298      	uxth	r0, r3
 801aef4:	fb06 a000 	mla	r0, r6, r0, sl
 801aef8:	0c02      	lsrs	r2, r0, #16
 801aefa:	0c1b      	lsrs	r3, r3, #16
 801aefc:	fb06 2303 	mla	r3, r6, r3, r2
 801af00:	f8de 2000 	ldr.w	r2, [lr]
 801af04:	b280      	uxth	r0, r0
 801af06:	b292      	uxth	r2, r2
 801af08:	1a12      	subs	r2, r2, r0
 801af0a:	445a      	add	r2, fp
 801af0c:	f8de 0000 	ldr.w	r0, [lr]
 801af10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801af14:	b29b      	uxth	r3, r3
 801af16:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801af1a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801af1e:	b292      	uxth	r2, r2
 801af20:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801af24:	45e1      	cmp	r9, ip
 801af26:	f84e 2b04 	str.w	r2, [lr], #4
 801af2a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801af2e:	d2de      	bcs.n	801aeee <quorem+0x42>
 801af30:	9b00      	ldr	r3, [sp, #0]
 801af32:	58eb      	ldr	r3, [r5, r3]
 801af34:	b92b      	cbnz	r3, 801af42 <quorem+0x96>
 801af36:	9b01      	ldr	r3, [sp, #4]
 801af38:	3b04      	subs	r3, #4
 801af3a:	429d      	cmp	r5, r3
 801af3c:	461a      	mov	r2, r3
 801af3e:	d32f      	bcc.n	801afa0 <quorem+0xf4>
 801af40:	613c      	str	r4, [r7, #16]
 801af42:	4638      	mov	r0, r7
 801af44:	f001 f956 	bl	801c1f4 <__mcmp>
 801af48:	2800      	cmp	r0, #0
 801af4a:	db25      	blt.n	801af98 <quorem+0xec>
 801af4c:	4629      	mov	r1, r5
 801af4e:	2000      	movs	r0, #0
 801af50:	f858 2b04 	ldr.w	r2, [r8], #4
 801af54:	f8d1 c000 	ldr.w	ip, [r1]
 801af58:	fa1f fe82 	uxth.w	lr, r2
 801af5c:	fa1f f38c 	uxth.w	r3, ip
 801af60:	eba3 030e 	sub.w	r3, r3, lr
 801af64:	4403      	add	r3, r0
 801af66:	0c12      	lsrs	r2, r2, #16
 801af68:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801af6c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801af70:	b29b      	uxth	r3, r3
 801af72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801af76:	45c1      	cmp	r9, r8
 801af78:	f841 3b04 	str.w	r3, [r1], #4
 801af7c:	ea4f 4022 	mov.w	r0, r2, asr #16
 801af80:	d2e6      	bcs.n	801af50 <quorem+0xa4>
 801af82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801af86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801af8a:	b922      	cbnz	r2, 801af96 <quorem+0xea>
 801af8c:	3b04      	subs	r3, #4
 801af8e:	429d      	cmp	r5, r3
 801af90:	461a      	mov	r2, r3
 801af92:	d30b      	bcc.n	801afac <quorem+0x100>
 801af94:	613c      	str	r4, [r7, #16]
 801af96:	3601      	adds	r6, #1
 801af98:	4630      	mov	r0, r6
 801af9a:	b003      	add	sp, #12
 801af9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afa0:	6812      	ldr	r2, [r2, #0]
 801afa2:	3b04      	subs	r3, #4
 801afa4:	2a00      	cmp	r2, #0
 801afa6:	d1cb      	bne.n	801af40 <quorem+0x94>
 801afa8:	3c01      	subs	r4, #1
 801afaa:	e7c6      	b.n	801af3a <quorem+0x8e>
 801afac:	6812      	ldr	r2, [r2, #0]
 801afae:	3b04      	subs	r3, #4
 801afb0:	2a00      	cmp	r2, #0
 801afb2:	d1ef      	bne.n	801af94 <quorem+0xe8>
 801afb4:	3c01      	subs	r4, #1
 801afb6:	e7ea      	b.n	801af8e <quorem+0xe2>
 801afb8:	2000      	movs	r0, #0
 801afba:	e7ee      	b.n	801af9a <quorem+0xee>
 801afbc:	0000      	movs	r0, r0
	...

0801afc0 <_dtoa_r>:
 801afc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801afc4:	ed2d 8b02 	vpush	{d8}
 801afc8:	69c7      	ldr	r7, [r0, #28]
 801afca:	b091      	sub	sp, #68	@ 0x44
 801afcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 801afd0:	ec55 4b10 	vmov	r4, r5, d0
 801afd4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801afd6:	9107      	str	r1, [sp, #28]
 801afd8:	4681      	mov	r9, r0
 801afda:	9209      	str	r2, [sp, #36]	@ 0x24
 801afdc:	930d      	str	r3, [sp, #52]	@ 0x34
 801afde:	b97f      	cbnz	r7, 801b000 <_dtoa_r+0x40>
 801afe0:	2010      	movs	r0, #16
 801afe2:	f000 fd95 	bl	801bb10 <malloc>
 801afe6:	4602      	mov	r2, r0
 801afe8:	f8c9 001c 	str.w	r0, [r9, #28]
 801afec:	b920      	cbnz	r0, 801aff8 <_dtoa_r+0x38>
 801afee:	4ba0      	ldr	r3, [pc, #640]	@ (801b270 <_dtoa_r+0x2b0>)
 801aff0:	21ef      	movs	r1, #239	@ 0xef
 801aff2:	48a0      	ldr	r0, [pc, #640]	@ (801b274 <_dtoa_r+0x2b4>)
 801aff4:	f003 f844 	bl	801e080 <__assert_func>
 801aff8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801affc:	6007      	str	r7, [r0, #0]
 801affe:	60c7      	str	r7, [r0, #12]
 801b000:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b004:	6819      	ldr	r1, [r3, #0]
 801b006:	b159      	cbz	r1, 801b020 <_dtoa_r+0x60>
 801b008:	685a      	ldr	r2, [r3, #4]
 801b00a:	604a      	str	r2, [r1, #4]
 801b00c:	2301      	movs	r3, #1
 801b00e:	4093      	lsls	r3, r2
 801b010:	608b      	str	r3, [r1, #8]
 801b012:	4648      	mov	r0, r9
 801b014:	f000 fe72 	bl	801bcfc <_Bfree>
 801b018:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b01c:	2200      	movs	r2, #0
 801b01e:	601a      	str	r2, [r3, #0]
 801b020:	1e2b      	subs	r3, r5, #0
 801b022:	bfbb      	ittet	lt
 801b024:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801b028:	9303      	strlt	r3, [sp, #12]
 801b02a:	2300      	movge	r3, #0
 801b02c:	2201      	movlt	r2, #1
 801b02e:	bfac      	ite	ge
 801b030:	6033      	strge	r3, [r6, #0]
 801b032:	6032      	strlt	r2, [r6, #0]
 801b034:	4b90      	ldr	r3, [pc, #576]	@ (801b278 <_dtoa_r+0x2b8>)
 801b036:	9e03      	ldr	r6, [sp, #12]
 801b038:	43b3      	bics	r3, r6
 801b03a:	d110      	bne.n	801b05e <_dtoa_r+0x9e>
 801b03c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b03e:	f242 730f 	movw	r3, #9999	@ 0x270f
 801b042:	6013      	str	r3, [r2, #0]
 801b044:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801b048:	4323      	orrs	r3, r4
 801b04a:	f000 84e6 	beq.w	801ba1a <_dtoa_r+0xa5a>
 801b04e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b050:	4f8a      	ldr	r7, [pc, #552]	@ (801b27c <_dtoa_r+0x2bc>)
 801b052:	2b00      	cmp	r3, #0
 801b054:	f000 84e8 	beq.w	801ba28 <_dtoa_r+0xa68>
 801b058:	1cfb      	adds	r3, r7, #3
 801b05a:	f000 bce3 	b.w	801ba24 <_dtoa_r+0xa64>
 801b05e:	ed9d 8b02 	vldr	d8, [sp, #8]
 801b062:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b06a:	d10a      	bne.n	801b082 <_dtoa_r+0xc2>
 801b06c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b06e:	2301      	movs	r3, #1
 801b070:	6013      	str	r3, [r2, #0]
 801b072:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b074:	b113      	cbz	r3, 801b07c <_dtoa_r+0xbc>
 801b076:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801b078:	4b81      	ldr	r3, [pc, #516]	@ (801b280 <_dtoa_r+0x2c0>)
 801b07a:	6013      	str	r3, [r2, #0]
 801b07c:	4f81      	ldr	r7, [pc, #516]	@ (801b284 <_dtoa_r+0x2c4>)
 801b07e:	f000 bcd3 	b.w	801ba28 <_dtoa_r+0xa68>
 801b082:	aa0e      	add	r2, sp, #56	@ 0x38
 801b084:	a90f      	add	r1, sp, #60	@ 0x3c
 801b086:	4648      	mov	r0, r9
 801b088:	eeb0 0b48 	vmov.f64	d0, d8
 801b08c:	f001 f9d2 	bl	801c434 <__d2b>
 801b090:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801b094:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b096:	9001      	str	r0, [sp, #4]
 801b098:	2b00      	cmp	r3, #0
 801b09a:	d045      	beq.n	801b128 <_dtoa_r+0x168>
 801b09c:	eeb0 7b48 	vmov.f64	d7, d8
 801b0a0:	ee18 1a90 	vmov	r1, s17
 801b0a4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801b0a8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801b0ac:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801b0b0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801b0b4:	2500      	movs	r5, #0
 801b0b6:	ee07 1a90 	vmov	s15, r1
 801b0ba:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801b0be:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801b258 <_dtoa_r+0x298>
 801b0c2:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b0c6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801b260 <_dtoa_r+0x2a0>
 801b0ca:	eea7 6b05 	vfma.f64	d6, d7, d5
 801b0ce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801b268 <_dtoa_r+0x2a8>
 801b0d2:	ee07 3a90 	vmov	s15, r3
 801b0d6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801b0da:	eeb0 7b46 	vmov.f64	d7, d6
 801b0de:	eea4 7b05 	vfma.f64	d7, d4, d5
 801b0e2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801b0e6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801b0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b0ee:	ee16 8a90 	vmov	r8, s13
 801b0f2:	d508      	bpl.n	801b106 <_dtoa_r+0x146>
 801b0f4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801b0f8:	eeb4 6b47 	vcmp.f64	d6, d7
 801b0fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b100:	bf18      	it	ne
 801b102:	f108 38ff 	addne.w	r8, r8, #4294967295
 801b106:	f1b8 0f16 	cmp.w	r8, #22
 801b10a:	d82b      	bhi.n	801b164 <_dtoa_r+0x1a4>
 801b10c:	495e      	ldr	r1, [pc, #376]	@ (801b288 <_dtoa_r+0x2c8>)
 801b10e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801b112:	ed91 7b00 	vldr	d7, [r1]
 801b116:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801b11a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b11e:	d501      	bpl.n	801b124 <_dtoa_r+0x164>
 801b120:	f108 38ff 	add.w	r8, r8, #4294967295
 801b124:	2100      	movs	r1, #0
 801b126:	e01e      	b.n	801b166 <_dtoa_r+0x1a6>
 801b128:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b12a:	4413      	add	r3, r2
 801b12c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801b130:	2920      	cmp	r1, #32
 801b132:	bfc1      	itttt	gt
 801b134:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801b138:	408e      	lslgt	r6, r1
 801b13a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801b13e:	fa24 f101 	lsrgt.w	r1, r4, r1
 801b142:	bfd6      	itet	le
 801b144:	f1c1 0120 	rsble	r1, r1, #32
 801b148:	4331      	orrgt	r1, r6
 801b14a:	fa04 f101 	lslle.w	r1, r4, r1
 801b14e:	ee07 1a90 	vmov	s15, r1
 801b152:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b156:	3b01      	subs	r3, #1
 801b158:	ee17 1a90 	vmov	r1, s15
 801b15c:	2501      	movs	r5, #1
 801b15e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801b162:	e7a8      	b.n	801b0b6 <_dtoa_r+0xf6>
 801b164:	2101      	movs	r1, #1
 801b166:	1ad2      	subs	r2, r2, r3
 801b168:	1e53      	subs	r3, r2, #1
 801b16a:	9306      	str	r3, [sp, #24]
 801b16c:	bf45      	ittet	mi
 801b16e:	f1c2 0301 	rsbmi	r3, r2, #1
 801b172:	9304      	strmi	r3, [sp, #16]
 801b174:	2300      	movpl	r3, #0
 801b176:	2300      	movmi	r3, #0
 801b178:	bf4c      	ite	mi
 801b17a:	9306      	strmi	r3, [sp, #24]
 801b17c:	9304      	strpl	r3, [sp, #16]
 801b17e:	f1b8 0f00 	cmp.w	r8, #0
 801b182:	910c      	str	r1, [sp, #48]	@ 0x30
 801b184:	db18      	blt.n	801b1b8 <_dtoa_r+0x1f8>
 801b186:	9b06      	ldr	r3, [sp, #24]
 801b188:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801b18c:	4443      	add	r3, r8
 801b18e:	9306      	str	r3, [sp, #24]
 801b190:	2300      	movs	r3, #0
 801b192:	9a07      	ldr	r2, [sp, #28]
 801b194:	2a09      	cmp	r2, #9
 801b196:	d845      	bhi.n	801b224 <_dtoa_r+0x264>
 801b198:	2a05      	cmp	r2, #5
 801b19a:	bfc4      	itt	gt
 801b19c:	3a04      	subgt	r2, #4
 801b19e:	9207      	strgt	r2, [sp, #28]
 801b1a0:	9a07      	ldr	r2, [sp, #28]
 801b1a2:	f1a2 0202 	sub.w	r2, r2, #2
 801b1a6:	bfcc      	ite	gt
 801b1a8:	2400      	movgt	r4, #0
 801b1aa:	2401      	movle	r4, #1
 801b1ac:	2a03      	cmp	r2, #3
 801b1ae:	d844      	bhi.n	801b23a <_dtoa_r+0x27a>
 801b1b0:	e8df f002 	tbb	[pc, r2]
 801b1b4:	0b173634 	.word	0x0b173634
 801b1b8:	9b04      	ldr	r3, [sp, #16]
 801b1ba:	2200      	movs	r2, #0
 801b1bc:	eba3 0308 	sub.w	r3, r3, r8
 801b1c0:	9304      	str	r3, [sp, #16]
 801b1c2:	920a      	str	r2, [sp, #40]	@ 0x28
 801b1c4:	f1c8 0300 	rsb	r3, r8, #0
 801b1c8:	e7e3      	b.n	801b192 <_dtoa_r+0x1d2>
 801b1ca:	2201      	movs	r2, #1
 801b1cc:	9208      	str	r2, [sp, #32]
 801b1ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b1d0:	eb08 0b02 	add.w	fp, r8, r2
 801b1d4:	f10b 0a01 	add.w	sl, fp, #1
 801b1d8:	4652      	mov	r2, sl
 801b1da:	2a01      	cmp	r2, #1
 801b1dc:	bfb8      	it	lt
 801b1de:	2201      	movlt	r2, #1
 801b1e0:	e006      	b.n	801b1f0 <_dtoa_r+0x230>
 801b1e2:	2201      	movs	r2, #1
 801b1e4:	9208      	str	r2, [sp, #32]
 801b1e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b1e8:	2a00      	cmp	r2, #0
 801b1ea:	dd29      	ble.n	801b240 <_dtoa_r+0x280>
 801b1ec:	4693      	mov	fp, r2
 801b1ee:	4692      	mov	sl, r2
 801b1f0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801b1f4:	2100      	movs	r1, #0
 801b1f6:	2004      	movs	r0, #4
 801b1f8:	f100 0614 	add.w	r6, r0, #20
 801b1fc:	4296      	cmp	r6, r2
 801b1fe:	d926      	bls.n	801b24e <_dtoa_r+0x28e>
 801b200:	6079      	str	r1, [r7, #4]
 801b202:	4648      	mov	r0, r9
 801b204:	9305      	str	r3, [sp, #20]
 801b206:	f000 fd39 	bl	801bc7c <_Balloc>
 801b20a:	9b05      	ldr	r3, [sp, #20]
 801b20c:	4607      	mov	r7, r0
 801b20e:	2800      	cmp	r0, #0
 801b210:	d13e      	bne.n	801b290 <_dtoa_r+0x2d0>
 801b212:	4b1e      	ldr	r3, [pc, #120]	@ (801b28c <_dtoa_r+0x2cc>)
 801b214:	4602      	mov	r2, r0
 801b216:	f240 11af 	movw	r1, #431	@ 0x1af
 801b21a:	e6ea      	b.n	801aff2 <_dtoa_r+0x32>
 801b21c:	2200      	movs	r2, #0
 801b21e:	e7e1      	b.n	801b1e4 <_dtoa_r+0x224>
 801b220:	2200      	movs	r2, #0
 801b222:	e7d3      	b.n	801b1cc <_dtoa_r+0x20c>
 801b224:	2401      	movs	r4, #1
 801b226:	2200      	movs	r2, #0
 801b228:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801b22c:	f04f 3bff 	mov.w	fp, #4294967295
 801b230:	2100      	movs	r1, #0
 801b232:	46da      	mov	sl, fp
 801b234:	2212      	movs	r2, #18
 801b236:	9109      	str	r1, [sp, #36]	@ 0x24
 801b238:	e7da      	b.n	801b1f0 <_dtoa_r+0x230>
 801b23a:	2201      	movs	r2, #1
 801b23c:	9208      	str	r2, [sp, #32]
 801b23e:	e7f5      	b.n	801b22c <_dtoa_r+0x26c>
 801b240:	f04f 0b01 	mov.w	fp, #1
 801b244:	46da      	mov	sl, fp
 801b246:	465a      	mov	r2, fp
 801b248:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801b24c:	e7d0      	b.n	801b1f0 <_dtoa_r+0x230>
 801b24e:	3101      	adds	r1, #1
 801b250:	0040      	lsls	r0, r0, #1
 801b252:	e7d1      	b.n	801b1f8 <_dtoa_r+0x238>
 801b254:	f3af 8000 	nop.w
 801b258:	636f4361 	.word	0x636f4361
 801b25c:	3fd287a7 	.word	0x3fd287a7
 801b260:	8b60c8b3 	.word	0x8b60c8b3
 801b264:	3fc68a28 	.word	0x3fc68a28
 801b268:	509f79fb 	.word	0x509f79fb
 801b26c:	3fd34413 	.word	0x3fd34413
 801b270:	0801f54d 	.word	0x0801f54d
 801b274:	0801f564 	.word	0x0801f564
 801b278:	7ff00000 	.word	0x7ff00000
 801b27c:	0801f549 	.word	0x0801f549
 801b280:	0801f650 	.word	0x0801f650
 801b284:	0801f64f 	.word	0x0801f64f
 801b288:	0801f730 	.word	0x0801f730
 801b28c:	0801f5bc 	.word	0x0801f5bc
 801b290:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801b294:	f1ba 0f0e 	cmp.w	sl, #14
 801b298:	6010      	str	r0, [r2, #0]
 801b29a:	d86e      	bhi.n	801b37a <_dtoa_r+0x3ba>
 801b29c:	2c00      	cmp	r4, #0
 801b29e:	d06c      	beq.n	801b37a <_dtoa_r+0x3ba>
 801b2a0:	f1b8 0f00 	cmp.w	r8, #0
 801b2a4:	f340 80b4 	ble.w	801b410 <_dtoa_r+0x450>
 801b2a8:	4ac8      	ldr	r2, [pc, #800]	@ (801b5cc <_dtoa_r+0x60c>)
 801b2aa:	f008 010f 	and.w	r1, r8, #15
 801b2ae:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801b2b2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801b2b6:	ed92 7b00 	vldr	d7, [r2]
 801b2ba:	ea4f 1128 	mov.w	r1, r8, asr #4
 801b2be:	f000 809b 	beq.w	801b3f8 <_dtoa_r+0x438>
 801b2c2:	4ac3      	ldr	r2, [pc, #780]	@ (801b5d0 <_dtoa_r+0x610>)
 801b2c4:	ed92 6b08 	vldr	d6, [r2, #32]
 801b2c8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801b2cc:	ed8d 6b02 	vstr	d6, [sp, #8]
 801b2d0:	f001 010f 	and.w	r1, r1, #15
 801b2d4:	2203      	movs	r2, #3
 801b2d6:	48be      	ldr	r0, [pc, #760]	@ (801b5d0 <_dtoa_r+0x610>)
 801b2d8:	2900      	cmp	r1, #0
 801b2da:	f040 808f 	bne.w	801b3fc <_dtoa_r+0x43c>
 801b2de:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b2e2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b2e6:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b2ea:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801b2ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b2f0:	2900      	cmp	r1, #0
 801b2f2:	f000 80b3 	beq.w	801b45c <_dtoa_r+0x49c>
 801b2f6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801b2fa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b2fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b302:	f140 80ab 	bpl.w	801b45c <_dtoa_r+0x49c>
 801b306:	f1ba 0f00 	cmp.w	sl, #0
 801b30a:	f000 80a7 	beq.w	801b45c <_dtoa_r+0x49c>
 801b30e:	f1bb 0f00 	cmp.w	fp, #0
 801b312:	dd30      	ble.n	801b376 <_dtoa_r+0x3b6>
 801b314:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801b318:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b31c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b320:	f108 31ff 	add.w	r1, r8, #4294967295
 801b324:	9105      	str	r1, [sp, #20]
 801b326:	3201      	adds	r2, #1
 801b328:	465c      	mov	r4, fp
 801b32a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b32e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801b332:	ee07 2a90 	vmov	s15, r2
 801b336:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801b33a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801b33e:	ee15 2a90 	vmov	r2, s11
 801b342:	ec51 0b15 	vmov	r0, r1, d5
 801b346:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801b34a:	2c00      	cmp	r4, #0
 801b34c:	f040 808a 	bne.w	801b464 <_dtoa_r+0x4a4>
 801b350:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801b354:	ee36 6b47 	vsub.f64	d6, d6, d7
 801b358:	ec41 0b17 	vmov	d7, r0, r1
 801b35c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b364:	f300 826a 	bgt.w	801b83c <_dtoa_r+0x87c>
 801b368:	eeb1 7b47 	vneg.f64	d7, d7
 801b36c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b374:	d423      	bmi.n	801b3be <_dtoa_r+0x3fe>
 801b376:	ed8d 8b02 	vstr	d8, [sp, #8]
 801b37a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b37c:	2a00      	cmp	r2, #0
 801b37e:	f2c0 8129 	blt.w	801b5d4 <_dtoa_r+0x614>
 801b382:	f1b8 0f0e 	cmp.w	r8, #14
 801b386:	f300 8125 	bgt.w	801b5d4 <_dtoa_r+0x614>
 801b38a:	4b90      	ldr	r3, [pc, #576]	@ (801b5cc <_dtoa_r+0x60c>)
 801b38c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b390:	ed93 6b00 	vldr	d6, [r3]
 801b394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b396:	2b00      	cmp	r3, #0
 801b398:	f280 80c8 	bge.w	801b52c <_dtoa_r+0x56c>
 801b39c:	f1ba 0f00 	cmp.w	sl, #0
 801b3a0:	f300 80c4 	bgt.w	801b52c <_dtoa_r+0x56c>
 801b3a4:	d10b      	bne.n	801b3be <_dtoa_r+0x3fe>
 801b3a6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801b3aa:	ee26 6b07 	vmul.f64	d6, d6, d7
 801b3ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b3b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b3b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b3ba:	f2c0 823c 	blt.w	801b836 <_dtoa_r+0x876>
 801b3be:	2400      	movs	r4, #0
 801b3c0:	4625      	mov	r5, r4
 801b3c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b3c4:	43db      	mvns	r3, r3
 801b3c6:	9305      	str	r3, [sp, #20]
 801b3c8:	463e      	mov	r6, r7
 801b3ca:	f04f 0800 	mov.w	r8, #0
 801b3ce:	4621      	mov	r1, r4
 801b3d0:	4648      	mov	r0, r9
 801b3d2:	f000 fc93 	bl	801bcfc <_Bfree>
 801b3d6:	2d00      	cmp	r5, #0
 801b3d8:	f000 80a2 	beq.w	801b520 <_dtoa_r+0x560>
 801b3dc:	f1b8 0f00 	cmp.w	r8, #0
 801b3e0:	d005      	beq.n	801b3ee <_dtoa_r+0x42e>
 801b3e2:	45a8      	cmp	r8, r5
 801b3e4:	d003      	beq.n	801b3ee <_dtoa_r+0x42e>
 801b3e6:	4641      	mov	r1, r8
 801b3e8:	4648      	mov	r0, r9
 801b3ea:	f000 fc87 	bl	801bcfc <_Bfree>
 801b3ee:	4629      	mov	r1, r5
 801b3f0:	4648      	mov	r0, r9
 801b3f2:	f000 fc83 	bl	801bcfc <_Bfree>
 801b3f6:	e093      	b.n	801b520 <_dtoa_r+0x560>
 801b3f8:	2202      	movs	r2, #2
 801b3fa:	e76c      	b.n	801b2d6 <_dtoa_r+0x316>
 801b3fc:	07cc      	lsls	r4, r1, #31
 801b3fe:	d504      	bpl.n	801b40a <_dtoa_r+0x44a>
 801b400:	ed90 6b00 	vldr	d6, [r0]
 801b404:	3201      	adds	r2, #1
 801b406:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b40a:	1049      	asrs	r1, r1, #1
 801b40c:	3008      	adds	r0, #8
 801b40e:	e763      	b.n	801b2d8 <_dtoa_r+0x318>
 801b410:	d022      	beq.n	801b458 <_dtoa_r+0x498>
 801b412:	f1c8 0100 	rsb	r1, r8, #0
 801b416:	4a6d      	ldr	r2, [pc, #436]	@ (801b5cc <_dtoa_r+0x60c>)
 801b418:	f001 000f 	and.w	r0, r1, #15
 801b41c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801b420:	ed92 7b00 	vldr	d7, [r2]
 801b424:	ee28 7b07 	vmul.f64	d7, d8, d7
 801b428:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b42c:	4868      	ldr	r0, [pc, #416]	@ (801b5d0 <_dtoa_r+0x610>)
 801b42e:	1109      	asrs	r1, r1, #4
 801b430:	2400      	movs	r4, #0
 801b432:	2202      	movs	r2, #2
 801b434:	b929      	cbnz	r1, 801b442 <_dtoa_r+0x482>
 801b436:	2c00      	cmp	r4, #0
 801b438:	f43f af57 	beq.w	801b2ea <_dtoa_r+0x32a>
 801b43c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b440:	e753      	b.n	801b2ea <_dtoa_r+0x32a>
 801b442:	07ce      	lsls	r6, r1, #31
 801b444:	d505      	bpl.n	801b452 <_dtoa_r+0x492>
 801b446:	ed90 6b00 	vldr	d6, [r0]
 801b44a:	3201      	adds	r2, #1
 801b44c:	2401      	movs	r4, #1
 801b44e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b452:	1049      	asrs	r1, r1, #1
 801b454:	3008      	adds	r0, #8
 801b456:	e7ed      	b.n	801b434 <_dtoa_r+0x474>
 801b458:	2202      	movs	r2, #2
 801b45a:	e746      	b.n	801b2ea <_dtoa_r+0x32a>
 801b45c:	f8cd 8014 	str.w	r8, [sp, #20]
 801b460:	4654      	mov	r4, sl
 801b462:	e762      	b.n	801b32a <_dtoa_r+0x36a>
 801b464:	4a59      	ldr	r2, [pc, #356]	@ (801b5cc <_dtoa_r+0x60c>)
 801b466:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801b46a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801b46e:	9a08      	ldr	r2, [sp, #32]
 801b470:	ec41 0b17 	vmov	d7, r0, r1
 801b474:	443c      	add	r4, r7
 801b476:	b34a      	cbz	r2, 801b4cc <_dtoa_r+0x50c>
 801b478:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801b47c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801b480:	463e      	mov	r6, r7
 801b482:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801b486:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801b48a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801b48e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b492:	ee14 2a90 	vmov	r2, s9
 801b496:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b49a:	3230      	adds	r2, #48	@ 0x30
 801b49c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b4a0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b4a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b4a8:	f806 2b01 	strb.w	r2, [r6], #1
 801b4ac:	d438      	bmi.n	801b520 <_dtoa_r+0x560>
 801b4ae:	ee32 5b46 	vsub.f64	d5, d2, d6
 801b4b2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801b4b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b4ba:	d46e      	bmi.n	801b59a <_dtoa_r+0x5da>
 801b4bc:	42a6      	cmp	r6, r4
 801b4be:	f43f af5a 	beq.w	801b376 <_dtoa_r+0x3b6>
 801b4c2:	ee27 7b03 	vmul.f64	d7, d7, d3
 801b4c6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b4ca:	e7e0      	b.n	801b48e <_dtoa_r+0x4ce>
 801b4cc:	4621      	mov	r1, r4
 801b4ce:	463e      	mov	r6, r7
 801b4d0:	ee27 7b04 	vmul.f64	d7, d7, d4
 801b4d4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801b4d8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b4dc:	ee14 2a90 	vmov	r2, s9
 801b4e0:	3230      	adds	r2, #48	@ 0x30
 801b4e2:	f806 2b01 	strb.w	r2, [r6], #1
 801b4e6:	42a6      	cmp	r6, r4
 801b4e8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b4ec:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b4f0:	d119      	bne.n	801b526 <_dtoa_r+0x566>
 801b4f2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801b4f6:	ee37 4b05 	vadd.f64	d4, d7, d5
 801b4fa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801b4fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b502:	dc4a      	bgt.n	801b59a <_dtoa_r+0x5da>
 801b504:	ee35 5b47 	vsub.f64	d5, d5, d7
 801b508:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801b50c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b510:	f57f af31 	bpl.w	801b376 <_dtoa_r+0x3b6>
 801b514:	460e      	mov	r6, r1
 801b516:	3901      	subs	r1, #1
 801b518:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801b51c:	2b30      	cmp	r3, #48	@ 0x30
 801b51e:	d0f9      	beq.n	801b514 <_dtoa_r+0x554>
 801b520:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801b524:	e027      	b.n	801b576 <_dtoa_r+0x5b6>
 801b526:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b52a:	e7d5      	b.n	801b4d8 <_dtoa_r+0x518>
 801b52c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b530:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801b534:	463e      	mov	r6, r7
 801b536:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801b53a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801b53e:	ee15 3a10 	vmov	r3, s10
 801b542:	3330      	adds	r3, #48	@ 0x30
 801b544:	f806 3b01 	strb.w	r3, [r6], #1
 801b548:	1bf3      	subs	r3, r6, r7
 801b54a:	459a      	cmp	sl, r3
 801b54c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801b550:	eea3 7b46 	vfms.f64	d7, d3, d6
 801b554:	d132      	bne.n	801b5bc <_dtoa_r+0x5fc>
 801b556:	ee37 7b07 	vadd.f64	d7, d7, d7
 801b55a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b562:	dc18      	bgt.n	801b596 <_dtoa_r+0x5d6>
 801b564:	eeb4 7b46 	vcmp.f64	d7, d6
 801b568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b56c:	d103      	bne.n	801b576 <_dtoa_r+0x5b6>
 801b56e:	ee15 3a10 	vmov	r3, s10
 801b572:	07db      	lsls	r3, r3, #31
 801b574:	d40f      	bmi.n	801b596 <_dtoa_r+0x5d6>
 801b576:	9901      	ldr	r1, [sp, #4]
 801b578:	4648      	mov	r0, r9
 801b57a:	f000 fbbf 	bl	801bcfc <_Bfree>
 801b57e:	2300      	movs	r3, #0
 801b580:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b582:	7033      	strb	r3, [r6, #0]
 801b584:	f108 0301 	add.w	r3, r8, #1
 801b588:	6013      	str	r3, [r2, #0]
 801b58a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b58c:	2b00      	cmp	r3, #0
 801b58e:	f000 824b 	beq.w	801ba28 <_dtoa_r+0xa68>
 801b592:	601e      	str	r6, [r3, #0]
 801b594:	e248      	b.n	801ba28 <_dtoa_r+0xa68>
 801b596:	f8cd 8014 	str.w	r8, [sp, #20]
 801b59a:	4633      	mov	r3, r6
 801b59c:	461e      	mov	r6, r3
 801b59e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b5a2:	2a39      	cmp	r2, #57	@ 0x39
 801b5a4:	d106      	bne.n	801b5b4 <_dtoa_r+0x5f4>
 801b5a6:	429f      	cmp	r7, r3
 801b5a8:	d1f8      	bne.n	801b59c <_dtoa_r+0x5dc>
 801b5aa:	9a05      	ldr	r2, [sp, #20]
 801b5ac:	3201      	adds	r2, #1
 801b5ae:	9205      	str	r2, [sp, #20]
 801b5b0:	2230      	movs	r2, #48	@ 0x30
 801b5b2:	703a      	strb	r2, [r7, #0]
 801b5b4:	781a      	ldrb	r2, [r3, #0]
 801b5b6:	3201      	adds	r2, #1
 801b5b8:	701a      	strb	r2, [r3, #0]
 801b5ba:	e7b1      	b.n	801b520 <_dtoa_r+0x560>
 801b5bc:	ee27 7b04 	vmul.f64	d7, d7, d4
 801b5c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b5c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5c8:	d1b5      	bne.n	801b536 <_dtoa_r+0x576>
 801b5ca:	e7d4      	b.n	801b576 <_dtoa_r+0x5b6>
 801b5cc:	0801f730 	.word	0x0801f730
 801b5d0:	0801f708 	.word	0x0801f708
 801b5d4:	9908      	ldr	r1, [sp, #32]
 801b5d6:	2900      	cmp	r1, #0
 801b5d8:	f000 80e9 	beq.w	801b7ae <_dtoa_r+0x7ee>
 801b5dc:	9907      	ldr	r1, [sp, #28]
 801b5de:	2901      	cmp	r1, #1
 801b5e0:	f300 80cb 	bgt.w	801b77a <_dtoa_r+0x7ba>
 801b5e4:	2d00      	cmp	r5, #0
 801b5e6:	f000 80c4 	beq.w	801b772 <_dtoa_r+0x7b2>
 801b5ea:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801b5ee:	9e04      	ldr	r6, [sp, #16]
 801b5f0:	461c      	mov	r4, r3
 801b5f2:	9305      	str	r3, [sp, #20]
 801b5f4:	9b04      	ldr	r3, [sp, #16]
 801b5f6:	4413      	add	r3, r2
 801b5f8:	9304      	str	r3, [sp, #16]
 801b5fa:	9b06      	ldr	r3, [sp, #24]
 801b5fc:	2101      	movs	r1, #1
 801b5fe:	4413      	add	r3, r2
 801b600:	4648      	mov	r0, r9
 801b602:	9306      	str	r3, [sp, #24]
 801b604:	f000 fc78 	bl	801bef8 <__i2b>
 801b608:	9b05      	ldr	r3, [sp, #20]
 801b60a:	4605      	mov	r5, r0
 801b60c:	b166      	cbz	r6, 801b628 <_dtoa_r+0x668>
 801b60e:	9a06      	ldr	r2, [sp, #24]
 801b610:	2a00      	cmp	r2, #0
 801b612:	dd09      	ble.n	801b628 <_dtoa_r+0x668>
 801b614:	42b2      	cmp	r2, r6
 801b616:	9904      	ldr	r1, [sp, #16]
 801b618:	bfa8      	it	ge
 801b61a:	4632      	movge	r2, r6
 801b61c:	1a89      	subs	r1, r1, r2
 801b61e:	9104      	str	r1, [sp, #16]
 801b620:	9906      	ldr	r1, [sp, #24]
 801b622:	1ab6      	subs	r6, r6, r2
 801b624:	1a8a      	subs	r2, r1, r2
 801b626:	9206      	str	r2, [sp, #24]
 801b628:	b30b      	cbz	r3, 801b66e <_dtoa_r+0x6ae>
 801b62a:	9a08      	ldr	r2, [sp, #32]
 801b62c:	2a00      	cmp	r2, #0
 801b62e:	f000 80c5 	beq.w	801b7bc <_dtoa_r+0x7fc>
 801b632:	2c00      	cmp	r4, #0
 801b634:	f000 80bf 	beq.w	801b7b6 <_dtoa_r+0x7f6>
 801b638:	4629      	mov	r1, r5
 801b63a:	4622      	mov	r2, r4
 801b63c:	4648      	mov	r0, r9
 801b63e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b640:	f000 fd12 	bl	801c068 <__pow5mult>
 801b644:	9a01      	ldr	r2, [sp, #4]
 801b646:	4601      	mov	r1, r0
 801b648:	4605      	mov	r5, r0
 801b64a:	4648      	mov	r0, r9
 801b64c:	f000 fc6a 	bl	801bf24 <__multiply>
 801b650:	9901      	ldr	r1, [sp, #4]
 801b652:	9005      	str	r0, [sp, #20]
 801b654:	4648      	mov	r0, r9
 801b656:	f000 fb51 	bl	801bcfc <_Bfree>
 801b65a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b65c:	1b1b      	subs	r3, r3, r4
 801b65e:	f000 80b0 	beq.w	801b7c2 <_dtoa_r+0x802>
 801b662:	9905      	ldr	r1, [sp, #20]
 801b664:	461a      	mov	r2, r3
 801b666:	4648      	mov	r0, r9
 801b668:	f000 fcfe 	bl	801c068 <__pow5mult>
 801b66c:	9001      	str	r0, [sp, #4]
 801b66e:	2101      	movs	r1, #1
 801b670:	4648      	mov	r0, r9
 801b672:	f000 fc41 	bl	801bef8 <__i2b>
 801b676:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b678:	4604      	mov	r4, r0
 801b67a:	2b00      	cmp	r3, #0
 801b67c:	f000 81da 	beq.w	801ba34 <_dtoa_r+0xa74>
 801b680:	461a      	mov	r2, r3
 801b682:	4601      	mov	r1, r0
 801b684:	4648      	mov	r0, r9
 801b686:	f000 fcef 	bl	801c068 <__pow5mult>
 801b68a:	9b07      	ldr	r3, [sp, #28]
 801b68c:	2b01      	cmp	r3, #1
 801b68e:	4604      	mov	r4, r0
 801b690:	f300 80a0 	bgt.w	801b7d4 <_dtoa_r+0x814>
 801b694:	9b02      	ldr	r3, [sp, #8]
 801b696:	2b00      	cmp	r3, #0
 801b698:	f040 8096 	bne.w	801b7c8 <_dtoa_r+0x808>
 801b69c:	9b03      	ldr	r3, [sp, #12]
 801b69e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801b6a2:	2a00      	cmp	r2, #0
 801b6a4:	f040 8092 	bne.w	801b7cc <_dtoa_r+0x80c>
 801b6a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801b6ac:	0d12      	lsrs	r2, r2, #20
 801b6ae:	0512      	lsls	r2, r2, #20
 801b6b0:	2a00      	cmp	r2, #0
 801b6b2:	f000 808d 	beq.w	801b7d0 <_dtoa_r+0x810>
 801b6b6:	9b04      	ldr	r3, [sp, #16]
 801b6b8:	3301      	adds	r3, #1
 801b6ba:	9304      	str	r3, [sp, #16]
 801b6bc:	9b06      	ldr	r3, [sp, #24]
 801b6be:	3301      	adds	r3, #1
 801b6c0:	9306      	str	r3, [sp, #24]
 801b6c2:	2301      	movs	r3, #1
 801b6c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b6c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b6c8:	2b00      	cmp	r3, #0
 801b6ca:	f000 81b9 	beq.w	801ba40 <_dtoa_r+0xa80>
 801b6ce:	6922      	ldr	r2, [r4, #16]
 801b6d0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801b6d4:	6910      	ldr	r0, [r2, #16]
 801b6d6:	f000 fbc3 	bl	801be60 <__hi0bits>
 801b6da:	f1c0 0020 	rsb	r0, r0, #32
 801b6de:	9b06      	ldr	r3, [sp, #24]
 801b6e0:	4418      	add	r0, r3
 801b6e2:	f010 001f 	ands.w	r0, r0, #31
 801b6e6:	f000 8081 	beq.w	801b7ec <_dtoa_r+0x82c>
 801b6ea:	f1c0 0220 	rsb	r2, r0, #32
 801b6ee:	2a04      	cmp	r2, #4
 801b6f0:	dd73      	ble.n	801b7da <_dtoa_r+0x81a>
 801b6f2:	9b04      	ldr	r3, [sp, #16]
 801b6f4:	f1c0 001c 	rsb	r0, r0, #28
 801b6f8:	4403      	add	r3, r0
 801b6fa:	9304      	str	r3, [sp, #16]
 801b6fc:	9b06      	ldr	r3, [sp, #24]
 801b6fe:	4406      	add	r6, r0
 801b700:	4403      	add	r3, r0
 801b702:	9306      	str	r3, [sp, #24]
 801b704:	9b04      	ldr	r3, [sp, #16]
 801b706:	2b00      	cmp	r3, #0
 801b708:	dd05      	ble.n	801b716 <_dtoa_r+0x756>
 801b70a:	9901      	ldr	r1, [sp, #4]
 801b70c:	461a      	mov	r2, r3
 801b70e:	4648      	mov	r0, r9
 801b710:	f000 fd04 	bl	801c11c <__lshift>
 801b714:	9001      	str	r0, [sp, #4]
 801b716:	9b06      	ldr	r3, [sp, #24]
 801b718:	2b00      	cmp	r3, #0
 801b71a:	dd05      	ble.n	801b728 <_dtoa_r+0x768>
 801b71c:	4621      	mov	r1, r4
 801b71e:	461a      	mov	r2, r3
 801b720:	4648      	mov	r0, r9
 801b722:	f000 fcfb 	bl	801c11c <__lshift>
 801b726:	4604      	mov	r4, r0
 801b728:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b72a:	2b00      	cmp	r3, #0
 801b72c:	d060      	beq.n	801b7f0 <_dtoa_r+0x830>
 801b72e:	9801      	ldr	r0, [sp, #4]
 801b730:	4621      	mov	r1, r4
 801b732:	f000 fd5f 	bl	801c1f4 <__mcmp>
 801b736:	2800      	cmp	r0, #0
 801b738:	da5a      	bge.n	801b7f0 <_dtoa_r+0x830>
 801b73a:	f108 33ff 	add.w	r3, r8, #4294967295
 801b73e:	9305      	str	r3, [sp, #20]
 801b740:	9901      	ldr	r1, [sp, #4]
 801b742:	2300      	movs	r3, #0
 801b744:	220a      	movs	r2, #10
 801b746:	4648      	mov	r0, r9
 801b748:	f000 fafa 	bl	801bd40 <__multadd>
 801b74c:	9b08      	ldr	r3, [sp, #32]
 801b74e:	9001      	str	r0, [sp, #4]
 801b750:	2b00      	cmp	r3, #0
 801b752:	f000 8177 	beq.w	801ba44 <_dtoa_r+0xa84>
 801b756:	4629      	mov	r1, r5
 801b758:	2300      	movs	r3, #0
 801b75a:	220a      	movs	r2, #10
 801b75c:	4648      	mov	r0, r9
 801b75e:	f000 faef 	bl	801bd40 <__multadd>
 801b762:	f1bb 0f00 	cmp.w	fp, #0
 801b766:	4605      	mov	r5, r0
 801b768:	dc6e      	bgt.n	801b848 <_dtoa_r+0x888>
 801b76a:	9b07      	ldr	r3, [sp, #28]
 801b76c:	2b02      	cmp	r3, #2
 801b76e:	dc48      	bgt.n	801b802 <_dtoa_r+0x842>
 801b770:	e06a      	b.n	801b848 <_dtoa_r+0x888>
 801b772:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b774:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801b778:	e739      	b.n	801b5ee <_dtoa_r+0x62e>
 801b77a:	f10a 34ff 	add.w	r4, sl, #4294967295
 801b77e:	42a3      	cmp	r3, r4
 801b780:	db07      	blt.n	801b792 <_dtoa_r+0x7d2>
 801b782:	f1ba 0f00 	cmp.w	sl, #0
 801b786:	eba3 0404 	sub.w	r4, r3, r4
 801b78a:	db0b      	blt.n	801b7a4 <_dtoa_r+0x7e4>
 801b78c:	9e04      	ldr	r6, [sp, #16]
 801b78e:	4652      	mov	r2, sl
 801b790:	e72f      	b.n	801b5f2 <_dtoa_r+0x632>
 801b792:	1ae2      	subs	r2, r4, r3
 801b794:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b796:	9e04      	ldr	r6, [sp, #16]
 801b798:	4413      	add	r3, r2
 801b79a:	930a      	str	r3, [sp, #40]	@ 0x28
 801b79c:	4652      	mov	r2, sl
 801b79e:	4623      	mov	r3, r4
 801b7a0:	2400      	movs	r4, #0
 801b7a2:	e726      	b.n	801b5f2 <_dtoa_r+0x632>
 801b7a4:	9a04      	ldr	r2, [sp, #16]
 801b7a6:	eba2 060a 	sub.w	r6, r2, sl
 801b7aa:	2200      	movs	r2, #0
 801b7ac:	e721      	b.n	801b5f2 <_dtoa_r+0x632>
 801b7ae:	9e04      	ldr	r6, [sp, #16]
 801b7b0:	9d08      	ldr	r5, [sp, #32]
 801b7b2:	461c      	mov	r4, r3
 801b7b4:	e72a      	b.n	801b60c <_dtoa_r+0x64c>
 801b7b6:	9a01      	ldr	r2, [sp, #4]
 801b7b8:	9205      	str	r2, [sp, #20]
 801b7ba:	e752      	b.n	801b662 <_dtoa_r+0x6a2>
 801b7bc:	9901      	ldr	r1, [sp, #4]
 801b7be:	461a      	mov	r2, r3
 801b7c0:	e751      	b.n	801b666 <_dtoa_r+0x6a6>
 801b7c2:	9b05      	ldr	r3, [sp, #20]
 801b7c4:	9301      	str	r3, [sp, #4]
 801b7c6:	e752      	b.n	801b66e <_dtoa_r+0x6ae>
 801b7c8:	2300      	movs	r3, #0
 801b7ca:	e77b      	b.n	801b6c4 <_dtoa_r+0x704>
 801b7cc:	9b02      	ldr	r3, [sp, #8]
 801b7ce:	e779      	b.n	801b6c4 <_dtoa_r+0x704>
 801b7d0:	920b      	str	r2, [sp, #44]	@ 0x2c
 801b7d2:	e778      	b.n	801b6c6 <_dtoa_r+0x706>
 801b7d4:	2300      	movs	r3, #0
 801b7d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b7d8:	e779      	b.n	801b6ce <_dtoa_r+0x70e>
 801b7da:	d093      	beq.n	801b704 <_dtoa_r+0x744>
 801b7dc:	9b04      	ldr	r3, [sp, #16]
 801b7de:	321c      	adds	r2, #28
 801b7e0:	4413      	add	r3, r2
 801b7e2:	9304      	str	r3, [sp, #16]
 801b7e4:	9b06      	ldr	r3, [sp, #24]
 801b7e6:	4416      	add	r6, r2
 801b7e8:	4413      	add	r3, r2
 801b7ea:	e78a      	b.n	801b702 <_dtoa_r+0x742>
 801b7ec:	4602      	mov	r2, r0
 801b7ee:	e7f5      	b.n	801b7dc <_dtoa_r+0x81c>
 801b7f0:	f1ba 0f00 	cmp.w	sl, #0
 801b7f4:	f8cd 8014 	str.w	r8, [sp, #20]
 801b7f8:	46d3      	mov	fp, sl
 801b7fa:	dc21      	bgt.n	801b840 <_dtoa_r+0x880>
 801b7fc:	9b07      	ldr	r3, [sp, #28]
 801b7fe:	2b02      	cmp	r3, #2
 801b800:	dd1e      	ble.n	801b840 <_dtoa_r+0x880>
 801b802:	f1bb 0f00 	cmp.w	fp, #0
 801b806:	f47f addc 	bne.w	801b3c2 <_dtoa_r+0x402>
 801b80a:	4621      	mov	r1, r4
 801b80c:	465b      	mov	r3, fp
 801b80e:	2205      	movs	r2, #5
 801b810:	4648      	mov	r0, r9
 801b812:	f000 fa95 	bl	801bd40 <__multadd>
 801b816:	4601      	mov	r1, r0
 801b818:	4604      	mov	r4, r0
 801b81a:	9801      	ldr	r0, [sp, #4]
 801b81c:	f000 fcea 	bl	801c1f4 <__mcmp>
 801b820:	2800      	cmp	r0, #0
 801b822:	f77f adce 	ble.w	801b3c2 <_dtoa_r+0x402>
 801b826:	463e      	mov	r6, r7
 801b828:	2331      	movs	r3, #49	@ 0x31
 801b82a:	f806 3b01 	strb.w	r3, [r6], #1
 801b82e:	9b05      	ldr	r3, [sp, #20]
 801b830:	3301      	adds	r3, #1
 801b832:	9305      	str	r3, [sp, #20]
 801b834:	e5c9      	b.n	801b3ca <_dtoa_r+0x40a>
 801b836:	f8cd 8014 	str.w	r8, [sp, #20]
 801b83a:	4654      	mov	r4, sl
 801b83c:	4625      	mov	r5, r4
 801b83e:	e7f2      	b.n	801b826 <_dtoa_r+0x866>
 801b840:	9b08      	ldr	r3, [sp, #32]
 801b842:	2b00      	cmp	r3, #0
 801b844:	f000 8102 	beq.w	801ba4c <_dtoa_r+0xa8c>
 801b848:	2e00      	cmp	r6, #0
 801b84a:	dd05      	ble.n	801b858 <_dtoa_r+0x898>
 801b84c:	4629      	mov	r1, r5
 801b84e:	4632      	mov	r2, r6
 801b850:	4648      	mov	r0, r9
 801b852:	f000 fc63 	bl	801c11c <__lshift>
 801b856:	4605      	mov	r5, r0
 801b858:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b85a:	2b00      	cmp	r3, #0
 801b85c:	d058      	beq.n	801b910 <_dtoa_r+0x950>
 801b85e:	6869      	ldr	r1, [r5, #4]
 801b860:	4648      	mov	r0, r9
 801b862:	f000 fa0b 	bl	801bc7c <_Balloc>
 801b866:	4606      	mov	r6, r0
 801b868:	b928      	cbnz	r0, 801b876 <_dtoa_r+0x8b6>
 801b86a:	4b82      	ldr	r3, [pc, #520]	@ (801ba74 <_dtoa_r+0xab4>)
 801b86c:	4602      	mov	r2, r0
 801b86e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801b872:	f7ff bbbe 	b.w	801aff2 <_dtoa_r+0x32>
 801b876:	692a      	ldr	r2, [r5, #16]
 801b878:	3202      	adds	r2, #2
 801b87a:	0092      	lsls	r2, r2, #2
 801b87c:	f105 010c 	add.w	r1, r5, #12
 801b880:	300c      	adds	r0, #12
 801b882:	f7ff fafe 	bl	801ae82 <memcpy>
 801b886:	2201      	movs	r2, #1
 801b888:	4631      	mov	r1, r6
 801b88a:	4648      	mov	r0, r9
 801b88c:	f000 fc46 	bl	801c11c <__lshift>
 801b890:	1c7b      	adds	r3, r7, #1
 801b892:	9304      	str	r3, [sp, #16]
 801b894:	eb07 030b 	add.w	r3, r7, fp
 801b898:	9309      	str	r3, [sp, #36]	@ 0x24
 801b89a:	9b02      	ldr	r3, [sp, #8]
 801b89c:	f003 0301 	and.w	r3, r3, #1
 801b8a0:	46a8      	mov	r8, r5
 801b8a2:	9308      	str	r3, [sp, #32]
 801b8a4:	4605      	mov	r5, r0
 801b8a6:	9b04      	ldr	r3, [sp, #16]
 801b8a8:	9801      	ldr	r0, [sp, #4]
 801b8aa:	4621      	mov	r1, r4
 801b8ac:	f103 3bff 	add.w	fp, r3, #4294967295
 801b8b0:	f7ff fafc 	bl	801aeac <quorem>
 801b8b4:	4641      	mov	r1, r8
 801b8b6:	9002      	str	r0, [sp, #8]
 801b8b8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801b8bc:	9801      	ldr	r0, [sp, #4]
 801b8be:	f000 fc99 	bl	801c1f4 <__mcmp>
 801b8c2:	462a      	mov	r2, r5
 801b8c4:	9006      	str	r0, [sp, #24]
 801b8c6:	4621      	mov	r1, r4
 801b8c8:	4648      	mov	r0, r9
 801b8ca:	f000 fcaf 	bl	801c22c <__mdiff>
 801b8ce:	68c2      	ldr	r2, [r0, #12]
 801b8d0:	4606      	mov	r6, r0
 801b8d2:	b9fa      	cbnz	r2, 801b914 <_dtoa_r+0x954>
 801b8d4:	4601      	mov	r1, r0
 801b8d6:	9801      	ldr	r0, [sp, #4]
 801b8d8:	f000 fc8c 	bl	801c1f4 <__mcmp>
 801b8dc:	4602      	mov	r2, r0
 801b8de:	4631      	mov	r1, r6
 801b8e0:	4648      	mov	r0, r9
 801b8e2:	920a      	str	r2, [sp, #40]	@ 0x28
 801b8e4:	f000 fa0a 	bl	801bcfc <_Bfree>
 801b8e8:	9b07      	ldr	r3, [sp, #28]
 801b8ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b8ec:	9e04      	ldr	r6, [sp, #16]
 801b8ee:	ea42 0103 	orr.w	r1, r2, r3
 801b8f2:	9b08      	ldr	r3, [sp, #32]
 801b8f4:	4319      	orrs	r1, r3
 801b8f6:	d10f      	bne.n	801b918 <_dtoa_r+0x958>
 801b8f8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b8fc:	d028      	beq.n	801b950 <_dtoa_r+0x990>
 801b8fe:	9b06      	ldr	r3, [sp, #24]
 801b900:	2b00      	cmp	r3, #0
 801b902:	dd02      	ble.n	801b90a <_dtoa_r+0x94a>
 801b904:	9b02      	ldr	r3, [sp, #8]
 801b906:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801b90a:	f88b a000 	strb.w	sl, [fp]
 801b90e:	e55e      	b.n	801b3ce <_dtoa_r+0x40e>
 801b910:	4628      	mov	r0, r5
 801b912:	e7bd      	b.n	801b890 <_dtoa_r+0x8d0>
 801b914:	2201      	movs	r2, #1
 801b916:	e7e2      	b.n	801b8de <_dtoa_r+0x91e>
 801b918:	9b06      	ldr	r3, [sp, #24]
 801b91a:	2b00      	cmp	r3, #0
 801b91c:	db04      	blt.n	801b928 <_dtoa_r+0x968>
 801b91e:	9907      	ldr	r1, [sp, #28]
 801b920:	430b      	orrs	r3, r1
 801b922:	9908      	ldr	r1, [sp, #32]
 801b924:	430b      	orrs	r3, r1
 801b926:	d120      	bne.n	801b96a <_dtoa_r+0x9aa>
 801b928:	2a00      	cmp	r2, #0
 801b92a:	ddee      	ble.n	801b90a <_dtoa_r+0x94a>
 801b92c:	9901      	ldr	r1, [sp, #4]
 801b92e:	2201      	movs	r2, #1
 801b930:	4648      	mov	r0, r9
 801b932:	f000 fbf3 	bl	801c11c <__lshift>
 801b936:	4621      	mov	r1, r4
 801b938:	9001      	str	r0, [sp, #4]
 801b93a:	f000 fc5b 	bl	801c1f4 <__mcmp>
 801b93e:	2800      	cmp	r0, #0
 801b940:	dc03      	bgt.n	801b94a <_dtoa_r+0x98a>
 801b942:	d1e2      	bne.n	801b90a <_dtoa_r+0x94a>
 801b944:	f01a 0f01 	tst.w	sl, #1
 801b948:	d0df      	beq.n	801b90a <_dtoa_r+0x94a>
 801b94a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b94e:	d1d9      	bne.n	801b904 <_dtoa_r+0x944>
 801b950:	2339      	movs	r3, #57	@ 0x39
 801b952:	f88b 3000 	strb.w	r3, [fp]
 801b956:	4633      	mov	r3, r6
 801b958:	461e      	mov	r6, r3
 801b95a:	3b01      	subs	r3, #1
 801b95c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801b960:	2a39      	cmp	r2, #57	@ 0x39
 801b962:	d052      	beq.n	801ba0a <_dtoa_r+0xa4a>
 801b964:	3201      	adds	r2, #1
 801b966:	701a      	strb	r2, [r3, #0]
 801b968:	e531      	b.n	801b3ce <_dtoa_r+0x40e>
 801b96a:	2a00      	cmp	r2, #0
 801b96c:	dd07      	ble.n	801b97e <_dtoa_r+0x9be>
 801b96e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b972:	d0ed      	beq.n	801b950 <_dtoa_r+0x990>
 801b974:	f10a 0301 	add.w	r3, sl, #1
 801b978:	f88b 3000 	strb.w	r3, [fp]
 801b97c:	e527      	b.n	801b3ce <_dtoa_r+0x40e>
 801b97e:	9b04      	ldr	r3, [sp, #16]
 801b980:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b982:	f803 ac01 	strb.w	sl, [r3, #-1]
 801b986:	4293      	cmp	r3, r2
 801b988:	d029      	beq.n	801b9de <_dtoa_r+0xa1e>
 801b98a:	9901      	ldr	r1, [sp, #4]
 801b98c:	2300      	movs	r3, #0
 801b98e:	220a      	movs	r2, #10
 801b990:	4648      	mov	r0, r9
 801b992:	f000 f9d5 	bl	801bd40 <__multadd>
 801b996:	45a8      	cmp	r8, r5
 801b998:	9001      	str	r0, [sp, #4]
 801b99a:	f04f 0300 	mov.w	r3, #0
 801b99e:	f04f 020a 	mov.w	r2, #10
 801b9a2:	4641      	mov	r1, r8
 801b9a4:	4648      	mov	r0, r9
 801b9a6:	d107      	bne.n	801b9b8 <_dtoa_r+0x9f8>
 801b9a8:	f000 f9ca 	bl	801bd40 <__multadd>
 801b9ac:	4680      	mov	r8, r0
 801b9ae:	4605      	mov	r5, r0
 801b9b0:	9b04      	ldr	r3, [sp, #16]
 801b9b2:	3301      	adds	r3, #1
 801b9b4:	9304      	str	r3, [sp, #16]
 801b9b6:	e776      	b.n	801b8a6 <_dtoa_r+0x8e6>
 801b9b8:	f000 f9c2 	bl	801bd40 <__multadd>
 801b9bc:	4629      	mov	r1, r5
 801b9be:	4680      	mov	r8, r0
 801b9c0:	2300      	movs	r3, #0
 801b9c2:	220a      	movs	r2, #10
 801b9c4:	4648      	mov	r0, r9
 801b9c6:	f000 f9bb 	bl	801bd40 <__multadd>
 801b9ca:	4605      	mov	r5, r0
 801b9cc:	e7f0      	b.n	801b9b0 <_dtoa_r+0x9f0>
 801b9ce:	f1bb 0f00 	cmp.w	fp, #0
 801b9d2:	bfcc      	ite	gt
 801b9d4:	465e      	movgt	r6, fp
 801b9d6:	2601      	movle	r6, #1
 801b9d8:	443e      	add	r6, r7
 801b9da:	f04f 0800 	mov.w	r8, #0
 801b9de:	9901      	ldr	r1, [sp, #4]
 801b9e0:	2201      	movs	r2, #1
 801b9e2:	4648      	mov	r0, r9
 801b9e4:	f000 fb9a 	bl	801c11c <__lshift>
 801b9e8:	4621      	mov	r1, r4
 801b9ea:	9001      	str	r0, [sp, #4]
 801b9ec:	f000 fc02 	bl	801c1f4 <__mcmp>
 801b9f0:	2800      	cmp	r0, #0
 801b9f2:	dcb0      	bgt.n	801b956 <_dtoa_r+0x996>
 801b9f4:	d102      	bne.n	801b9fc <_dtoa_r+0xa3c>
 801b9f6:	f01a 0f01 	tst.w	sl, #1
 801b9fa:	d1ac      	bne.n	801b956 <_dtoa_r+0x996>
 801b9fc:	4633      	mov	r3, r6
 801b9fe:	461e      	mov	r6, r3
 801ba00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ba04:	2a30      	cmp	r2, #48	@ 0x30
 801ba06:	d0fa      	beq.n	801b9fe <_dtoa_r+0xa3e>
 801ba08:	e4e1      	b.n	801b3ce <_dtoa_r+0x40e>
 801ba0a:	429f      	cmp	r7, r3
 801ba0c:	d1a4      	bne.n	801b958 <_dtoa_r+0x998>
 801ba0e:	9b05      	ldr	r3, [sp, #20]
 801ba10:	3301      	adds	r3, #1
 801ba12:	9305      	str	r3, [sp, #20]
 801ba14:	2331      	movs	r3, #49	@ 0x31
 801ba16:	703b      	strb	r3, [r7, #0]
 801ba18:	e4d9      	b.n	801b3ce <_dtoa_r+0x40e>
 801ba1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ba1c:	4f16      	ldr	r7, [pc, #88]	@ (801ba78 <_dtoa_r+0xab8>)
 801ba1e:	b11b      	cbz	r3, 801ba28 <_dtoa_r+0xa68>
 801ba20:	f107 0308 	add.w	r3, r7, #8
 801ba24:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801ba26:	6013      	str	r3, [r2, #0]
 801ba28:	4638      	mov	r0, r7
 801ba2a:	b011      	add	sp, #68	@ 0x44
 801ba2c:	ecbd 8b02 	vpop	{d8}
 801ba30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ba34:	9b07      	ldr	r3, [sp, #28]
 801ba36:	2b01      	cmp	r3, #1
 801ba38:	f77f ae2c 	ble.w	801b694 <_dtoa_r+0x6d4>
 801ba3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ba3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ba40:	2001      	movs	r0, #1
 801ba42:	e64c      	b.n	801b6de <_dtoa_r+0x71e>
 801ba44:	f1bb 0f00 	cmp.w	fp, #0
 801ba48:	f77f aed8 	ble.w	801b7fc <_dtoa_r+0x83c>
 801ba4c:	463e      	mov	r6, r7
 801ba4e:	9801      	ldr	r0, [sp, #4]
 801ba50:	4621      	mov	r1, r4
 801ba52:	f7ff fa2b 	bl	801aeac <quorem>
 801ba56:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801ba5a:	f806 ab01 	strb.w	sl, [r6], #1
 801ba5e:	1bf2      	subs	r2, r6, r7
 801ba60:	4593      	cmp	fp, r2
 801ba62:	ddb4      	ble.n	801b9ce <_dtoa_r+0xa0e>
 801ba64:	9901      	ldr	r1, [sp, #4]
 801ba66:	2300      	movs	r3, #0
 801ba68:	220a      	movs	r2, #10
 801ba6a:	4648      	mov	r0, r9
 801ba6c:	f000 f968 	bl	801bd40 <__multadd>
 801ba70:	9001      	str	r0, [sp, #4]
 801ba72:	e7ec      	b.n	801ba4e <_dtoa_r+0xa8e>
 801ba74:	0801f5bc 	.word	0x0801f5bc
 801ba78:	0801f540 	.word	0x0801f540

0801ba7c <_free_r>:
 801ba7c:	b538      	push	{r3, r4, r5, lr}
 801ba7e:	4605      	mov	r5, r0
 801ba80:	2900      	cmp	r1, #0
 801ba82:	d041      	beq.n	801bb08 <_free_r+0x8c>
 801ba84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ba88:	1f0c      	subs	r4, r1, #4
 801ba8a:	2b00      	cmp	r3, #0
 801ba8c:	bfb8      	it	lt
 801ba8e:	18e4      	addlt	r4, r4, r3
 801ba90:	f000 f8e8 	bl	801bc64 <__malloc_lock>
 801ba94:	4a1d      	ldr	r2, [pc, #116]	@ (801bb0c <_free_r+0x90>)
 801ba96:	6813      	ldr	r3, [r2, #0]
 801ba98:	b933      	cbnz	r3, 801baa8 <_free_r+0x2c>
 801ba9a:	6063      	str	r3, [r4, #4]
 801ba9c:	6014      	str	r4, [r2, #0]
 801ba9e:	4628      	mov	r0, r5
 801baa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801baa4:	f000 b8e4 	b.w	801bc70 <__malloc_unlock>
 801baa8:	42a3      	cmp	r3, r4
 801baaa:	d908      	bls.n	801babe <_free_r+0x42>
 801baac:	6820      	ldr	r0, [r4, #0]
 801baae:	1821      	adds	r1, r4, r0
 801bab0:	428b      	cmp	r3, r1
 801bab2:	bf01      	itttt	eq
 801bab4:	6819      	ldreq	r1, [r3, #0]
 801bab6:	685b      	ldreq	r3, [r3, #4]
 801bab8:	1809      	addeq	r1, r1, r0
 801baba:	6021      	streq	r1, [r4, #0]
 801babc:	e7ed      	b.n	801ba9a <_free_r+0x1e>
 801babe:	461a      	mov	r2, r3
 801bac0:	685b      	ldr	r3, [r3, #4]
 801bac2:	b10b      	cbz	r3, 801bac8 <_free_r+0x4c>
 801bac4:	42a3      	cmp	r3, r4
 801bac6:	d9fa      	bls.n	801babe <_free_r+0x42>
 801bac8:	6811      	ldr	r1, [r2, #0]
 801baca:	1850      	adds	r0, r2, r1
 801bacc:	42a0      	cmp	r0, r4
 801bace:	d10b      	bne.n	801bae8 <_free_r+0x6c>
 801bad0:	6820      	ldr	r0, [r4, #0]
 801bad2:	4401      	add	r1, r0
 801bad4:	1850      	adds	r0, r2, r1
 801bad6:	4283      	cmp	r3, r0
 801bad8:	6011      	str	r1, [r2, #0]
 801bada:	d1e0      	bne.n	801ba9e <_free_r+0x22>
 801badc:	6818      	ldr	r0, [r3, #0]
 801bade:	685b      	ldr	r3, [r3, #4]
 801bae0:	6053      	str	r3, [r2, #4]
 801bae2:	4408      	add	r0, r1
 801bae4:	6010      	str	r0, [r2, #0]
 801bae6:	e7da      	b.n	801ba9e <_free_r+0x22>
 801bae8:	d902      	bls.n	801baf0 <_free_r+0x74>
 801baea:	230c      	movs	r3, #12
 801baec:	602b      	str	r3, [r5, #0]
 801baee:	e7d6      	b.n	801ba9e <_free_r+0x22>
 801baf0:	6820      	ldr	r0, [r4, #0]
 801baf2:	1821      	adds	r1, r4, r0
 801baf4:	428b      	cmp	r3, r1
 801baf6:	bf04      	itt	eq
 801baf8:	6819      	ldreq	r1, [r3, #0]
 801bafa:	685b      	ldreq	r3, [r3, #4]
 801bafc:	6063      	str	r3, [r4, #4]
 801bafe:	bf04      	itt	eq
 801bb00:	1809      	addeq	r1, r1, r0
 801bb02:	6021      	streq	r1, [r4, #0]
 801bb04:	6054      	str	r4, [r2, #4]
 801bb06:	e7ca      	b.n	801ba9e <_free_r+0x22>
 801bb08:	bd38      	pop	{r3, r4, r5, pc}
 801bb0a:	bf00      	nop
 801bb0c:	24014200 	.word	0x24014200

0801bb10 <malloc>:
 801bb10:	4b02      	ldr	r3, [pc, #8]	@ (801bb1c <malloc+0xc>)
 801bb12:	4601      	mov	r1, r0
 801bb14:	6818      	ldr	r0, [r3, #0]
 801bb16:	f000 b825 	b.w	801bb64 <_malloc_r>
 801bb1a:	bf00      	nop
 801bb1c:	24000020 	.word	0x24000020

0801bb20 <sbrk_aligned>:
 801bb20:	b570      	push	{r4, r5, r6, lr}
 801bb22:	4e0f      	ldr	r6, [pc, #60]	@ (801bb60 <sbrk_aligned+0x40>)
 801bb24:	460c      	mov	r4, r1
 801bb26:	6831      	ldr	r1, [r6, #0]
 801bb28:	4605      	mov	r5, r0
 801bb2a:	b911      	cbnz	r1, 801bb32 <sbrk_aligned+0x12>
 801bb2c:	f002 fa90 	bl	801e050 <_sbrk_r>
 801bb30:	6030      	str	r0, [r6, #0]
 801bb32:	4621      	mov	r1, r4
 801bb34:	4628      	mov	r0, r5
 801bb36:	f002 fa8b 	bl	801e050 <_sbrk_r>
 801bb3a:	1c43      	adds	r3, r0, #1
 801bb3c:	d103      	bne.n	801bb46 <sbrk_aligned+0x26>
 801bb3e:	f04f 34ff 	mov.w	r4, #4294967295
 801bb42:	4620      	mov	r0, r4
 801bb44:	bd70      	pop	{r4, r5, r6, pc}
 801bb46:	1cc4      	adds	r4, r0, #3
 801bb48:	f024 0403 	bic.w	r4, r4, #3
 801bb4c:	42a0      	cmp	r0, r4
 801bb4e:	d0f8      	beq.n	801bb42 <sbrk_aligned+0x22>
 801bb50:	1a21      	subs	r1, r4, r0
 801bb52:	4628      	mov	r0, r5
 801bb54:	f002 fa7c 	bl	801e050 <_sbrk_r>
 801bb58:	3001      	adds	r0, #1
 801bb5a:	d1f2      	bne.n	801bb42 <sbrk_aligned+0x22>
 801bb5c:	e7ef      	b.n	801bb3e <sbrk_aligned+0x1e>
 801bb5e:	bf00      	nop
 801bb60:	240141fc 	.word	0x240141fc

0801bb64 <_malloc_r>:
 801bb64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bb68:	1ccd      	adds	r5, r1, #3
 801bb6a:	f025 0503 	bic.w	r5, r5, #3
 801bb6e:	3508      	adds	r5, #8
 801bb70:	2d0c      	cmp	r5, #12
 801bb72:	bf38      	it	cc
 801bb74:	250c      	movcc	r5, #12
 801bb76:	2d00      	cmp	r5, #0
 801bb78:	4606      	mov	r6, r0
 801bb7a:	db01      	blt.n	801bb80 <_malloc_r+0x1c>
 801bb7c:	42a9      	cmp	r1, r5
 801bb7e:	d904      	bls.n	801bb8a <_malloc_r+0x26>
 801bb80:	230c      	movs	r3, #12
 801bb82:	6033      	str	r3, [r6, #0]
 801bb84:	2000      	movs	r0, #0
 801bb86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bb8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801bc60 <_malloc_r+0xfc>
 801bb8e:	f000 f869 	bl	801bc64 <__malloc_lock>
 801bb92:	f8d8 3000 	ldr.w	r3, [r8]
 801bb96:	461c      	mov	r4, r3
 801bb98:	bb44      	cbnz	r4, 801bbec <_malloc_r+0x88>
 801bb9a:	4629      	mov	r1, r5
 801bb9c:	4630      	mov	r0, r6
 801bb9e:	f7ff ffbf 	bl	801bb20 <sbrk_aligned>
 801bba2:	1c43      	adds	r3, r0, #1
 801bba4:	4604      	mov	r4, r0
 801bba6:	d158      	bne.n	801bc5a <_malloc_r+0xf6>
 801bba8:	f8d8 4000 	ldr.w	r4, [r8]
 801bbac:	4627      	mov	r7, r4
 801bbae:	2f00      	cmp	r7, #0
 801bbb0:	d143      	bne.n	801bc3a <_malloc_r+0xd6>
 801bbb2:	2c00      	cmp	r4, #0
 801bbb4:	d04b      	beq.n	801bc4e <_malloc_r+0xea>
 801bbb6:	6823      	ldr	r3, [r4, #0]
 801bbb8:	4639      	mov	r1, r7
 801bbba:	4630      	mov	r0, r6
 801bbbc:	eb04 0903 	add.w	r9, r4, r3
 801bbc0:	f002 fa46 	bl	801e050 <_sbrk_r>
 801bbc4:	4581      	cmp	r9, r0
 801bbc6:	d142      	bne.n	801bc4e <_malloc_r+0xea>
 801bbc8:	6821      	ldr	r1, [r4, #0]
 801bbca:	1a6d      	subs	r5, r5, r1
 801bbcc:	4629      	mov	r1, r5
 801bbce:	4630      	mov	r0, r6
 801bbd0:	f7ff ffa6 	bl	801bb20 <sbrk_aligned>
 801bbd4:	3001      	adds	r0, #1
 801bbd6:	d03a      	beq.n	801bc4e <_malloc_r+0xea>
 801bbd8:	6823      	ldr	r3, [r4, #0]
 801bbda:	442b      	add	r3, r5
 801bbdc:	6023      	str	r3, [r4, #0]
 801bbde:	f8d8 3000 	ldr.w	r3, [r8]
 801bbe2:	685a      	ldr	r2, [r3, #4]
 801bbe4:	bb62      	cbnz	r2, 801bc40 <_malloc_r+0xdc>
 801bbe6:	f8c8 7000 	str.w	r7, [r8]
 801bbea:	e00f      	b.n	801bc0c <_malloc_r+0xa8>
 801bbec:	6822      	ldr	r2, [r4, #0]
 801bbee:	1b52      	subs	r2, r2, r5
 801bbf0:	d420      	bmi.n	801bc34 <_malloc_r+0xd0>
 801bbf2:	2a0b      	cmp	r2, #11
 801bbf4:	d917      	bls.n	801bc26 <_malloc_r+0xc2>
 801bbf6:	1961      	adds	r1, r4, r5
 801bbf8:	42a3      	cmp	r3, r4
 801bbfa:	6025      	str	r5, [r4, #0]
 801bbfc:	bf18      	it	ne
 801bbfe:	6059      	strne	r1, [r3, #4]
 801bc00:	6863      	ldr	r3, [r4, #4]
 801bc02:	bf08      	it	eq
 801bc04:	f8c8 1000 	streq.w	r1, [r8]
 801bc08:	5162      	str	r2, [r4, r5]
 801bc0a:	604b      	str	r3, [r1, #4]
 801bc0c:	4630      	mov	r0, r6
 801bc0e:	f000 f82f 	bl	801bc70 <__malloc_unlock>
 801bc12:	f104 000b 	add.w	r0, r4, #11
 801bc16:	1d23      	adds	r3, r4, #4
 801bc18:	f020 0007 	bic.w	r0, r0, #7
 801bc1c:	1ac2      	subs	r2, r0, r3
 801bc1e:	bf1c      	itt	ne
 801bc20:	1a1b      	subne	r3, r3, r0
 801bc22:	50a3      	strne	r3, [r4, r2]
 801bc24:	e7af      	b.n	801bb86 <_malloc_r+0x22>
 801bc26:	6862      	ldr	r2, [r4, #4]
 801bc28:	42a3      	cmp	r3, r4
 801bc2a:	bf0c      	ite	eq
 801bc2c:	f8c8 2000 	streq.w	r2, [r8]
 801bc30:	605a      	strne	r2, [r3, #4]
 801bc32:	e7eb      	b.n	801bc0c <_malloc_r+0xa8>
 801bc34:	4623      	mov	r3, r4
 801bc36:	6864      	ldr	r4, [r4, #4]
 801bc38:	e7ae      	b.n	801bb98 <_malloc_r+0x34>
 801bc3a:	463c      	mov	r4, r7
 801bc3c:	687f      	ldr	r7, [r7, #4]
 801bc3e:	e7b6      	b.n	801bbae <_malloc_r+0x4a>
 801bc40:	461a      	mov	r2, r3
 801bc42:	685b      	ldr	r3, [r3, #4]
 801bc44:	42a3      	cmp	r3, r4
 801bc46:	d1fb      	bne.n	801bc40 <_malloc_r+0xdc>
 801bc48:	2300      	movs	r3, #0
 801bc4a:	6053      	str	r3, [r2, #4]
 801bc4c:	e7de      	b.n	801bc0c <_malloc_r+0xa8>
 801bc4e:	230c      	movs	r3, #12
 801bc50:	6033      	str	r3, [r6, #0]
 801bc52:	4630      	mov	r0, r6
 801bc54:	f000 f80c 	bl	801bc70 <__malloc_unlock>
 801bc58:	e794      	b.n	801bb84 <_malloc_r+0x20>
 801bc5a:	6005      	str	r5, [r0, #0]
 801bc5c:	e7d6      	b.n	801bc0c <_malloc_r+0xa8>
 801bc5e:	bf00      	nop
 801bc60:	24014200 	.word	0x24014200

0801bc64 <__malloc_lock>:
 801bc64:	4801      	ldr	r0, [pc, #4]	@ (801bc6c <__malloc_lock+0x8>)
 801bc66:	f7ff b90a 	b.w	801ae7e <__retarget_lock_acquire_recursive>
 801bc6a:	bf00      	nop
 801bc6c:	240141f8 	.word	0x240141f8

0801bc70 <__malloc_unlock>:
 801bc70:	4801      	ldr	r0, [pc, #4]	@ (801bc78 <__malloc_unlock+0x8>)
 801bc72:	f7ff b905 	b.w	801ae80 <__retarget_lock_release_recursive>
 801bc76:	bf00      	nop
 801bc78:	240141f8 	.word	0x240141f8

0801bc7c <_Balloc>:
 801bc7c:	b570      	push	{r4, r5, r6, lr}
 801bc7e:	69c6      	ldr	r6, [r0, #28]
 801bc80:	4604      	mov	r4, r0
 801bc82:	460d      	mov	r5, r1
 801bc84:	b976      	cbnz	r6, 801bca4 <_Balloc+0x28>
 801bc86:	2010      	movs	r0, #16
 801bc88:	f7ff ff42 	bl	801bb10 <malloc>
 801bc8c:	4602      	mov	r2, r0
 801bc8e:	61e0      	str	r0, [r4, #28]
 801bc90:	b920      	cbnz	r0, 801bc9c <_Balloc+0x20>
 801bc92:	4b18      	ldr	r3, [pc, #96]	@ (801bcf4 <_Balloc+0x78>)
 801bc94:	4818      	ldr	r0, [pc, #96]	@ (801bcf8 <_Balloc+0x7c>)
 801bc96:	216b      	movs	r1, #107	@ 0x6b
 801bc98:	f002 f9f2 	bl	801e080 <__assert_func>
 801bc9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bca0:	6006      	str	r6, [r0, #0]
 801bca2:	60c6      	str	r6, [r0, #12]
 801bca4:	69e6      	ldr	r6, [r4, #28]
 801bca6:	68f3      	ldr	r3, [r6, #12]
 801bca8:	b183      	cbz	r3, 801bccc <_Balloc+0x50>
 801bcaa:	69e3      	ldr	r3, [r4, #28]
 801bcac:	68db      	ldr	r3, [r3, #12]
 801bcae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801bcb2:	b9b8      	cbnz	r0, 801bce4 <_Balloc+0x68>
 801bcb4:	2101      	movs	r1, #1
 801bcb6:	fa01 f605 	lsl.w	r6, r1, r5
 801bcba:	1d72      	adds	r2, r6, #5
 801bcbc:	0092      	lsls	r2, r2, #2
 801bcbe:	4620      	mov	r0, r4
 801bcc0:	f002 f9fc 	bl	801e0bc <_calloc_r>
 801bcc4:	b160      	cbz	r0, 801bce0 <_Balloc+0x64>
 801bcc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801bcca:	e00e      	b.n	801bcea <_Balloc+0x6e>
 801bccc:	2221      	movs	r2, #33	@ 0x21
 801bcce:	2104      	movs	r1, #4
 801bcd0:	4620      	mov	r0, r4
 801bcd2:	f002 f9f3 	bl	801e0bc <_calloc_r>
 801bcd6:	69e3      	ldr	r3, [r4, #28]
 801bcd8:	60f0      	str	r0, [r6, #12]
 801bcda:	68db      	ldr	r3, [r3, #12]
 801bcdc:	2b00      	cmp	r3, #0
 801bcde:	d1e4      	bne.n	801bcaa <_Balloc+0x2e>
 801bce0:	2000      	movs	r0, #0
 801bce2:	bd70      	pop	{r4, r5, r6, pc}
 801bce4:	6802      	ldr	r2, [r0, #0]
 801bce6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801bcea:	2300      	movs	r3, #0
 801bcec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801bcf0:	e7f7      	b.n	801bce2 <_Balloc+0x66>
 801bcf2:	bf00      	nop
 801bcf4:	0801f54d 	.word	0x0801f54d
 801bcf8:	0801f5cd 	.word	0x0801f5cd

0801bcfc <_Bfree>:
 801bcfc:	b570      	push	{r4, r5, r6, lr}
 801bcfe:	69c6      	ldr	r6, [r0, #28]
 801bd00:	4605      	mov	r5, r0
 801bd02:	460c      	mov	r4, r1
 801bd04:	b976      	cbnz	r6, 801bd24 <_Bfree+0x28>
 801bd06:	2010      	movs	r0, #16
 801bd08:	f7ff ff02 	bl	801bb10 <malloc>
 801bd0c:	4602      	mov	r2, r0
 801bd0e:	61e8      	str	r0, [r5, #28]
 801bd10:	b920      	cbnz	r0, 801bd1c <_Bfree+0x20>
 801bd12:	4b09      	ldr	r3, [pc, #36]	@ (801bd38 <_Bfree+0x3c>)
 801bd14:	4809      	ldr	r0, [pc, #36]	@ (801bd3c <_Bfree+0x40>)
 801bd16:	218f      	movs	r1, #143	@ 0x8f
 801bd18:	f002 f9b2 	bl	801e080 <__assert_func>
 801bd1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bd20:	6006      	str	r6, [r0, #0]
 801bd22:	60c6      	str	r6, [r0, #12]
 801bd24:	b13c      	cbz	r4, 801bd36 <_Bfree+0x3a>
 801bd26:	69eb      	ldr	r3, [r5, #28]
 801bd28:	6862      	ldr	r2, [r4, #4]
 801bd2a:	68db      	ldr	r3, [r3, #12]
 801bd2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801bd30:	6021      	str	r1, [r4, #0]
 801bd32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801bd36:	bd70      	pop	{r4, r5, r6, pc}
 801bd38:	0801f54d 	.word	0x0801f54d
 801bd3c:	0801f5cd 	.word	0x0801f5cd

0801bd40 <__multadd>:
 801bd40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd44:	690d      	ldr	r5, [r1, #16]
 801bd46:	4607      	mov	r7, r0
 801bd48:	460c      	mov	r4, r1
 801bd4a:	461e      	mov	r6, r3
 801bd4c:	f101 0c14 	add.w	ip, r1, #20
 801bd50:	2000      	movs	r0, #0
 801bd52:	f8dc 3000 	ldr.w	r3, [ip]
 801bd56:	b299      	uxth	r1, r3
 801bd58:	fb02 6101 	mla	r1, r2, r1, r6
 801bd5c:	0c1e      	lsrs	r6, r3, #16
 801bd5e:	0c0b      	lsrs	r3, r1, #16
 801bd60:	fb02 3306 	mla	r3, r2, r6, r3
 801bd64:	b289      	uxth	r1, r1
 801bd66:	3001      	adds	r0, #1
 801bd68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801bd6c:	4285      	cmp	r5, r0
 801bd6e:	f84c 1b04 	str.w	r1, [ip], #4
 801bd72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801bd76:	dcec      	bgt.n	801bd52 <__multadd+0x12>
 801bd78:	b30e      	cbz	r6, 801bdbe <__multadd+0x7e>
 801bd7a:	68a3      	ldr	r3, [r4, #8]
 801bd7c:	42ab      	cmp	r3, r5
 801bd7e:	dc19      	bgt.n	801bdb4 <__multadd+0x74>
 801bd80:	6861      	ldr	r1, [r4, #4]
 801bd82:	4638      	mov	r0, r7
 801bd84:	3101      	adds	r1, #1
 801bd86:	f7ff ff79 	bl	801bc7c <_Balloc>
 801bd8a:	4680      	mov	r8, r0
 801bd8c:	b928      	cbnz	r0, 801bd9a <__multadd+0x5a>
 801bd8e:	4602      	mov	r2, r0
 801bd90:	4b0c      	ldr	r3, [pc, #48]	@ (801bdc4 <__multadd+0x84>)
 801bd92:	480d      	ldr	r0, [pc, #52]	@ (801bdc8 <__multadd+0x88>)
 801bd94:	21ba      	movs	r1, #186	@ 0xba
 801bd96:	f002 f973 	bl	801e080 <__assert_func>
 801bd9a:	6922      	ldr	r2, [r4, #16]
 801bd9c:	3202      	adds	r2, #2
 801bd9e:	f104 010c 	add.w	r1, r4, #12
 801bda2:	0092      	lsls	r2, r2, #2
 801bda4:	300c      	adds	r0, #12
 801bda6:	f7ff f86c 	bl	801ae82 <memcpy>
 801bdaa:	4621      	mov	r1, r4
 801bdac:	4638      	mov	r0, r7
 801bdae:	f7ff ffa5 	bl	801bcfc <_Bfree>
 801bdb2:	4644      	mov	r4, r8
 801bdb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801bdb8:	3501      	adds	r5, #1
 801bdba:	615e      	str	r6, [r3, #20]
 801bdbc:	6125      	str	r5, [r4, #16]
 801bdbe:	4620      	mov	r0, r4
 801bdc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bdc4:	0801f5bc 	.word	0x0801f5bc
 801bdc8:	0801f5cd 	.word	0x0801f5cd

0801bdcc <__s2b>:
 801bdcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bdd0:	460c      	mov	r4, r1
 801bdd2:	4615      	mov	r5, r2
 801bdd4:	461f      	mov	r7, r3
 801bdd6:	2209      	movs	r2, #9
 801bdd8:	3308      	adds	r3, #8
 801bdda:	4606      	mov	r6, r0
 801bddc:	fb93 f3f2 	sdiv	r3, r3, r2
 801bde0:	2100      	movs	r1, #0
 801bde2:	2201      	movs	r2, #1
 801bde4:	429a      	cmp	r2, r3
 801bde6:	db09      	blt.n	801bdfc <__s2b+0x30>
 801bde8:	4630      	mov	r0, r6
 801bdea:	f7ff ff47 	bl	801bc7c <_Balloc>
 801bdee:	b940      	cbnz	r0, 801be02 <__s2b+0x36>
 801bdf0:	4602      	mov	r2, r0
 801bdf2:	4b19      	ldr	r3, [pc, #100]	@ (801be58 <__s2b+0x8c>)
 801bdf4:	4819      	ldr	r0, [pc, #100]	@ (801be5c <__s2b+0x90>)
 801bdf6:	21d3      	movs	r1, #211	@ 0xd3
 801bdf8:	f002 f942 	bl	801e080 <__assert_func>
 801bdfc:	0052      	lsls	r2, r2, #1
 801bdfe:	3101      	adds	r1, #1
 801be00:	e7f0      	b.n	801bde4 <__s2b+0x18>
 801be02:	9b08      	ldr	r3, [sp, #32]
 801be04:	6143      	str	r3, [r0, #20]
 801be06:	2d09      	cmp	r5, #9
 801be08:	f04f 0301 	mov.w	r3, #1
 801be0c:	6103      	str	r3, [r0, #16]
 801be0e:	dd16      	ble.n	801be3e <__s2b+0x72>
 801be10:	f104 0909 	add.w	r9, r4, #9
 801be14:	46c8      	mov	r8, r9
 801be16:	442c      	add	r4, r5
 801be18:	f818 3b01 	ldrb.w	r3, [r8], #1
 801be1c:	4601      	mov	r1, r0
 801be1e:	3b30      	subs	r3, #48	@ 0x30
 801be20:	220a      	movs	r2, #10
 801be22:	4630      	mov	r0, r6
 801be24:	f7ff ff8c 	bl	801bd40 <__multadd>
 801be28:	45a0      	cmp	r8, r4
 801be2a:	d1f5      	bne.n	801be18 <__s2b+0x4c>
 801be2c:	f1a5 0408 	sub.w	r4, r5, #8
 801be30:	444c      	add	r4, r9
 801be32:	1b2d      	subs	r5, r5, r4
 801be34:	1963      	adds	r3, r4, r5
 801be36:	42bb      	cmp	r3, r7
 801be38:	db04      	blt.n	801be44 <__s2b+0x78>
 801be3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801be3e:	340a      	adds	r4, #10
 801be40:	2509      	movs	r5, #9
 801be42:	e7f6      	b.n	801be32 <__s2b+0x66>
 801be44:	f814 3b01 	ldrb.w	r3, [r4], #1
 801be48:	4601      	mov	r1, r0
 801be4a:	3b30      	subs	r3, #48	@ 0x30
 801be4c:	220a      	movs	r2, #10
 801be4e:	4630      	mov	r0, r6
 801be50:	f7ff ff76 	bl	801bd40 <__multadd>
 801be54:	e7ee      	b.n	801be34 <__s2b+0x68>
 801be56:	bf00      	nop
 801be58:	0801f5bc 	.word	0x0801f5bc
 801be5c:	0801f5cd 	.word	0x0801f5cd

0801be60 <__hi0bits>:
 801be60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801be64:	4603      	mov	r3, r0
 801be66:	bf36      	itet	cc
 801be68:	0403      	lslcc	r3, r0, #16
 801be6a:	2000      	movcs	r0, #0
 801be6c:	2010      	movcc	r0, #16
 801be6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801be72:	bf3c      	itt	cc
 801be74:	021b      	lslcc	r3, r3, #8
 801be76:	3008      	addcc	r0, #8
 801be78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801be7c:	bf3c      	itt	cc
 801be7e:	011b      	lslcc	r3, r3, #4
 801be80:	3004      	addcc	r0, #4
 801be82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801be86:	bf3c      	itt	cc
 801be88:	009b      	lslcc	r3, r3, #2
 801be8a:	3002      	addcc	r0, #2
 801be8c:	2b00      	cmp	r3, #0
 801be8e:	db05      	blt.n	801be9c <__hi0bits+0x3c>
 801be90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801be94:	f100 0001 	add.w	r0, r0, #1
 801be98:	bf08      	it	eq
 801be9a:	2020      	moveq	r0, #32
 801be9c:	4770      	bx	lr

0801be9e <__lo0bits>:
 801be9e:	6803      	ldr	r3, [r0, #0]
 801bea0:	4602      	mov	r2, r0
 801bea2:	f013 0007 	ands.w	r0, r3, #7
 801bea6:	d00b      	beq.n	801bec0 <__lo0bits+0x22>
 801bea8:	07d9      	lsls	r1, r3, #31
 801beaa:	d421      	bmi.n	801bef0 <__lo0bits+0x52>
 801beac:	0798      	lsls	r0, r3, #30
 801beae:	bf49      	itett	mi
 801beb0:	085b      	lsrmi	r3, r3, #1
 801beb2:	089b      	lsrpl	r3, r3, #2
 801beb4:	2001      	movmi	r0, #1
 801beb6:	6013      	strmi	r3, [r2, #0]
 801beb8:	bf5c      	itt	pl
 801beba:	6013      	strpl	r3, [r2, #0]
 801bebc:	2002      	movpl	r0, #2
 801bebe:	4770      	bx	lr
 801bec0:	b299      	uxth	r1, r3
 801bec2:	b909      	cbnz	r1, 801bec8 <__lo0bits+0x2a>
 801bec4:	0c1b      	lsrs	r3, r3, #16
 801bec6:	2010      	movs	r0, #16
 801bec8:	b2d9      	uxtb	r1, r3
 801beca:	b909      	cbnz	r1, 801bed0 <__lo0bits+0x32>
 801becc:	3008      	adds	r0, #8
 801bece:	0a1b      	lsrs	r3, r3, #8
 801bed0:	0719      	lsls	r1, r3, #28
 801bed2:	bf04      	itt	eq
 801bed4:	091b      	lsreq	r3, r3, #4
 801bed6:	3004      	addeq	r0, #4
 801bed8:	0799      	lsls	r1, r3, #30
 801beda:	bf04      	itt	eq
 801bedc:	089b      	lsreq	r3, r3, #2
 801bede:	3002      	addeq	r0, #2
 801bee0:	07d9      	lsls	r1, r3, #31
 801bee2:	d403      	bmi.n	801beec <__lo0bits+0x4e>
 801bee4:	085b      	lsrs	r3, r3, #1
 801bee6:	f100 0001 	add.w	r0, r0, #1
 801beea:	d003      	beq.n	801bef4 <__lo0bits+0x56>
 801beec:	6013      	str	r3, [r2, #0]
 801beee:	4770      	bx	lr
 801bef0:	2000      	movs	r0, #0
 801bef2:	4770      	bx	lr
 801bef4:	2020      	movs	r0, #32
 801bef6:	4770      	bx	lr

0801bef8 <__i2b>:
 801bef8:	b510      	push	{r4, lr}
 801befa:	460c      	mov	r4, r1
 801befc:	2101      	movs	r1, #1
 801befe:	f7ff febd 	bl	801bc7c <_Balloc>
 801bf02:	4602      	mov	r2, r0
 801bf04:	b928      	cbnz	r0, 801bf12 <__i2b+0x1a>
 801bf06:	4b05      	ldr	r3, [pc, #20]	@ (801bf1c <__i2b+0x24>)
 801bf08:	4805      	ldr	r0, [pc, #20]	@ (801bf20 <__i2b+0x28>)
 801bf0a:	f240 1145 	movw	r1, #325	@ 0x145
 801bf0e:	f002 f8b7 	bl	801e080 <__assert_func>
 801bf12:	2301      	movs	r3, #1
 801bf14:	6144      	str	r4, [r0, #20]
 801bf16:	6103      	str	r3, [r0, #16]
 801bf18:	bd10      	pop	{r4, pc}
 801bf1a:	bf00      	nop
 801bf1c:	0801f5bc 	.word	0x0801f5bc
 801bf20:	0801f5cd 	.word	0x0801f5cd

0801bf24 <__multiply>:
 801bf24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf28:	4617      	mov	r7, r2
 801bf2a:	690a      	ldr	r2, [r1, #16]
 801bf2c:	693b      	ldr	r3, [r7, #16]
 801bf2e:	429a      	cmp	r2, r3
 801bf30:	bfa8      	it	ge
 801bf32:	463b      	movge	r3, r7
 801bf34:	4689      	mov	r9, r1
 801bf36:	bfa4      	itt	ge
 801bf38:	460f      	movge	r7, r1
 801bf3a:	4699      	movge	r9, r3
 801bf3c:	693d      	ldr	r5, [r7, #16]
 801bf3e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801bf42:	68bb      	ldr	r3, [r7, #8]
 801bf44:	6879      	ldr	r1, [r7, #4]
 801bf46:	eb05 060a 	add.w	r6, r5, sl
 801bf4a:	42b3      	cmp	r3, r6
 801bf4c:	b085      	sub	sp, #20
 801bf4e:	bfb8      	it	lt
 801bf50:	3101      	addlt	r1, #1
 801bf52:	f7ff fe93 	bl	801bc7c <_Balloc>
 801bf56:	b930      	cbnz	r0, 801bf66 <__multiply+0x42>
 801bf58:	4602      	mov	r2, r0
 801bf5a:	4b41      	ldr	r3, [pc, #260]	@ (801c060 <__multiply+0x13c>)
 801bf5c:	4841      	ldr	r0, [pc, #260]	@ (801c064 <__multiply+0x140>)
 801bf5e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801bf62:	f002 f88d 	bl	801e080 <__assert_func>
 801bf66:	f100 0414 	add.w	r4, r0, #20
 801bf6a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801bf6e:	4623      	mov	r3, r4
 801bf70:	2200      	movs	r2, #0
 801bf72:	4573      	cmp	r3, lr
 801bf74:	d320      	bcc.n	801bfb8 <__multiply+0x94>
 801bf76:	f107 0814 	add.w	r8, r7, #20
 801bf7a:	f109 0114 	add.w	r1, r9, #20
 801bf7e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801bf82:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801bf86:	9302      	str	r3, [sp, #8]
 801bf88:	1beb      	subs	r3, r5, r7
 801bf8a:	3b15      	subs	r3, #21
 801bf8c:	f023 0303 	bic.w	r3, r3, #3
 801bf90:	3304      	adds	r3, #4
 801bf92:	3715      	adds	r7, #21
 801bf94:	42bd      	cmp	r5, r7
 801bf96:	bf38      	it	cc
 801bf98:	2304      	movcc	r3, #4
 801bf9a:	9301      	str	r3, [sp, #4]
 801bf9c:	9b02      	ldr	r3, [sp, #8]
 801bf9e:	9103      	str	r1, [sp, #12]
 801bfa0:	428b      	cmp	r3, r1
 801bfa2:	d80c      	bhi.n	801bfbe <__multiply+0x9a>
 801bfa4:	2e00      	cmp	r6, #0
 801bfa6:	dd03      	ble.n	801bfb0 <__multiply+0x8c>
 801bfa8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801bfac:	2b00      	cmp	r3, #0
 801bfae:	d055      	beq.n	801c05c <__multiply+0x138>
 801bfb0:	6106      	str	r6, [r0, #16]
 801bfb2:	b005      	add	sp, #20
 801bfb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bfb8:	f843 2b04 	str.w	r2, [r3], #4
 801bfbc:	e7d9      	b.n	801bf72 <__multiply+0x4e>
 801bfbe:	f8b1 a000 	ldrh.w	sl, [r1]
 801bfc2:	f1ba 0f00 	cmp.w	sl, #0
 801bfc6:	d01f      	beq.n	801c008 <__multiply+0xe4>
 801bfc8:	46c4      	mov	ip, r8
 801bfca:	46a1      	mov	r9, r4
 801bfcc:	2700      	movs	r7, #0
 801bfce:	f85c 2b04 	ldr.w	r2, [ip], #4
 801bfd2:	f8d9 3000 	ldr.w	r3, [r9]
 801bfd6:	fa1f fb82 	uxth.w	fp, r2
 801bfda:	b29b      	uxth	r3, r3
 801bfdc:	fb0a 330b 	mla	r3, sl, fp, r3
 801bfe0:	443b      	add	r3, r7
 801bfe2:	f8d9 7000 	ldr.w	r7, [r9]
 801bfe6:	0c12      	lsrs	r2, r2, #16
 801bfe8:	0c3f      	lsrs	r7, r7, #16
 801bfea:	fb0a 7202 	mla	r2, sl, r2, r7
 801bfee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801bff2:	b29b      	uxth	r3, r3
 801bff4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bff8:	4565      	cmp	r5, ip
 801bffa:	f849 3b04 	str.w	r3, [r9], #4
 801bffe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801c002:	d8e4      	bhi.n	801bfce <__multiply+0xaa>
 801c004:	9b01      	ldr	r3, [sp, #4]
 801c006:	50e7      	str	r7, [r4, r3]
 801c008:	9b03      	ldr	r3, [sp, #12]
 801c00a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801c00e:	3104      	adds	r1, #4
 801c010:	f1b9 0f00 	cmp.w	r9, #0
 801c014:	d020      	beq.n	801c058 <__multiply+0x134>
 801c016:	6823      	ldr	r3, [r4, #0]
 801c018:	4647      	mov	r7, r8
 801c01a:	46a4      	mov	ip, r4
 801c01c:	f04f 0a00 	mov.w	sl, #0
 801c020:	f8b7 b000 	ldrh.w	fp, [r7]
 801c024:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801c028:	fb09 220b 	mla	r2, r9, fp, r2
 801c02c:	4452      	add	r2, sl
 801c02e:	b29b      	uxth	r3, r3
 801c030:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c034:	f84c 3b04 	str.w	r3, [ip], #4
 801c038:	f857 3b04 	ldr.w	r3, [r7], #4
 801c03c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c040:	f8bc 3000 	ldrh.w	r3, [ip]
 801c044:	fb09 330a 	mla	r3, r9, sl, r3
 801c048:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801c04c:	42bd      	cmp	r5, r7
 801c04e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c052:	d8e5      	bhi.n	801c020 <__multiply+0xfc>
 801c054:	9a01      	ldr	r2, [sp, #4]
 801c056:	50a3      	str	r3, [r4, r2]
 801c058:	3404      	adds	r4, #4
 801c05a:	e79f      	b.n	801bf9c <__multiply+0x78>
 801c05c:	3e01      	subs	r6, #1
 801c05e:	e7a1      	b.n	801bfa4 <__multiply+0x80>
 801c060:	0801f5bc 	.word	0x0801f5bc
 801c064:	0801f5cd 	.word	0x0801f5cd

0801c068 <__pow5mult>:
 801c068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c06c:	4615      	mov	r5, r2
 801c06e:	f012 0203 	ands.w	r2, r2, #3
 801c072:	4607      	mov	r7, r0
 801c074:	460e      	mov	r6, r1
 801c076:	d007      	beq.n	801c088 <__pow5mult+0x20>
 801c078:	4c25      	ldr	r4, [pc, #148]	@ (801c110 <__pow5mult+0xa8>)
 801c07a:	3a01      	subs	r2, #1
 801c07c:	2300      	movs	r3, #0
 801c07e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c082:	f7ff fe5d 	bl	801bd40 <__multadd>
 801c086:	4606      	mov	r6, r0
 801c088:	10ad      	asrs	r5, r5, #2
 801c08a:	d03d      	beq.n	801c108 <__pow5mult+0xa0>
 801c08c:	69fc      	ldr	r4, [r7, #28]
 801c08e:	b97c      	cbnz	r4, 801c0b0 <__pow5mult+0x48>
 801c090:	2010      	movs	r0, #16
 801c092:	f7ff fd3d 	bl	801bb10 <malloc>
 801c096:	4602      	mov	r2, r0
 801c098:	61f8      	str	r0, [r7, #28]
 801c09a:	b928      	cbnz	r0, 801c0a8 <__pow5mult+0x40>
 801c09c:	4b1d      	ldr	r3, [pc, #116]	@ (801c114 <__pow5mult+0xac>)
 801c09e:	481e      	ldr	r0, [pc, #120]	@ (801c118 <__pow5mult+0xb0>)
 801c0a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801c0a4:	f001 ffec 	bl	801e080 <__assert_func>
 801c0a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c0ac:	6004      	str	r4, [r0, #0]
 801c0ae:	60c4      	str	r4, [r0, #12]
 801c0b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801c0b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c0b8:	b94c      	cbnz	r4, 801c0ce <__pow5mult+0x66>
 801c0ba:	f240 2171 	movw	r1, #625	@ 0x271
 801c0be:	4638      	mov	r0, r7
 801c0c0:	f7ff ff1a 	bl	801bef8 <__i2b>
 801c0c4:	2300      	movs	r3, #0
 801c0c6:	f8c8 0008 	str.w	r0, [r8, #8]
 801c0ca:	4604      	mov	r4, r0
 801c0cc:	6003      	str	r3, [r0, #0]
 801c0ce:	f04f 0900 	mov.w	r9, #0
 801c0d2:	07eb      	lsls	r3, r5, #31
 801c0d4:	d50a      	bpl.n	801c0ec <__pow5mult+0x84>
 801c0d6:	4631      	mov	r1, r6
 801c0d8:	4622      	mov	r2, r4
 801c0da:	4638      	mov	r0, r7
 801c0dc:	f7ff ff22 	bl	801bf24 <__multiply>
 801c0e0:	4631      	mov	r1, r6
 801c0e2:	4680      	mov	r8, r0
 801c0e4:	4638      	mov	r0, r7
 801c0e6:	f7ff fe09 	bl	801bcfc <_Bfree>
 801c0ea:	4646      	mov	r6, r8
 801c0ec:	106d      	asrs	r5, r5, #1
 801c0ee:	d00b      	beq.n	801c108 <__pow5mult+0xa0>
 801c0f0:	6820      	ldr	r0, [r4, #0]
 801c0f2:	b938      	cbnz	r0, 801c104 <__pow5mult+0x9c>
 801c0f4:	4622      	mov	r2, r4
 801c0f6:	4621      	mov	r1, r4
 801c0f8:	4638      	mov	r0, r7
 801c0fa:	f7ff ff13 	bl	801bf24 <__multiply>
 801c0fe:	6020      	str	r0, [r4, #0]
 801c100:	f8c0 9000 	str.w	r9, [r0]
 801c104:	4604      	mov	r4, r0
 801c106:	e7e4      	b.n	801c0d2 <__pow5mult+0x6a>
 801c108:	4630      	mov	r0, r6
 801c10a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c10e:	bf00      	nop
 801c110:	0801f6f8 	.word	0x0801f6f8
 801c114:	0801f54d 	.word	0x0801f54d
 801c118:	0801f5cd 	.word	0x0801f5cd

0801c11c <__lshift>:
 801c11c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c120:	460c      	mov	r4, r1
 801c122:	6849      	ldr	r1, [r1, #4]
 801c124:	6923      	ldr	r3, [r4, #16]
 801c126:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801c12a:	68a3      	ldr	r3, [r4, #8]
 801c12c:	4607      	mov	r7, r0
 801c12e:	4691      	mov	r9, r2
 801c130:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c134:	f108 0601 	add.w	r6, r8, #1
 801c138:	42b3      	cmp	r3, r6
 801c13a:	db0b      	blt.n	801c154 <__lshift+0x38>
 801c13c:	4638      	mov	r0, r7
 801c13e:	f7ff fd9d 	bl	801bc7c <_Balloc>
 801c142:	4605      	mov	r5, r0
 801c144:	b948      	cbnz	r0, 801c15a <__lshift+0x3e>
 801c146:	4602      	mov	r2, r0
 801c148:	4b28      	ldr	r3, [pc, #160]	@ (801c1ec <__lshift+0xd0>)
 801c14a:	4829      	ldr	r0, [pc, #164]	@ (801c1f0 <__lshift+0xd4>)
 801c14c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801c150:	f001 ff96 	bl	801e080 <__assert_func>
 801c154:	3101      	adds	r1, #1
 801c156:	005b      	lsls	r3, r3, #1
 801c158:	e7ee      	b.n	801c138 <__lshift+0x1c>
 801c15a:	2300      	movs	r3, #0
 801c15c:	f100 0114 	add.w	r1, r0, #20
 801c160:	f100 0210 	add.w	r2, r0, #16
 801c164:	4618      	mov	r0, r3
 801c166:	4553      	cmp	r3, sl
 801c168:	db33      	blt.n	801c1d2 <__lshift+0xb6>
 801c16a:	6920      	ldr	r0, [r4, #16]
 801c16c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c170:	f104 0314 	add.w	r3, r4, #20
 801c174:	f019 091f 	ands.w	r9, r9, #31
 801c178:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c17c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801c180:	d02b      	beq.n	801c1da <__lshift+0xbe>
 801c182:	f1c9 0e20 	rsb	lr, r9, #32
 801c186:	468a      	mov	sl, r1
 801c188:	2200      	movs	r2, #0
 801c18a:	6818      	ldr	r0, [r3, #0]
 801c18c:	fa00 f009 	lsl.w	r0, r0, r9
 801c190:	4310      	orrs	r0, r2
 801c192:	f84a 0b04 	str.w	r0, [sl], #4
 801c196:	f853 2b04 	ldr.w	r2, [r3], #4
 801c19a:	459c      	cmp	ip, r3
 801c19c:	fa22 f20e 	lsr.w	r2, r2, lr
 801c1a0:	d8f3      	bhi.n	801c18a <__lshift+0x6e>
 801c1a2:	ebac 0304 	sub.w	r3, ip, r4
 801c1a6:	3b15      	subs	r3, #21
 801c1a8:	f023 0303 	bic.w	r3, r3, #3
 801c1ac:	3304      	adds	r3, #4
 801c1ae:	f104 0015 	add.w	r0, r4, #21
 801c1b2:	4560      	cmp	r0, ip
 801c1b4:	bf88      	it	hi
 801c1b6:	2304      	movhi	r3, #4
 801c1b8:	50ca      	str	r2, [r1, r3]
 801c1ba:	b10a      	cbz	r2, 801c1c0 <__lshift+0xa4>
 801c1bc:	f108 0602 	add.w	r6, r8, #2
 801c1c0:	3e01      	subs	r6, #1
 801c1c2:	4638      	mov	r0, r7
 801c1c4:	612e      	str	r6, [r5, #16]
 801c1c6:	4621      	mov	r1, r4
 801c1c8:	f7ff fd98 	bl	801bcfc <_Bfree>
 801c1cc:	4628      	mov	r0, r5
 801c1ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c1d2:	f842 0f04 	str.w	r0, [r2, #4]!
 801c1d6:	3301      	adds	r3, #1
 801c1d8:	e7c5      	b.n	801c166 <__lshift+0x4a>
 801c1da:	3904      	subs	r1, #4
 801c1dc:	f853 2b04 	ldr.w	r2, [r3], #4
 801c1e0:	f841 2f04 	str.w	r2, [r1, #4]!
 801c1e4:	459c      	cmp	ip, r3
 801c1e6:	d8f9      	bhi.n	801c1dc <__lshift+0xc0>
 801c1e8:	e7ea      	b.n	801c1c0 <__lshift+0xa4>
 801c1ea:	bf00      	nop
 801c1ec:	0801f5bc 	.word	0x0801f5bc
 801c1f0:	0801f5cd 	.word	0x0801f5cd

0801c1f4 <__mcmp>:
 801c1f4:	690a      	ldr	r2, [r1, #16]
 801c1f6:	4603      	mov	r3, r0
 801c1f8:	6900      	ldr	r0, [r0, #16]
 801c1fa:	1a80      	subs	r0, r0, r2
 801c1fc:	b530      	push	{r4, r5, lr}
 801c1fe:	d10e      	bne.n	801c21e <__mcmp+0x2a>
 801c200:	3314      	adds	r3, #20
 801c202:	3114      	adds	r1, #20
 801c204:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801c208:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801c20c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801c210:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801c214:	4295      	cmp	r5, r2
 801c216:	d003      	beq.n	801c220 <__mcmp+0x2c>
 801c218:	d205      	bcs.n	801c226 <__mcmp+0x32>
 801c21a:	f04f 30ff 	mov.w	r0, #4294967295
 801c21e:	bd30      	pop	{r4, r5, pc}
 801c220:	42a3      	cmp	r3, r4
 801c222:	d3f3      	bcc.n	801c20c <__mcmp+0x18>
 801c224:	e7fb      	b.n	801c21e <__mcmp+0x2a>
 801c226:	2001      	movs	r0, #1
 801c228:	e7f9      	b.n	801c21e <__mcmp+0x2a>
	...

0801c22c <__mdiff>:
 801c22c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c230:	4689      	mov	r9, r1
 801c232:	4606      	mov	r6, r0
 801c234:	4611      	mov	r1, r2
 801c236:	4648      	mov	r0, r9
 801c238:	4614      	mov	r4, r2
 801c23a:	f7ff ffdb 	bl	801c1f4 <__mcmp>
 801c23e:	1e05      	subs	r5, r0, #0
 801c240:	d112      	bne.n	801c268 <__mdiff+0x3c>
 801c242:	4629      	mov	r1, r5
 801c244:	4630      	mov	r0, r6
 801c246:	f7ff fd19 	bl	801bc7c <_Balloc>
 801c24a:	4602      	mov	r2, r0
 801c24c:	b928      	cbnz	r0, 801c25a <__mdiff+0x2e>
 801c24e:	4b3f      	ldr	r3, [pc, #252]	@ (801c34c <__mdiff+0x120>)
 801c250:	f240 2137 	movw	r1, #567	@ 0x237
 801c254:	483e      	ldr	r0, [pc, #248]	@ (801c350 <__mdiff+0x124>)
 801c256:	f001 ff13 	bl	801e080 <__assert_func>
 801c25a:	2301      	movs	r3, #1
 801c25c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801c260:	4610      	mov	r0, r2
 801c262:	b003      	add	sp, #12
 801c264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c268:	bfbc      	itt	lt
 801c26a:	464b      	movlt	r3, r9
 801c26c:	46a1      	movlt	r9, r4
 801c26e:	4630      	mov	r0, r6
 801c270:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801c274:	bfba      	itte	lt
 801c276:	461c      	movlt	r4, r3
 801c278:	2501      	movlt	r5, #1
 801c27a:	2500      	movge	r5, #0
 801c27c:	f7ff fcfe 	bl	801bc7c <_Balloc>
 801c280:	4602      	mov	r2, r0
 801c282:	b918      	cbnz	r0, 801c28c <__mdiff+0x60>
 801c284:	4b31      	ldr	r3, [pc, #196]	@ (801c34c <__mdiff+0x120>)
 801c286:	f240 2145 	movw	r1, #581	@ 0x245
 801c28a:	e7e3      	b.n	801c254 <__mdiff+0x28>
 801c28c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801c290:	6926      	ldr	r6, [r4, #16]
 801c292:	60c5      	str	r5, [r0, #12]
 801c294:	f109 0310 	add.w	r3, r9, #16
 801c298:	f109 0514 	add.w	r5, r9, #20
 801c29c:	f104 0e14 	add.w	lr, r4, #20
 801c2a0:	f100 0b14 	add.w	fp, r0, #20
 801c2a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801c2a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801c2ac:	9301      	str	r3, [sp, #4]
 801c2ae:	46d9      	mov	r9, fp
 801c2b0:	f04f 0c00 	mov.w	ip, #0
 801c2b4:	9b01      	ldr	r3, [sp, #4]
 801c2b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 801c2ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 801c2be:	9301      	str	r3, [sp, #4]
 801c2c0:	fa1f f38a 	uxth.w	r3, sl
 801c2c4:	4619      	mov	r1, r3
 801c2c6:	b283      	uxth	r3, r0
 801c2c8:	1acb      	subs	r3, r1, r3
 801c2ca:	0c00      	lsrs	r0, r0, #16
 801c2cc:	4463      	add	r3, ip
 801c2ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801c2d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801c2d6:	b29b      	uxth	r3, r3
 801c2d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801c2dc:	4576      	cmp	r6, lr
 801c2de:	f849 3b04 	str.w	r3, [r9], #4
 801c2e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c2e6:	d8e5      	bhi.n	801c2b4 <__mdiff+0x88>
 801c2e8:	1b33      	subs	r3, r6, r4
 801c2ea:	3b15      	subs	r3, #21
 801c2ec:	f023 0303 	bic.w	r3, r3, #3
 801c2f0:	3415      	adds	r4, #21
 801c2f2:	3304      	adds	r3, #4
 801c2f4:	42a6      	cmp	r6, r4
 801c2f6:	bf38      	it	cc
 801c2f8:	2304      	movcc	r3, #4
 801c2fa:	441d      	add	r5, r3
 801c2fc:	445b      	add	r3, fp
 801c2fe:	461e      	mov	r6, r3
 801c300:	462c      	mov	r4, r5
 801c302:	4544      	cmp	r4, r8
 801c304:	d30e      	bcc.n	801c324 <__mdiff+0xf8>
 801c306:	f108 0103 	add.w	r1, r8, #3
 801c30a:	1b49      	subs	r1, r1, r5
 801c30c:	f021 0103 	bic.w	r1, r1, #3
 801c310:	3d03      	subs	r5, #3
 801c312:	45a8      	cmp	r8, r5
 801c314:	bf38      	it	cc
 801c316:	2100      	movcc	r1, #0
 801c318:	440b      	add	r3, r1
 801c31a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c31e:	b191      	cbz	r1, 801c346 <__mdiff+0x11a>
 801c320:	6117      	str	r7, [r2, #16]
 801c322:	e79d      	b.n	801c260 <__mdiff+0x34>
 801c324:	f854 1b04 	ldr.w	r1, [r4], #4
 801c328:	46e6      	mov	lr, ip
 801c32a:	0c08      	lsrs	r0, r1, #16
 801c32c:	fa1c fc81 	uxtah	ip, ip, r1
 801c330:	4471      	add	r1, lr
 801c332:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801c336:	b289      	uxth	r1, r1
 801c338:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801c33c:	f846 1b04 	str.w	r1, [r6], #4
 801c340:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c344:	e7dd      	b.n	801c302 <__mdiff+0xd6>
 801c346:	3f01      	subs	r7, #1
 801c348:	e7e7      	b.n	801c31a <__mdiff+0xee>
 801c34a:	bf00      	nop
 801c34c:	0801f5bc 	.word	0x0801f5bc
 801c350:	0801f5cd 	.word	0x0801f5cd

0801c354 <__ulp>:
 801c354:	b082      	sub	sp, #8
 801c356:	ed8d 0b00 	vstr	d0, [sp]
 801c35a:	9a01      	ldr	r2, [sp, #4]
 801c35c:	4b0f      	ldr	r3, [pc, #60]	@ (801c39c <__ulp+0x48>)
 801c35e:	4013      	ands	r3, r2
 801c360:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801c364:	2b00      	cmp	r3, #0
 801c366:	dc08      	bgt.n	801c37a <__ulp+0x26>
 801c368:	425b      	negs	r3, r3
 801c36a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801c36e:	ea4f 5223 	mov.w	r2, r3, asr #20
 801c372:	da04      	bge.n	801c37e <__ulp+0x2a>
 801c374:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801c378:	4113      	asrs	r3, r2
 801c37a:	2200      	movs	r2, #0
 801c37c:	e008      	b.n	801c390 <__ulp+0x3c>
 801c37e:	f1a2 0314 	sub.w	r3, r2, #20
 801c382:	2b1e      	cmp	r3, #30
 801c384:	bfda      	itte	le
 801c386:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801c38a:	40da      	lsrle	r2, r3
 801c38c:	2201      	movgt	r2, #1
 801c38e:	2300      	movs	r3, #0
 801c390:	4619      	mov	r1, r3
 801c392:	4610      	mov	r0, r2
 801c394:	ec41 0b10 	vmov	d0, r0, r1
 801c398:	b002      	add	sp, #8
 801c39a:	4770      	bx	lr
 801c39c:	7ff00000 	.word	0x7ff00000

0801c3a0 <__b2d>:
 801c3a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c3a4:	6906      	ldr	r6, [r0, #16]
 801c3a6:	f100 0814 	add.w	r8, r0, #20
 801c3aa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801c3ae:	1f37      	subs	r7, r6, #4
 801c3b0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801c3b4:	4610      	mov	r0, r2
 801c3b6:	f7ff fd53 	bl	801be60 <__hi0bits>
 801c3ba:	f1c0 0320 	rsb	r3, r0, #32
 801c3be:	280a      	cmp	r0, #10
 801c3c0:	600b      	str	r3, [r1, #0]
 801c3c2:	491b      	ldr	r1, [pc, #108]	@ (801c430 <__b2d+0x90>)
 801c3c4:	dc15      	bgt.n	801c3f2 <__b2d+0x52>
 801c3c6:	f1c0 0c0b 	rsb	ip, r0, #11
 801c3ca:	fa22 f30c 	lsr.w	r3, r2, ip
 801c3ce:	45b8      	cmp	r8, r7
 801c3d0:	ea43 0501 	orr.w	r5, r3, r1
 801c3d4:	bf34      	ite	cc
 801c3d6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c3da:	2300      	movcs	r3, #0
 801c3dc:	3015      	adds	r0, #21
 801c3de:	fa02 f000 	lsl.w	r0, r2, r0
 801c3e2:	fa23 f30c 	lsr.w	r3, r3, ip
 801c3e6:	4303      	orrs	r3, r0
 801c3e8:	461c      	mov	r4, r3
 801c3ea:	ec45 4b10 	vmov	d0, r4, r5
 801c3ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c3f2:	45b8      	cmp	r8, r7
 801c3f4:	bf3a      	itte	cc
 801c3f6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c3fa:	f1a6 0708 	subcc.w	r7, r6, #8
 801c3fe:	2300      	movcs	r3, #0
 801c400:	380b      	subs	r0, #11
 801c402:	d012      	beq.n	801c42a <__b2d+0x8a>
 801c404:	f1c0 0120 	rsb	r1, r0, #32
 801c408:	fa23 f401 	lsr.w	r4, r3, r1
 801c40c:	4082      	lsls	r2, r0
 801c40e:	4322      	orrs	r2, r4
 801c410:	4547      	cmp	r7, r8
 801c412:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801c416:	bf8c      	ite	hi
 801c418:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801c41c:	2200      	movls	r2, #0
 801c41e:	4083      	lsls	r3, r0
 801c420:	40ca      	lsrs	r2, r1
 801c422:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801c426:	4313      	orrs	r3, r2
 801c428:	e7de      	b.n	801c3e8 <__b2d+0x48>
 801c42a:	ea42 0501 	orr.w	r5, r2, r1
 801c42e:	e7db      	b.n	801c3e8 <__b2d+0x48>
 801c430:	3ff00000 	.word	0x3ff00000

0801c434 <__d2b>:
 801c434:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c438:	460f      	mov	r7, r1
 801c43a:	2101      	movs	r1, #1
 801c43c:	ec59 8b10 	vmov	r8, r9, d0
 801c440:	4616      	mov	r6, r2
 801c442:	f7ff fc1b 	bl	801bc7c <_Balloc>
 801c446:	4604      	mov	r4, r0
 801c448:	b930      	cbnz	r0, 801c458 <__d2b+0x24>
 801c44a:	4602      	mov	r2, r0
 801c44c:	4b23      	ldr	r3, [pc, #140]	@ (801c4dc <__d2b+0xa8>)
 801c44e:	4824      	ldr	r0, [pc, #144]	@ (801c4e0 <__d2b+0xac>)
 801c450:	f240 310f 	movw	r1, #783	@ 0x30f
 801c454:	f001 fe14 	bl	801e080 <__assert_func>
 801c458:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801c45c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c460:	b10d      	cbz	r5, 801c466 <__d2b+0x32>
 801c462:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801c466:	9301      	str	r3, [sp, #4]
 801c468:	f1b8 0300 	subs.w	r3, r8, #0
 801c46c:	d023      	beq.n	801c4b6 <__d2b+0x82>
 801c46e:	4668      	mov	r0, sp
 801c470:	9300      	str	r3, [sp, #0]
 801c472:	f7ff fd14 	bl	801be9e <__lo0bits>
 801c476:	e9dd 1200 	ldrd	r1, r2, [sp]
 801c47a:	b1d0      	cbz	r0, 801c4b2 <__d2b+0x7e>
 801c47c:	f1c0 0320 	rsb	r3, r0, #32
 801c480:	fa02 f303 	lsl.w	r3, r2, r3
 801c484:	430b      	orrs	r3, r1
 801c486:	40c2      	lsrs	r2, r0
 801c488:	6163      	str	r3, [r4, #20]
 801c48a:	9201      	str	r2, [sp, #4]
 801c48c:	9b01      	ldr	r3, [sp, #4]
 801c48e:	61a3      	str	r3, [r4, #24]
 801c490:	2b00      	cmp	r3, #0
 801c492:	bf0c      	ite	eq
 801c494:	2201      	moveq	r2, #1
 801c496:	2202      	movne	r2, #2
 801c498:	6122      	str	r2, [r4, #16]
 801c49a:	b1a5      	cbz	r5, 801c4c6 <__d2b+0x92>
 801c49c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801c4a0:	4405      	add	r5, r0
 801c4a2:	603d      	str	r5, [r7, #0]
 801c4a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801c4a8:	6030      	str	r0, [r6, #0]
 801c4aa:	4620      	mov	r0, r4
 801c4ac:	b003      	add	sp, #12
 801c4ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c4b2:	6161      	str	r1, [r4, #20]
 801c4b4:	e7ea      	b.n	801c48c <__d2b+0x58>
 801c4b6:	a801      	add	r0, sp, #4
 801c4b8:	f7ff fcf1 	bl	801be9e <__lo0bits>
 801c4bc:	9b01      	ldr	r3, [sp, #4]
 801c4be:	6163      	str	r3, [r4, #20]
 801c4c0:	3020      	adds	r0, #32
 801c4c2:	2201      	movs	r2, #1
 801c4c4:	e7e8      	b.n	801c498 <__d2b+0x64>
 801c4c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801c4ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801c4ce:	6038      	str	r0, [r7, #0]
 801c4d0:	6918      	ldr	r0, [r3, #16]
 801c4d2:	f7ff fcc5 	bl	801be60 <__hi0bits>
 801c4d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801c4da:	e7e5      	b.n	801c4a8 <__d2b+0x74>
 801c4dc:	0801f5bc 	.word	0x0801f5bc
 801c4e0:	0801f5cd 	.word	0x0801f5cd

0801c4e4 <__ratio>:
 801c4e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c4e8:	4688      	mov	r8, r1
 801c4ea:	4669      	mov	r1, sp
 801c4ec:	4681      	mov	r9, r0
 801c4ee:	f7ff ff57 	bl	801c3a0 <__b2d>
 801c4f2:	a901      	add	r1, sp, #4
 801c4f4:	4640      	mov	r0, r8
 801c4f6:	ec55 4b10 	vmov	r4, r5, d0
 801c4fa:	f7ff ff51 	bl	801c3a0 <__b2d>
 801c4fe:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801c502:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801c506:	1ad2      	subs	r2, r2, r3
 801c508:	e9dd 3100 	ldrd	r3, r1, [sp]
 801c50c:	1a5b      	subs	r3, r3, r1
 801c50e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801c512:	ec57 6b10 	vmov	r6, r7, d0
 801c516:	2b00      	cmp	r3, #0
 801c518:	bfd6      	itet	le
 801c51a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801c51e:	462a      	movgt	r2, r5
 801c520:	463a      	movle	r2, r7
 801c522:	46ab      	mov	fp, r5
 801c524:	46a2      	mov	sl, r4
 801c526:	bfce      	itee	gt
 801c528:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801c52c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801c530:	ee00 3a90 	vmovle	s1, r3
 801c534:	ec4b ab17 	vmov	d7, sl, fp
 801c538:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801c53c:	b003      	add	sp, #12
 801c53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c542 <__copybits>:
 801c542:	3901      	subs	r1, #1
 801c544:	b570      	push	{r4, r5, r6, lr}
 801c546:	1149      	asrs	r1, r1, #5
 801c548:	6914      	ldr	r4, [r2, #16]
 801c54a:	3101      	adds	r1, #1
 801c54c:	f102 0314 	add.w	r3, r2, #20
 801c550:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801c554:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801c558:	1f05      	subs	r5, r0, #4
 801c55a:	42a3      	cmp	r3, r4
 801c55c:	d30c      	bcc.n	801c578 <__copybits+0x36>
 801c55e:	1aa3      	subs	r3, r4, r2
 801c560:	3b11      	subs	r3, #17
 801c562:	f023 0303 	bic.w	r3, r3, #3
 801c566:	3211      	adds	r2, #17
 801c568:	42a2      	cmp	r2, r4
 801c56a:	bf88      	it	hi
 801c56c:	2300      	movhi	r3, #0
 801c56e:	4418      	add	r0, r3
 801c570:	2300      	movs	r3, #0
 801c572:	4288      	cmp	r0, r1
 801c574:	d305      	bcc.n	801c582 <__copybits+0x40>
 801c576:	bd70      	pop	{r4, r5, r6, pc}
 801c578:	f853 6b04 	ldr.w	r6, [r3], #4
 801c57c:	f845 6f04 	str.w	r6, [r5, #4]!
 801c580:	e7eb      	b.n	801c55a <__copybits+0x18>
 801c582:	f840 3b04 	str.w	r3, [r0], #4
 801c586:	e7f4      	b.n	801c572 <__copybits+0x30>

0801c588 <__any_on>:
 801c588:	f100 0214 	add.w	r2, r0, #20
 801c58c:	6900      	ldr	r0, [r0, #16]
 801c58e:	114b      	asrs	r3, r1, #5
 801c590:	4298      	cmp	r0, r3
 801c592:	b510      	push	{r4, lr}
 801c594:	db11      	blt.n	801c5ba <__any_on+0x32>
 801c596:	dd0a      	ble.n	801c5ae <__any_on+0x26>
 801c598:	f011 011f 	ands.w	r1, r1, #31
 801c59c:	d007      	beq.n	801c5ae <__any_on+0x26>
 801c59e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801c5a2:	fa24 f001 	lsr.w	r0, r4, r1
 801c5a6:	fa00 f101 	lsl.w	r1, r0, r1
 801c5aa:	428c      	cmp	r4, r1
 801c5ac:	d10b      	bne.n	801c5c6 <__any_on+0x3e>
 801c5ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c5b2:	4293      	cmp	r3, r2
 801c5b4:	d803      	bhi.n	801c5be <__any_on+0x36>
 801c5b6:	2000      	movs	r0, #0
 801c5b8:	bd10      	pop	{r4, pc}
 801c5ba:	4603      	mov	r3, r0
 801c5bc:	e7f7      	b.n	801c5ae <__any_on+0x26>
 801c5be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c5c2:	2900      	cmp	r1, #0
 801c5c4:	d0f5      	beq.n	801c5b2 <__any_on+0x2a>
 801c5c6:	2001      	movs	r0, #1
 801c5c8:	e7f6      	b.n	801c5b8 <__any_on+0x30>

0801c5ca <sulp>:
 801c5ca:	b570      	push	{r4, r5, r6, lr}
 801c5cc:	4604      	mov	r4, r0
 801c5ce:	460d      	mov	r5, r1
 801c5d0:	4616      	mov	r6, r2
 801c5d2:	ec45 4b10 	vmov	d0, r4, r5
 801c5d6:	f7ff febd 	bl	801c354 <__ulp>
 801c5da:	b17e      	cbz	r6, 801c5fc <sulp+0x32>
 801c5dc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801c5e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801c5e4:	2b00      	cmp	r3, #0
 801c5e6:	dd09      	ble.n	801c5fc <sulp+0x32>
 801c5e8:	051b      	lsls	r3, r3, #20
 801c5ea:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801c5ee:	2000      	movs	r0, #0
 801c5f0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801c5f4:	ec41 0b17 	vmov	d7, r0, r1
 801c5f8:	ee20 0b07 	vmul.f64	d0, d0, d7
 801c5fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0801c600 <_strtod_l>:
 801c600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c604:	ed2d 8b0a 	vpush	{d8-d12}
 801c608:	b097      	sub	sp, #92	@ 0x5c
 801c60a:	4688      	mov	r8, r1
 801c60c:	920e      	str	r2, [sp, #56]	@ 0x38
 801c60e:	2200      	movs	r2, #0
 801c610:	9212      	str	r2, [sp, #72]	@ 0x48
 801c612:	9005      	str	r0, [sp, #20]
 801c614:	f04f 0a00 	mov.w	sl, #0
 801c618:	f04f 0b00 	mov.w	fp, #0
 801c61c:	460a      	mov	r2, r1
 801c61e:	9211      	str	r2, [sp, #68]	@ 0x44
 801c620:	7811      	ldrb	r1, [r2, #0]
 801c622:	292b      	cmp	r1, #43	@ 0x2b
 801c624:	d04c      	beq.n	801c6c0 <_strtod_l+0xc0>
 801c626:	d839      	bhi.n	801c69c <_strtod_l+0x9c>
 801c628:	290d      	cmp	r1, #13
 801c62a:	d833      	bhi.n	801c694 <_strtod_l+0x94>
 801c62c:	2908      	cmp	r1, #8
 801c62e:	d833      	bhi.n	801c698 <_strtod_l+0x98>
 801c630:	2900      	cmp	r1, #0
 801c632:	d03c      	beq.n	801c6ae <_strtod_l+0xae>
 801c634:	2200      	movs	r2, #0
 801c636:	9208      	str	r2, [sp, #32]
 801c638:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801c63a:	782a      	ldrb	r2, [r5, #0]
 801c63c:	2a30      	cmp	r2, #48	@ 0x30
 801c63e:	f040 80b7 	bne.w	801c7b0 <_strtod_l+0x1b0>
 801c642:	786a      	ldrb	r2, [r5, #1]
 801c644:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801c648:	2a58      	cmp	r2, #88	@ 0x58
 801c64a:	d170      	bne.n	801c72e <_strtod_l+0x12e>
 801c64c:	9302      	str	r3, [sp, #8]
 801c64e:	9b08      	ldr	r3, [sp, #32]
 801c650:	9301      	str	r3, [sp, #4]
 801c652:	ab12      	add	r3, sp, #72	@ 0x48
 801c654:	9300      	str	r3, [sp, #0]
 801c656:	4a90      	ldr	r2, [pc, #576]	@ (801c898 <_strtod_l+0x298>)
 801c658:	9805      	ldr	r0, [sp, #20]
 801c65a:	ab13      	add	r3, sp, #76	@ 0x4c
 801c65c:	a911      	add	r1, sp, #68	@ 0x44
 801c65e:	f001 fda9 	bl	801e1b4 <__gethex>
 801c662:	f010 060f 	ands.w	r6, r0, #15
 801c666:	4604      	mov	r4, r0
 801c668:	d005      	beq.n	801c676 <_strtod_l+0x76>
 801c66a:	2e06      	cmp	r6, #6
 801c66c:	d12a      	bne.n	801c6c4 <_strtod_l+0xc4>
 801c66e:	3501      	adds	r5, #1
 801c670:	2300      	movs	r3, #0
 801c672:	9511      	str	r5, [sp, #68]	@ 0x44
 801c674:	9308      	str	r3, [sp, #32]
 801c676:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c678:	2b00      	cmp	r3, #0
 801c67a:	f040 8537 	bne.w	801d0ec <_strtod_l+0xaec>
 801c67e:	9b08      	ldr	r3, [sp, #32]
 801c680:	ec4b ab10 	vmov	d0, sl, fp
 801c684:	b1cb      	cbz	r3, 801c6ba <_strtod_l+0xba>
 801c686:	eeb1 0b40 	vneg.f64	d0, d0
 801c68a:	b017      	add	sp, #92	@ 0x5c
 801c68c:	ecbd 8b0a 	vpop	{d8-d12}
 801c690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c694:	2920      	cmp	r1, #32
 801c696:	d1cd      	bne.n	801c634 <_strtod_l+0x34>
 801c698:	3201      	adds	r2, #1
 801c69a:	e7c0      	b.n	801c61e <_strtod_l+0x1e>
 801c69c:	292d      	cmp	r1, #45	@ 0x2d
 801c69e:	d1c9      	bne.n	801c634 <_strtod_l+0x34>
 801c6a0:	2101      	movs	r1, #1
 801c6a2:	9108      	str	r1, [sp, #32]
 801c6a4:	1c51      	adds	r1, r2, #1
 801c6a6:	9111      	str	r1, [sp, #68]	@ 0x44
 801c6a8:	7852      	ldrb	r2, [r2, #1]
 801c6aa:	2a00      	cmp	r2, #0
 801c6ac:	d1c4      	bne.n	801c638 <_strtod_l+0x38>
 801c6ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c6b0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801c6b4:	2b00      	cmp	r3, #0
 801c6b6:	f040 8517 	bne.w	801d0e8 <_strtod_l+0xae8>
 801c6ba:	ec4b ab10 	vmov	d0, sl, fp
 801c6be:	e7e4      	b.n	801c68a <_strtod_l+0x8a>
 801c6c0:	2100      	movs	r1, #0
 801c6c2:	e7ee      	b.n	801c6a2 <_strtod_l+0xa2>
 801c6c4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801c6c6:	b13a      	cbz	r2, 801c6d8 <_strtod_l+0xd8>
 801c6c8:	2135      	movs	r1, #53	@ 0x35
 801c6ca:	a814      	add	r0, sp, #80	@ 0x50
 801c6cc:	f7ff ff39 	bl	801c542 <__copybits>
 801c6d0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801c6d2:	9805      	ldr	r0, [sp, #20]
 801c6d4:	f7ff fb12 	bl	801bcfc <_Bfree>
 801c6d8:	1e73      	subs	r3, r6, #1
 801c6da:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801c6dc:	2b04      	cmp	r3, #4
 801c6de:	d806      	bhi.n	801c6ee <_strtod_l+0xee>
 801c6e0:	e8df f003 	tbb	[pc, r3]
 801c6e4:	201d0314 	.word	0x201d0314
 801c6e8:	14          	.byte	0x14
 801c6e9:	00          	.byte	0x00
 801c6ea:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801c6ee:	05e3      	lsls	r3, r4, #23
 801c6f0:	bf48      	it	mi
 801c6f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801c6f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801c6fa:	0d1b      	lsrs	r3, r3, #20
 801c6fc:	051b      	lsls	r3, r3, #20
 801c6fe:	2b00      	cmp	r3, #0
 801c700:	d1b9      	bne.n	801c676 <_strtod_l+0x76>
 801c702:	f7fe fb91 	bl	801ae28 <__errno>
 801c706:	2322      	movs	r3, #34	@ 0x22
 801c708:	6003      	str	r3, [r0, #0]
 801c70a:	e7b4      	b.n	801c676 <_strtod_l+0x76>
 801c70c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801c710:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801c714:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801c718:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801c71c:	e7e7      	b.n	801c6ee <_strtod_l+0xee>
 801c71e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801c8a0 <_strtod_l+0x2a0>
 801c722:	e7e4      	b.n	801c6ee <_strtod_l+0xee>
 801c724:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801c728:	f04f 3aff 	mov.w	sl, #4294967295
 801c72c:	e7df      	b.n	801c6ee <_strtod_l+0xee>
 801c72e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c730:	1c5a      	adds	r2, r3, #1
 801c732:	9211      	str	r2, [sp, #68]	@ 0x44
 801c734:	785b      	ldrb	r3, [r3, #1]
 801c736:	2b30      	cmp	r3, #48	@ 0x30
 801c738:	d0f9      	beq.n	801c72e <_strtod_l+0x12e>
 801c73a:	2b00      	cmp	r3, #0
 801c73c:	d09b      	beq.n	801c676 <_strtod_l+0x76>
 801c73e:	2301      	movs	r3, #1
 801c740:	9307      	str	r3, [sp, #28]
 801c742:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c744:	930a      	str	r3, [sp, #40]	@ 0x28
 801c746:	2300      	movs	r3, #0
 801c748:	9306      	str	r3, [sp, #24]
 801c74a:	4699      	mov	r9, r3
 801c74c:	461d      	mov	r5, r3
 801c74e:	220a      	movs	r2, #10
 801c750:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801c752:	7804      	ldrb	r4, [r0, #0]
 801c754:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801c758:	b2d9      	uxtb	r1, r3
 801c75a:	2909      	cmp	r1, #9
 801c75c:	d92a      	bls.n	801c7b4 <_strtod_l+0x1b4>
 801c75e:	494f      	ldr	r1, [pc, #316]	@ (801c89c <_strtod_l+0x29c>)
 801c760:	2201      	movs	r2, #1
 801c762:	f001 fc40 	bl	801dfe6 <strncmp>
 801c766:	b398      	cbz	r0, 801c7d0 <_strtod_l+0x1d0>
 801c768:	2000      	movs	r0, #0
 801c76a:	4622      	mov	r2, r4
 801c76c:	462b      	mov	r3, r5
 801c76e:	4607      	mov	r7, r0
 801c770:	4601      	mov	r1, r0
 801c772:	2a65      	cmp	r2, #101	@ 0x65
 801c774:	d001      	beq.n	801c77a <_strtod_l+0x17a>
 801c776:	2a45      	cmp	r2, #69	@ 0x45
 801c778:	d118      	bne.n	801c7ac <_strtod_l+0x1ac>
 801c77a:	b91b      	cbnz	r3, 801c784 <_strtod_l+0x184>
 801c77c:	9b07      	ldr	r3, [sp, #28]
 801c77e:	4303      	orrs	r3, r0
 801c780:	d095      	beq.n	801c6ae <_strtod_l+0xae>
 801c782:	2300      	movs	r3, #0
 801c784:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801c788:	f108 0201 	add.w	r2, r8, #1
 801c78c:	9211      	str	r2, [sp, #68]	@ 0x44
 801c78e:	f898 2001 	ldrb.w	r2, [r8, #1]
 801c792:	2a2b      	cmp	r2, #43	@ 0x2b
 801c794:	d074      	beq.n	801c880 <_strtod_l+0x280>
 801c796:	2a2d      	cmp	r2, #45	@ 0x2d
 801c798:	d07a      	beq.n	801c890 <_strtod_l+0x290>
 801c79a:	f04f 0e00 	mov.w	lr, #0
 801c79e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801c7a2:	2c09      	cmp	r4, #9
 801c7a4:	f240 8082 	bls.w	801c8ac <_strtod_l+0x2ac>
 801c7a8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801c7ac:	2400      	movs	r4, #0
 801c7ae:	e09d      	b.n	801c8ec <_strtod_l+0x2ec>
 801c7b0:	2300      	movs	r3, #0
 801c7b2:	e7c5      	b.n	801c740 <_strtod_l+0x140>
 801c7b4:	2d08      	cmp	r5, #8
 801c7b6:	bfc8      	it	gt
 801c7b8:	9906      	ldrgt	r1, [sp, #24]
 801c7ba:	f100 0001 	add.w	r0, r0, #1
 801c7be:	bfca      	itet	gt
 801c7c0:	fb02 3301 	mlagt	r3, r2, r1, r3
 801c7c4:	fb02 3909 	mlale	r9, r2, r9, r3
 801c7c8:	9306      	strgt	r3, [sp, #24]
 801c7ca:	3501      	adds	r5, #1
 801c7cc:	9011      	str	r0, [sp, #68]	@ 0x44
 801c7ce:	e7bf      	b.n	801c750 <_strtod_l+0x150>
 801c7d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c7d2:	1c5a      	adds	r2, r3, #1
 801c7d4:	9211      	str	r2, [sp, #68]	@ 0x44
 801c7d6:	785a      	ldrb	r2, [r3, #1]
 801c7d8:	b3bd      	cbz	r5, 801c84a <_strtod_l+0x24a>
 801c7da:	4607      	mov	r7, r0
 801c7dc:	462b      	mov	r3, r5
 801c7de:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801c7e2:	2909      	cmp	r1, #9
 801c7e4:	d912      	bls.n	801c80c <_strtod_l+0x20c>
 801c7e6:	2101      	movs	r1, #1
 801c7e8:	e7c3      	b.n	801c772 <_strtod_l+0x172>
 801c7ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c7ec:	1c5a      	adds	r2, r3, #1
 801c7ee:	9211      	str	r2, [sp, #68]	@ 0x44
 801c7f0:	785a      	ldrb	r2, [r3, #1]
 801c7f2:	3001      	adds	r0, #1
 801c7f4:	2a30      	cmp	r2, #48	@ 0x30
 801c7f6:	d0f8      	beq.n	801c7ea <_strtod_l+0x1ea>
 801c7f8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801c7fc:	2b08      	cmp	r3, #8
 801c7fe:	f200 847a 	bhi.w	801d0f6 <_strtod_l+0xaf6>
 801c802:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c804:	930a      	str	r3, [sp, #40]	@ 0x28
 801c806:	4607      	mov	r7, r0
 801c808:	2000      	movs	r0, #0
 801c80a:	4603      	mov	r3, r0
 801c80c:	3a30      	subs	r2, #48	@ 0x30
 801c80e:	f100 0101 	add.w	r1, r0, #1
 801c812:	d014      	beq.n	801c83e <_strtod_l+0x23e>
 801c814:	440f      	add	r7, r1
 801c816:	469c      	mov	ip, r3
 801c818:	f04f 0e0a 	mov.w	lr, #10
 801c81c:	f10c 0401 	add.w	r4, ip, #1
 801c820:	1ae6      	subs	r6, r4, r3
 801c822:	42b1      	cmp	r1, r6
 801c824:	dc13      	bgt.n	801c84e <_strtod_l+0x24e>
 801c826:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801c82a:	1819      	adds	r1, r3, r0
 801c82c:	2908      	cmp	r1, #8
 801c82e:	f103 0301 	add.w	r3, r3, #1
 801c832:	4403      	add	r3, r0
 801c834:	dc19      	bgt.n	801c86a <_strtod_l+0x26a>
 801c836:	210a      	movs	r1, #10
 801c838:	fb01 2909 	mla	r9, r1, r9, r2
 801c83c:	2100      	movs	r1, #0
 801c83e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c840:	1c50      	adds	r0, r2, #1
 801c842:	9011      	str	r0, [sp, #68]	@ 0x44
 801c844:	7852      	ldrb	r2, [r2, #1]
 801c846:	4608      	mov	r0, r1
 801c848:	e7c9      	b.n	801c7de <_strtod_l+0x1de>
 801c84a:	4628      	mov	r0, r5
 801c84c:	e7d2      	b.n	801c7f4 <_strtod_l+0x1f4>
 801c84e:	f1bc 0f08 	cmp.w	ip, #8
 801c852:	dc03      	bgt.n	801c85c <_strtod_l+0x25c>
 801c854:	fb0e f909 	mul.w	r9, lr, r9
 801c858:	46a4      	mov	ip, r4
 801c85a:	e7df      	b.n	801c81c <_strtod_l+0x21c>
 801c85c:	2c10      	cmp	r4, #16
 801c85e:	bfde      	ittt	le
 801c860:	9e06      	ldrle	r6, [sp, #24]
 801c862:	fb0e f606 	mulle.w	r6, lr, r6
 801c866:	9606      	strle	r6, [sp, #24]
 801c868:	e7f6      	b.n	801c858 <_strtod_l+0x258>
 801c86a:	290f      	cmp	r1, #15
 801c86c:	bfdf      	itttt	le
 801c86e:	9806      	ldrle	r0, [sp, #24]
 801c870:	210a      	movle	r1, #10
 801c872:	fb01 2200 	mlale	r2, r1, r0, r2
 801c876:	9206      	strle	r2, [sp, #24]
 801c878:	e7e0      	b.n	801c83c <_strtod_l+0x23c>
 801c87a:	2700      	movs	r7, #0
 801c87c:	2101      	movs	r1, #1
 801c87e:	e77d      	b.n	801c77c <_strtod_l+0x17c>
 801c880:	f04f 0e00 	mov.w	lr, #0
 801c884:	f108 0202 	add.w	r2, r8, #2
 801c888:	9211      	str	r2, [sp, #68]	@ 0x44
 801c88a:	f898 2002 	ldrb.w	r2, [r8, #2]
 801c88e:	e786      	b.n	801c79e <_strtod_l+0x19e>
 801c890:	f04f 0e01 	mov.w	lr, #1
 801c894:	e7f6      	b.n	801c884 <_strtod_l+0x284>
 801c896:	bf00      	nop
 801c898:	0801f80c 	.word	0x0801f80c
 801c89c:	0801f626 	.word	0x0801f626
 801c8a0:	7ff00000 	.word	0x7ff00000
 801c8a4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c8a6:	1c54      	adds	r4, r2, #1
 801c8a8:	9411      	str	r4, [sp, #68]	@ 0x44
 801c8aa:	7852      	ldrb	r2, [r2, #1]
 801c8ac:	2a30      	cmp	r2, #48	@ 0x30
 801c8ae:	d0f9      	beq.n	801c8a4 <_strtod_l+0x2a4>
 801c8b0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801c8b4:	2c08      	cmp	r4, #8
 801c8b6:	f63f af79 	bhi.w	801c7ac <_strtod_l+0x1ac>
 801c8ba:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801c8be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c8c0:	9209      	str	r2, [sp, #36]	@ 0x24
 801c8c2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c8c4:	1c54      	adds	r4, r2, #1
 801c8c6:	9411      	str	r4, [sp, #68]	@ 0x44
 801c8c8:	7852      	ldrb	r2, [r2, #1]
 801c8ca:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801c8ce:	2e09      	cmp	r6, #9
 801c8d0:	d937      	bls.n	801c942 <_strtod_l+0x342>
 801c8d2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801c8d4:	1ba4      	subs	r4, r4, r6
 801c8d6:	2c08      	cmp	r4, #8
 801c8d8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801c8dc:	dc02      	bgt.n	801c8e4 <_strtod_l+0x2e4>
 801c8de:	4564      	cmp	r4, ip
 801c8e0:	bfa8      	it	ge
 801c8e2:	4664      	movge	r4, ip
 801c8e4:	f1be 0f00 	cmp.w	lr, #0
 801c8e8:	d000      	beq.n	801c8ec <_strtod_l+0x2ec>
 801c8ea:	4264      	negs	r4, r4
 801c8ec:	2b00      	cmp	r3, #0
 801c8ee:	d14d      	bne.n	801c98c <_strtod_l+0x38c>
 801c8f0:	9b07      	ldr	r3, [sp, #28]
 801c8f2:	4318      	orrs	r0, r3
 801c8f4:	f47f aebf 	bne.w	801c676 <_strtod_l+0x76>
 801c8f8:	2900      	cmp	r1, #0
 801c8fa:	f47f aed8 	bne.w	801c6ae <_strtod_l+0xae>
 801c8fe:	2a69      	cmp	r2, #105	@ 0x69
 801c900:	d027      	beq.n	801c952 <_strtod_l+0x352>
 801c902:	dc24      	bgt.n	801c94e <_strtod_l+0x34e>
 801c904:	2a49      	cmp	r2, #73	@ 0x49
 801c906:	d024      	beq.n	801c952 <_strtod_l+0x352>
 801c908:	2a4e      	cmp	r2, #78	@ 0x4e
 801c90a:	f47f aed0 	bne.w	801c6ae <_strtod_l+0xae>
 801c90e:	4997      	ldr	r1, [pc, #604]	@ (801cb6c <_strtod_l+0x56c>)
 801c910:	a811      	add	r0, sp, #68	@ 0x44
 801c912:	f001 fe71 	bl	801e5f8 <__match>
 801c916:	2800      	cmp	r0, #0
 801c918:	f43f aec9 	beq.w	801c6ae <_strtod_l+0xae>
 801c91c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c91e:	781b      	ldrb	r3, [r3, #0]
 801c920:	2b28      	cmp	r3, #40	@ 0x28
 801c922:	d12d      	bne.n	801c980 <_strtod_l+0x380>
 801c924:	4992      	ldr	r1, [pc, #584]	@ (801cb70 <_strtod_l+0x570>)
 801c926:	aa14      	add	r2, sp, #80	@ 0x50
 801c928:	a811      	add	r0, sp, #68	@ 0x44
 801c92a:	f001 fe79 	bl	801e620 <__hexnan>
 801c92e:	2805      	cmp	r0, #5
 801c930:	d126      	bne.n	801c980 <_strtod_l+0x380>
 801c932:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801c934:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801c938:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801c93c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801c940:	e699      	b.n	801c676 <_strtod_l+0x76>
 801c942:	240a      	movs	r4, #10
 801c944:	fb04 2c0c 	mla	ip, r4, ip, r2
 801c948:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801c94c:	e7b9      	b.n	801c8c2 <_strtod_l+0x2c2>
 801c94e:	2a6e      	cmp	r2, #110	@ 0x6e
 801c950:	e7db      	b.n	801c90a <_strtod_l+0x30a>
 801c952:	4988      	ldr	r1, [pc, #544]	@ (801cb74 <_strtod_l+0x574>)
 801c954:	a811      	add	r0, sp, #68	@ 0x44
 801c956:	f001 fe4f 	bl	801e5f8 <__match>
 801c95a:	2800      	cmp	r0, #0
 801c95c:	f43f aea7 	beq.w	801c6ae <_strtod_l+0xae>
 801c960:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c962:	4985      	ldr	r1, [pc, #532]	@ (801cb78 <_strtod_l+0x578>)
 801c964:	3b01      	subs	r3, #1
 801c966:	a811      	add	r0, sp, #68	@ 0x44
 801c968:	9311      	str	r3, [sp, #68]	@ 0x44
 801c96a:	f001 fe45 	bl	801e5f8 <__match>
 801c96e:	b910      	cbnz	r0, 801c976 <_strtod_l+0x376>
 801c970:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c972:	3301      	adds	r3, #1
 801c974:	9311      	str	r3, [sp, #68]	@ 0x44
 801c976:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801cb8c <_strtod_l+0x58c>
 801c97a:	f04f 0a00 	mov.w	sl, #0
 801c97e:	e67a      	b.n	801c676 <_strtod_l+0x76>
 801c980:	487e      	ldr	r0, [pc, #504]	@ (801cb7c <_strtod_l+0x57c>)
 801c982:	f001 fb75 	bl	801e070 <nan>
 801c986:	ec5b ab10 	vmov	sl, fp, d0
 801c98a:	e674      	b.n	801c676 <_strtod_l+0x76>
 801c98c:	ee07 9a90 	vmov	s15, r9
 801c990:	1be2      	subs	r2, r4, r7
 801c992:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c996:	2d00      	cmp	r5, #0
 801c998:	bf08      	it	eq
 801c99a:	461d      	moveq	r5, r3
 801c99c:	2b10      	cmp	r3, #16
 801c99e:	9209      	str	r2, [sp, #36]	@ 0x24
 801c9a0:	461a      	mov	r2, r3
 801c9a2:	bfa8      	it	ge
 801c9a4:	2210      	movge	r2, #16
 801c9a6:	2b09      	cmp	r3, #9
 801c9a8:	ec5b ab17 	vmov	sl, fp, d7
 801c9ac:	dc15      	bgt.n	801c9da <_strtod_l+0x3da>
 801c9ae:	1be1      	subs	r1, r4, r7
 801c9b0:	2900      	cmp	r1, #0
 801c9b2:	f43f ae60 	beq.w	801c676 <_strtod_l+0x76>
 801c9b6:	eba4 0107 	sub.w	r1, r4, r7
 801c9ba:	dd72      	ble.n	801caa2 <_strtod_l+0x4a2>
 801c9bc:	2916      	cmp	r1, #22
 801c9be:	dc59      	bgt.n	801ca74 <_strtod_l+0x474>
 801c9c0:	4b6f      	ldr	r3, [pc, #444]	@ (801cb80 <_strtod_l+0x580>)
 801c9c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c9c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801c9c8:	ed93 7b00 	vldr	d7, [r3]
 801c9cc:	ec4b ab16 	vmov	d6, sl, fp
 801c9d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c9d4:	ec5b ab17 	vmov	sl, fp, d7
 801c9d8:	e64d      	b.n	801c676 <_strtod_l+0x76>
 801c9da:	4969      	ldr	r1, [pc, #420]	@ (801cb80 <_strtod_l+0x580>)
 801c9dc:	eddd 6a06 	vldr	s13, [sp, #24]
 801c9e0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801c9e4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801c9e8:	2b0f      	cmp	r3, #15
 801c9ea:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801c9ee:	eea7 6b05 	vfma.f64	d6, d7, d5
 801c9f2:	ec5b ab16 	vmov	sl, fp, d6
 801c9f6:	ddda      	ble.n	801c9ae <_strtod_l+0x3ae>
 801c9f8:	1a9a      	subs	r2, r3, r2
 801c9fa:	1be1      	subs	r1, r4, r7
 801c9fc:	440a      	add	r2, r1
 801c9fe:	2a00      	cmp	r2, #0
 801ca00:	f340 8094 	ble.w	801cb2c <_strtod_l+0x52c>
 801ca04:	f012 000f 	ands.w	r0, r2, #15
 801ca08:	d00a      	beq.n	801ca20 <_strtod_l+0x420>
 801ca0a:	495d      	ldr	r1, [pc, #372]	@ (801cb80 <_strtod_l+0x580>)
 801ca0c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801ca10:	ed91 7b00 	vldr	d7, [r1]
 801ca14:	ec4b ab16 	vmov	d6, sl, fp
 801ca18:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ca1c:	ec5b ab17 	vmov	sl, fp, d7
 801ca20:	f032 020f 	bics.w	r2, r2, #15
 801ca24:	d073      	beq.n	801cb0e <_strtod_l+0x50e>
 801ca26:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801ca2a:	dd47      	ble.n	801cabc <_strtod_l+0x4bc>
 801ca2c:	2400      	movs	r4, #0
 801ca2e:	4625      	mov	r5, r4
 801ca30:	9407      	str	r4, [sp, #28]
 801ca32:	4626      	mov	r6, r4
 801ca34:	9a05      	ldr	r2, [sp, #20]
 801ca36:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801cb8c <_strtod_l+0x58c>
 801ca3a:	2322      	movs	r3, #34	@ 0x22
 801ca3c:	6013      	str	r3, [r2, #0]
 801ca3e:	f04f 0a00 	mov.w	sl, #0
 801ca42:	9b07      	ldr	r3, [sp, #28]
 801ca44:	2b00      	cmp	r3, #0
 801ca46:	f43f ae16 	beq.w	801c676 <_strtod_l+0x76>
 801ca4a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801ca4c:	9805      	ldr	r0, [sp, #20]
 801ca4e:	f7ff f955 	bl	801bcfc <_Bfree>
 801ca52:	9805      	ldr	r0, [sp, #20]
 801ca54:	4631      	mov	r1, r6
 801ca56:	f7ff f951 	bl	801bcfc <_Bfree>
 801ca5a:	9805      	ldr	r0, [sp, #20]
 801ca5c:	4629      	mov	r1, r5
 801ca5e:	f7ff f94d 	bl	801bcfc <_Bfree>
 801ca62:	9907      	ldr	r1, [sp, #28]
 801ca64:	9805      	ldr	r0, [sp, #20]
 801ca66:	f7ff f949 	bl	801bcfc <_Bfree>
 801ca6a:	9805      	ldr	r0, [sp, #20]
 801ca6c:	4621      	mov	r1, r4
 801ca6e:	f7ff f945 	bl	801bcfc <_Bfree>
 801ca72:	e600      	b.n	801c676 <_strtod_l+0x76>
 801ca74:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801ca78:	1be0      	subs	r0, r4, r7
 801ca7a:	4281      	cmp	r1, r0
 801ca7c:	dbbc      	blt.n	801c9f8 <_strtod_l+0x3f8>
 801ca7e:	4a40      	ldr	r2, [pc, #256]	@ (801cb80 <_strtod_l+0x580>)
 801ca80:	f1c3 030f 	rsb	r3, r3, #15
 801ca84:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801ca88:	ed91 7b00 	vldr	d7, [r1]
 801ca8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801ca8e:	ec4b ab16 	vmov	d6, sl, fp
 801ca92:	1acb      	subs	r3, r1, r3
 801ca94:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801ca98:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ca9c:	ed92 6b00 	vldr	d6, [r2]
 801caa0:	e796      	b.n	801c9d0 <_strtod_l+0x3d0>
 801caa2:	3116      	adds	r1, #22
 801caa4:	dba8      	blt.n	801c9f8 <_strtod_l+0x3f8>
 801caa6:	4b36      	ldr	r3, [pc, #216]	@ (801cb80 <_strtod_l+0x580>)
 801caa8:	1b3c      	subs	r4, r7, r4
 801caaa:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801caae:	ed94 7b00 	vldr	d7, [r4]
 801cab2:	ec4b ab16 	vmov	d6, sl, fp
 801cab6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801caba:	e78b      	b.n	801c9d4 <_strtod_l+0x3d4>
 801cabc:	2000      	movs	r0, #0
 801cabe:	ec4b ab17 	vmov	d7, sl, fp
 801cac2:	4e30      	ldr	r6, [pc, #192]	@ (801cb84 <_strtod_l+0x584>)
 801cac4:	1112      	asrs	r2, r2, #4
 801cac6:	4601      	mov	r1, r0
 801cac8:	2a01      	cmp	r2, #1
 801caca:	dc23      	bgt.n	801cb14 <_strtod_l+0x514>
 801cacc:	b108      	cbz	r0, 801cad2 <_strtod_l+0x4d2>
 801cace:	ec5b ab17 	vmov	sl, fp, d7
 801cad2:	4a2c      	ldr	r2, [pc, #176]	@ (801cb84 <_strtod_l+0x584>)
 801cad4:	482c      	ldr	r0, [pc, #176]	@ (801cb88 <_strtod_l+0x588>)
 801cad6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801cada:	ed92 7b00 	vldr	d7, [r2]
 801cade:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801cae2:	ec4b ab16 	vmov	d6, sl, fp
 801cae6:	4a29      	ldr	r2, [pc, #164]	@ (801cb8c <_strtod_l+0x58c>)
 801cae8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801caec:	ee17 1a90 	vmov	r1, s15
 801caf0:	400a      	ands	r2, r1
 801caf2:	4282      	cmp	r2, r0
 801caf4:	ec5b ab17 	vmov	sl, fp, d7
 801caf8:	d898      	bhi.n	801ca2c <_strtod_l+0x42c>
 801cafa:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801cafe:	4282      	cmp	r2, r0
 801cb00:	bf86      	itte	hi
 801cb02:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801cb90 <_strtod_l+0x590>
 801cb06:	f04f 3aff 	movhi.w	sl, #4294967295
 801cb0a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801cb0e:	2200      	movs	r2, #0
 801cb10:	9206      	str	r2, [sp, #24]
 801cb12:	e076      	b.n	801cc02 <_strtod_l+0x602>
 801cb14:	f012 0f01 	tst.w	r2, #1
 801cb18:	d004      	beq.n	801cb24 <_strtod_l+0x524>
 801cb1a:	ed96 6b00 	vldr	d6, [r6]
 801cb1e:	2001      	movs	r0, #1
 801cb20:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cb24:	3101      	adds	r1, #1
 801cb26:	1052      	asrs	r2, r2, #1
 801cb28:	3608      	adds	r6, #8
 801cb2a:	e7cd      	b.n	801cac8 <_strtod_l+0x4c8>
 801cb2c:	d0ef      	beq.n	801cb0e <_strtod_l+0x50e>
 801cb2e:	4252      	negs	r2, r2
 801cb30:	f012 000f 	ands.w	r0, r2, #15
 801cb34:	d00a      	beq.n	801cb4c <_strtod_l+0x54c>
 801cb36:	4912      	ldr	r1, [pc, #72]	@ (801cb80 <_strtod_l+0x580>)
 801cb38:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801cb3c:	ed91 7b00 	vldr	d7, [r1]
 801cb40:	ec4b ab16 	vmov	d6, sl, fp
 801cb44:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801cb48:	ec5b ab17 	vmov	sl, fp, d7
 801cb4c:	1112      	asrs	r2, r2, #4
 801cb4e:	d0de      	beq.n	801cb0e <_strtod_l+0x50e>
 801cb50:	2a1f      	cmp	r2, #31
 801cb52:	dd1f      	ble.n	801cb94 <_strtod_l+0x594>
 801cb54:	2400      	movs	r4, #0
 801cb56:	4625      	mov	r5, r4
 801cb58:	9407      	str	r4, [sp, #28]
 801cb5a:	4626      	mov	r6, r4
 801cb5c:	9a05      	ldr	r2, [sp, #20]
 801cb5e:	2322      	movs	r3, #34	@ 0x22
 801cb60:	f04f 0a00 	mov.w	sl, #0
 801cb64:	f04f 0b00 	mov.w	fp, #0
 801cb68:	6013      	str	r3, [r2, #0]
 801cb6a:	e76a      	b.n	801ca42 <_strtod_l+0x442>
 801cb6c:	0801f516 	.word	0x0801f516
 801cb70:	0801f7f8 	.word	0x0801f7f8
 801cb74:	0801f50e 	.word	0x0801f50e
 801cb78:	0801f543 	.word	0x0801f543
 801cb7c:	0801f697 	.word	0x0801f697
 801cb80:	0801f730 	.word	0x0801f730
 801cb84:	0801f708 	.word	0x0801f708
 801cb88:	7ca00000 	.word	0x7ca00000
 801cb8c:	7ff00000 	.word	0x7ff00000
 801cb90:	7fefffff 	.word	0x7fefffff
 801cb94:	f012 0110 	ands.w	r1, r2, #16
 801cb98:	bf18      	it	ne
 801cb9a:	216a      	movne	r1, #106	@ 0x6a
 801cb9c:	9106      	str	r1, [sp, #24]
 801cb9e:	ec4b ab17 	vmov	d7, sl, fp
 801cba2:	49af      	ldr	r1, [pc, #700]	@ (801ce60 <_strtod_l+0x860>)
 801cba4:	2000      	movs	r0, #0
 801cba6:	07d6      	lsls	r6, r2, #31
 801cba8:	d504      	bpl.n	801cbb4 <_strtod_l+0x5b4>
 801cbaa:	ed91 6b00 	vldr	d6, [r1]
 801cbae:	2001      	movs	r0, #1
 801cbb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cbb4:	1052      	asrs	r2, r2, #1
 801cbb6:	f101 0108 	add.w	r1, r1, #8
 801cbba:	d1f4      	bne.n	801cba6 <_strtod_l+0x5a6>
 801cbbc:	b108      	cbz	r0, 801cbc2 <_strtod_l+0x5c2>
 801cbbe:	ec5b ab17 	vmov	sl, fp, d7
 801cbc2:	9a06      	ldr	r2, [sp, #24]
 801cbc4:	b1b2      	cbz	r2, 801cbf4 <_strtod_l+0x5f4>
 801cbc6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801cbca:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801cbce:	2a00      	cmp	r2, #0
 801cbd0:	4658      	mov	r0, fp
 801cbd2:	dd0f      	ble.n	801cbf4 <_strtod_l+0x5f4>
 801cbd4:	2a1f      	cmp	r2, #31
 801cbd6:	dd55      	ble.n	801cc84 <_strtod_l+0x684>
 801cbd8:	2a34      	cmp	r2, #52	@ 0x34
 801cbda:	bfde      	ittt	le
 801cbdc:	f04f 32ff 	movle.w	r2, #4294967295
 801cbe0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801cbe4:	408a      	lslle	r2, r1
 801cbe6:	f04f 0a00 	mov.w	sl, #0
 801cbea:	bfcc      	ite	gt
 801cbec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801cbf0:	ea02 0b00 	andle.w	fp, r2, r0
 801cbf4:	ec4b ab17 	vmov	d7, sl, fp
 801cbf8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cbfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cc00:	d0a8      	beq.n	801cb54 <_strtod_l+0x554>
 801cc02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801cc04:	9805      	ldr	r0, [sp, #20]
 801cc06:	f8cd 9000 	str.w	r9, [sp]
 801cc0a:	462a      	mov	r2, r5
 801cc0c:	f7ff f8de 	bl	801bdcc <__s2b>
 801cc10:	9007      	str	r0, [sp, #28]
 801cc12:	2800      	cmp	r0, #0
 801cc14:	f43f af0a 	beq.w	801ca2c <_strtod_l+0x42c>
 801cc18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cc1a:	1b3f      	subs	r7, r7, r4
 801cc1c:	2b00      	cmp	r3, #0
 801cc1e:	bfb4      	ite	lt
 801cc20:	463b      	movlt	r3, r7
 801cc22:	2300      	movge	r3, #0
 801cc24:	930a      	str	r3, [sp, #40]	@ 0x28
 801cc26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cc28:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801ce50 <_strtod_l+0x850>
 801cc2c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801cc30:	2400      	movs	r4, #0
 801cc32:	930d      	str	r3, [sp, #52]	@ 0x34
 801cc34:	4625      	mov	r5, r4
 801cc36:	9b07      	ldr	r3, [sp, #28]
 801cc38:	9805      	ldr	r0, [sp, #20]
 801cc3a:	6859      	ldr	r1, [r3, #4]
 801cc3c:	f7ff f81e 	bl	801bc7c <_Balloc>
 801cc40:	4606      	mov	r6, r0
 801cc42:	2800      	cmp	r0, #0
 801cc44:	f43f aef6 	beq.w	801ca34 <_strtod_l+0x434>
 801cc48:	9b07      	ldr	r3, [sp, #28]
 801cc4a:	691a      	ldr	r2, [r3, #16]
 801cc4c:	ec4b ab19 	vmov	d9, sl, fp
 801cc50:	3202      	adds	r2, #2
 801cc52:	f103 010c 	add.w	r1, r3, #12
 801cc56:	0092      	lsls	r2, r2, #2
 801cc58:	300c      	adds	r0, #12
 801cc5a:	f7fe f912 	bl	801ae82 <memcpy>
 801cc5e:	eeb0 0b49 	vmov.f64	d0, d9
 801cc62:	9805      	ldr	r0, [sp, #20]
 801cc64:	aa14      	add	r2, sp, #80	@ 0x50
 801cc66:	a913      	add	r1, sp, #76	@ 0x4c
 801cc68:	f7ff fbe4 	bl	801c434 <__d2b>
 801cc6c:	9012      	str	r0, [sp, #72]	@ 0x48
 801cc6e:	2800      	cmp	r0, #0
 801cc70:	f43f aee0 	beq.w	801ca34 <_strtod_l+0x434>
 801cc74:	9805      	ldr	r0, [sp, #20]
 801cc76:	2101      	movs	r1, #1
 801cc78:	f7ff f93e 	bl	801bef8 <__i2b>
 801cc7c:	4605      	mov	r5, r0
 801cc7e:	b940      	cbnz	r0, 801cc92 <_strtod_l+0x692>
 801cc80:	2500      	movs	r5, #0
 801cc82:	e6d7      	b.n	801ca34 <_strtod_l+0x434>
 801cc84:	f04f 31ff 	mov.w	r1, #4294967295
 801cc88:	fa01 f202 	lsl.w	r2, r1, r2
 801cc8c:	ea02 0a0a 	and.w	sl, r2, sl
 801cc90:	e7b0      	b.n	801cbf4 <_strtod_l+0x5f4>
 801cc92:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801cc94:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801cc96:	2f00      	cmp	r7, #0
 801cc98:	bfab      	itete	ge
 801cc9a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801cc9c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801cc9e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801cca2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801cca6:	bfac      	ite	ge
 801cca8:	eb07 0903 	addge.w	r9, r7, r3
 801ccac:	eba3 0807 	sublt.w	r8, r3, r7
 801ccb0:	9b06      	ldr	r3, [sp, #24]
 801ccb2:	1aff      	subs	r7, r7, r3
 801ccb4:	4417      	add	r7, r2
 801ccb6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801ccba:	4a6a      	ldr	r2, [pc, #424]	@ (801ce64 <_strtod_l+0x864>)
 801ccbc:	3f01      	subs	r7, #1
 801ccbe:	4297      	cmp	r7, r2
 801ccc0:	da51      	bge.n	801cd66 <_strtod_l+0x766>
 801ccc2:	1bd1      	subs	r1, r2, r7
 801ccc4:	291f      	cmp	r1, #31
 801ccc6:	eba3 0301 	sub.w	r3, r3, r1
 801ccca:	f04f 0201 	mov.w	r2, #1
 801ccce:	dc3e      	bgt.n	801cd4e <_strtod_l+0x74e>
 801ccd0:	408a      	lsls	r2, r1
 801ccd2:	920c      	str	r2, [sp, #48]	@ 0x30
 801ccd4:	2200      	movs	r2, #0
 801ccd6:	920b      	str	r2, [sp, #44]	@ 0x2c
 801ccd8:	eb09 0703 	add.w	r7, r9, r3
 801ccdc:	4498      	add	r8, r3
 801ccde:	9b06      	ldr	r3, [sp, #24]
 801cce0:	45b9      	cmp	r9, r7
 801cce2:	4498      	add	r8, r3
 801cce4:	464b      	mov	r3, r9
 801cce6:	bfa8      	it	ge
 801cce8:	463b      	movge	r3, r7
 801ccea:	4543      	cmp	r3, r8
 801ccec:	bfa8      	it	ge
 801ccee:	4643      	movge	r3, r8
 801ccf0:	2b00      	cmp	r3, #0
 801ccf2:	bfc2      	ittt	gt
 801ccf4:	1aff      	subgt	r7, r7, r3
 801ccf6:	eba8 0803 	subgt.w	r8, r8, r3
 801ccfa:	eba9 0903 	subgt.w	r9, r9, r3
 801ccfe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801cd00:	2b00      	cmp	r3, #0
 801cd02:	dd16      	ble.n	801cd32 <_strtod_l+0x732>
 801cd04:	4629      	mov	r1, r5
 801cd06:	9805      	ldr	r0, [sp, #20]
 801cd08:	461a      	mov	r2, r3
 801cd0a:	f7ff f9ad 	bl	801c068 <__pow5mult>
 801cd0e:	4605      	mov	r5, r0
 801cd10:	2800      	cmp	r0, #0
 801cd12:	d0b5      	beq.n	801cc80 <_strtod_l+0x680>
 801cd14:	4601      	mov	r1, r0
 801cd16:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801cd18:	9805      	ldr	r0, [sp, #20]
 801cd1a:	f7ff f903 	bl	801bf24 <__multiply>
 801cd1e:	900f      	str	r0, [sp, #60]	@ 0x3c
 801cd20:	2800      	cmp	r0, #0
 801cd22:	f43f ae87 	beq.w	801ca34 <_strtod_l+0x434>
 801cd26:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cd28:	9805      	ldr	r0, [sp, #20]
 801cd2a:	f7fe ffe7 	bl	801bcfc <_Bfree>
 801cd2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801cd30:	9312      	str	r3, [sp, #72]	@ 0x48
 801cd32:	2f00      	cmp	r7, #0
 801cd34:	dc1b      	bgt.n	801cd6e <_strtod_l+0x76e>
 801cd36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cd38:	2b00      	cmp	r3, #0
 801cd3a:	dd21      	ble.n	801cd80 <_strtod_l+0x780>
 801cd3c:	4631      	mov	r1, r6
 801cd3e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801cd40:	9805      	ldr	r0, [sp, #20]
 801cd42:	f7ff f991 	bl	801c068 <__pow5mult>
 801cd46:	4606      	mov	r6, r0
 801cd48:	b9d0      	cbnz	r0, 801cd80 <_strtod_l+0x780>
 801cd4a:	2600      	movs	r6, #0
 801cd4c:	e672      	b.n	801ca34 <_strtod_l+0x434>
 801cd4e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801cd52:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801cd56:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801cd5a:	37e2      	adds	r7, #226	@ 0xe2
 801cd5c:	fa02 f107 	lsl.w	r1, r2, r7
 801cd60:	910b      	str	r1, [sp, #44]	@ 0x2c
 801cd62:	920c      	str	r2, [sp, #48]	@ 0x30
 801cd64:	e7b8      	b.n	801ccd8 <_strtod_l+0x6d8>
 801cd66:	2200      	movs	r2, #0
 801cd68:	920b      	str	r2, [sp, #44]	@ 0x2c
 801cd6a:	2201      	movs	r2, #1
 801cd6c:	e7f9      	b.n	801cd62 <_strtod_l+0x762>
 801cd6e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cd70:	9805      	ldr	r0, [sp, #20]
 801cd72:	463a      	mov	r2, r7
 801cd74:	f7ff f9d2 	bl	801c11c <__lshift>
 801cd78:	9012      	str	r0, [sp, #72]	@ 0x48
 801cd7a:	2800      	cmp	r0, #0
 801cd7c:	d1db      	bne.n	801cd36 <_strtod_l+0x736>
 801cd7e:	e659      	b.n	801ca34 <_strtod_l+0x434>
 801cd80:	f1b8 0f00 	cmp.w	r8, #0
 801cd84:	dd07      	ble.n	801cd96 <_strtod_l+0x796>
 801cd86:	4631      	mov	r1, r6
 801cd88:	9805      	ldr	r0, [sp, #20]
 801cd8a:	4642      	mov	r2, r8
 801cd8c:	f7ff f9c6 	bl	801c11c <__lshift>
 801cd90:	4606      	mov	r6, r0
 801cd92:	2800      	cmp	r0, #0
 801cd94:	d0d9      	beq.n	801cd4a <_strtod_l+0x74a>
 801cd96:	f1b9 0f00 	cmp.w	r9, #0
 801cd9a:	dd08      	ble.n	801cdae <_strtod_l+0x7ae>
 801cd9c:	4629      	mov	r1, r5
 801cd9e:	9805      	ldr	r0, [sp, #20]
 801cda0:	464a      	mov	r2, r9
 801cda2:	f7ff f9bb 	bl	801c11c <__lshift>
 801cda6:	4605      	mov	r5, r0
 801cda8:	2800      	cmp	r0, #0
 801cdaa:	f43f ae43 	beq.w	801ca34 <_strtod_l+0x434>
 801cdae:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cdb0:	9805      	ldr	r0, [sp, #20]
 801cdb2:	4632      	mov	r2, r6
 801cdb4:	f7ff fa3a 	bl	801c22c <__mdiff>
 801cdb8:	4604      	mov	r4, r0
 801cdba:	2800      	cmp	r0, #0
 801cdbc:	f43f ae3a 	beq.w	801ca34 <_strtod_l+0x434>
 801cdc0:	2300      	movs	r3, #0
 801cdc2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801cdc6:	60c3      	str	r3, [r0, #12]
 801cdc8:	4629      	mov	r1, r5
 801cdca:	f7ff fa13 	bl	801c1f4 <__mcmp>
 801cdce:	2800      	cmp	r0, #0
 801cdd0:	da4c      	bge.n	801ce6c <_strtod_l+0x86c>
 801cdd2:	ea58 080a 	orrs.w	r8, r8, sl
 801cdd6:	d172      	bne.n	801cebe <_strtod_l+0x8be>
 801cdd8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801cddc:	2b00      	cmp	r3, #0
 801cdde:	d16e      	bne.n	801cebe <_strtod_l+0x8be>
 801cde0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801cde4:	0d1b      	lsrs	r3, r3, #20
 801cde6:	051b      	lsls	r3, r3, #20
 801cde8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801cdec:	d967      	bls.n	801cebe <_strtod_l+0x8be>
 801cdee:	6963      	ldr	r3, [r4, #20]
 801cdf0:	b913      	cbnz	r3, 801cdf8 <_strtod_l+0x7f8>
 801cdf2:	6923      	ldr	r3, [r4, #16]
 801cdf4:	2b01      	cmp	r3, #1
 801cdf6:	dd62      	ble.n	801cebe <_strtod_l+0x8be>
 801cdf8:	4621      	mov	r1, r4
 801cdfa:	2201      	movs	r2, #1
 801cdfc:	9805      	ldr	r0, [sp, #20]
 801cdfe:	f7ff f98d 	bl	801c11c <__lshift>
 801ce02:	4629      	mov	r1, r5
 801ce04:	4604      	mov	r4, r0
 801ce06:	f7ff f9f5 	bl	801c1f4 <__mcmp>
 801ce0a:	2800      	cmp	r0, #0
 801ce0c:	dd57      	ble.n	801cebe <_strtod_l+0x8be>
 801ce0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801ce12:	9a06      	ldr	r2, [sp, #24]
 801ce14:	0d1b      	lsrs	r3, r3, #20
 801ce16:	051b      	lsls	r3, r3, #20
 801ce18:	2a00      	cmp	r2, #0
 801ce1a:	d06e      	beq.n	801cefa <_strtod_l+0x8fa>
 801ce1c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801ce20:	d86b      	bhi.n	801cefa <_strtod_l+0x8fa>
 801ce22:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801ce26:	f67f ae99 	bls.w	801cb5c <_strtod_l+0x55c>
 801ce2a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801ce58 <_strtod_l+0x858>
 801ce2e:	ec4b ab16 	vmov	d6, sl, fp
 801ce32:	4b0d      	ldr	r3, [pc, #52]	@ (801ce68 <_strtod_l+0x868>)
 801ce34:	ee26 7b07 	vmul.f64	d7, d6, d7
 801ce38:	ee17 2a90 	vmov	r2, s15
 801ce3c:	4013      	ands	r3, r2
 801ce3e:	ec5b ab17 	vmov	sl, fp, d7
 801ce42:	2b00      	cmp	r3, #0
 801ce44:	f47f ae01 	bne.w	801ca4a <_strtod_l+0x44a>
 801ce48:	9a05      	ldr	r2, [sp, #20]
 801ce4a:	2322      	movs	r3, #34	@ 0x22
 801ce4c:	6013      	str	r3, [r2, #0]
 801ce4e:	e5fc      	b.n	801ca4a <_strtod_l+0x44a>
 801ce50:	ffc00000 	.word	0xffc00000
 801ce54:	41dfffff 	.word	0x41dfffff
 801ce58:	00000000 	.word	0x00000000
 801ce5c:	39500000 	.word	0x39500000
 801ce60:	0801f820 	.word	0x0801f820
 801ce64:	fffffc02 	.word	0xfffffc02
 801ce68:	7ff00000 	.word	0x7ff00000
 801ce6c:	46d9      	mov	r9, fp
 801ce6e:	d15d      	bne.n	801cf2c <_strtod_l+0x92c>
 801ce70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801ce74:	f1b8 0f00 	cmp.w	r8, #0
 801ce78:	d02a      	beq.n	801ced0 <_strtod_l+0x8d0>
 801ce7a:	4aa9      	ldr	r2, [pc, #676]	@ (801d120 <_strtod_l+0xb20>)
 801ce7c:	4293      	cmp	r3, r2
 801ce7e:	d12a      	bne.n	801ced6 <_strtod_l+0x8d6>
 801ce80:	9b06      	ldr	r3, [sp, #24]
 801ce82:	4652      	mov	r2, sl
 801ce84:	b1fb      	cbz	r3, 801cec6 <_strtod_l+0x8c6>
 801ce86:	4ba7      	ldr	r3, [pc, #668]	@ (801d124 <_strtod_l+0xb24>)
 801ce88:	ea0b 0303 	and.w	r3, fp, r3
 801ce8c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801ce90:	f04f 31ff 	mov.w	r1, #4294967295
 801ce94:	d81a      	bhi.n	801cecc <_strtod_l+0x8cc>
 801ce96:	0d1b      	lsrs	r3, r3, #20
 801ce98:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801ce9c:	fa01 f303 	lsl.w	r3, r1, r3
 801cea0:	429a      	cmp	r2, r3
 801cea2:	d118      	bne.n	801ced6 <_strtod_l+0x8d6>
 801cea4:	4ba0      	ldr	r3, [pc, #640]	@ (801d128 <_strtod_l+0xb28>)
 801cea6:	4599      	cmp	r9, r3
 801cea8:	d102      	bne.n	801ceb0 <_strtod_l+0x8b0>
 801ceaa:	3201      	adds	r2, #1
 801ceac:	f43f adc2 	beq.w	801ca34 <_strtod_l+0x434>
 801ceb0:	4b9c      	ldr	r3, [pc, #624]	@ (801d124 <_strtod_l+0xb24>)
 801ceb2:	ea09 0303 	and.w	r3, r9, r3
 801ceb6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801ceba:	f04f 0a00 	mov.w	sl, #0
 801cebe:	9b06      	ldr	r3, [sp, #24]
 801cec0:	2b00      	cmp	r3, #0
 801cec2:	d1b2      	bne.n	801ce2a <_strtod_l+0x82a>
 801cec4:	e5c1      	b.n	801ca4a <_strtod_l+0x44a>
 801cec6:	f04f 33ff 	mov.w	r3, #4294967295
 801ceca:	e7e9      	b.n	801cea0 <_strtod_l+0x8a0>
 801cecc:	460b      	mov	r3, r1
 801cece:	e7e7      	b.n	801cea0 <_strtod_l+0x8a0>
 801ced0:	ea53 030a 	orrs.w	r3, r3, sl
 801ced4:	d09b      	beq.n	801ce0e <_strtod_l+0x80e>
 801ced6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ced8:	b1c3      	cbz	r3, 801cf0c <_strtod_l+0x90c>
 801ceda:	ea13 0f09 	tst.w	r3, r9
 801cede:	d0ee      	beq.n	801cebe <_strtod_l+0x8be>
 801cee0:	9a06      	ldr	r2, [sp, #24]
 801cee2:	4650      	mov	r0, sl
 801cee4:	4659      	mov	r1, fp
 801cee6:	f1b8 0f00 	cmp.w	r8, #0
 801ceea:	d013      	beq.n	801cf14 <_strtod_l+0x914>
 801ceec:	f7ff fb6d 	bl	801c5ca <sulp>
 801cef0:	ee39 7b00 	vadd.f64	d7, d9, d0
 801cef4:	ec5b ab17 	vmov	sl, fp, d7
 801cef8:	e7e1      	b.n	801cebe <_strtod_l+0x8be>
 801cefa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801cefe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801cf02:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801cf06:	f04f 3aff 	mov.w	sl, #4294967295
 801cf0a:	e7d8      	b.n	801cebe <_strtod_l+0x8be>
 801cf0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801cf0e:	ea13 0f0a 	tst.w	r3, sl
 801cf12:	e7e4      	b.n	801cede <_strtod_l+0x8de>
 801cf14:	f7ff fb59 	bl	801c5ca <sulp>
 801cf18:	ee39 0b40 	vsub.f64	d0, d9, d0
 801cf1c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801cf20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf24:	ec5b ab10 	vmov	sl, fp, d0
 801cf28:	d1c9      	bne.n	801cebe <_strtod_l+0x8be>
 801cf2a:	e617      	b.n	801cb5c <_strtod_l+0x55c>
 801cf2c:	4629      	mov	r1, r5
 801cf2e:	4620      	mov	r0, r4
 801cf30:	f7ff fad8 	bl	801c4e4 <__ratio>
 801cf34:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801cf38:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801cf3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf40:	d85d      	bhi.n	801cffe <_strtod_l+0x9fe>
 801cf42:	f1b8 0f00 	cmp.w	r8, #0
 801cf46:	d164      	bne.n	801d012 <_strtod_l+0xa12>
 801cf48:	f1ba 0f00 	cmp.w	sl, #0
 801cf4c:	d14b      	bne.n	801cfe6 <_strtod_l+0x9e6>
 801cf4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801cf52:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801cf56:	2b00      	cmp	r3, #0
 801cf58:	d160      	bne.n	801d01c <_strtod_l+0xa1c>
 801cf5a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801cf5e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801cf62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf66:	d401      	bmi.n	801cf6c <_strtod_l+0x96c>
 801cf68:	ee20 8b08 	vmul.f64	d8, d0, d8
 801cf6c:	eeb1 ab48 	vneg.f64	d10, d8
 801cf70:	486c      	ldr	r0, [pc, #432]	@ (801d124 <_strtod_l+0xb24>)
 801cf72:	496e      	ldr	r1, [pc, #440]	@ (801d12c <_strtod_l+0xb2c>)
 801cf74:	ea09 0700 	and.w	r7, r9, r0
 801cf78:	428f      	cmp	r7, r1
 801cf7a:	ec53 2b1a 	vmov	r2, r3, d10
 801cf7e:	d17d      	bne.n	801d07c <_strtod_l+0xa7c>
 801cf80:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801cf84:	ec4b ab1c 	vmov	d12, sl, fp
 801cf88:	eeb0 0b4c 	vmov.f64	d0, d12
 801cf8c:	f7ff f9e2 	bl	801c354 <__ulp>
 801cf90:	4864      	ldr	r0, [pc, #400]	@ (801d124 <_strtod_l+0xb24>)
 801cf92:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801cf96:	ee1c 3a90 	vmov	r3, s25
 801cf9a:	4a65      	ldr	r2, [pc, #404]	@ (801d130 <_strtod_l+0xb30>)
 801cf9c:	ea03 0100 	and.w	r1, r3, r0
 801cfa0:	4291      	cmp	r1, r2
 801cfa2:	ec5b ab1c 	vmov	sl, fp, d12
 801cfa6:	d93c      	bls.n	801d022 <_strtod_l+0xa22>
 801cfa8:	ee19 2a90 	vmov	r2, s19
 801cfac:	4b5e      	ldr	r3, [pc, #376]	@ (801d128 <_strtod_l+0xb28>)
 801cfae:	429a      	cmp	r2, r3
 801cfb0:	d104      	bne.n	801cfbc <_strtod_l+0x9bc>
 801cfb2:	ee19 3a10 	vmov	r3, s18
 801cfb6:	3301      	adds	r3, #1
 801cfb8:	f43f ad3c 	beq.w	801ca34 <_strtod_l+0x434>
 801cfbc:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801d128 <_strtod_l+0xb28>
 801cfc0:	f04f 3aff 	mov.w	sl, #4294967295
 801cfc4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cfc6:	9805      	ldr	r0, [sp, #20]
 801cfc8:	f7fe fe98 	bl	801bcfc <_Bfree>
 801cfcc:	9805      	ldr	r0, [sp, #20]
 801cfce:	4631      	mov	r1, r6
 801cfd0:	f7fe fe94 	bl	801bcfc <_Bfree>
 801cfd4:	9805      	ldr	r0, [sp, #20]
 801cfd6:	4629      	mov	r1, r5
 801cfd8:	f7fe fe90 	bl	801bcfc <_Bfree>
 801cfdc:	9805      	ldr	r0, [sp, #20]
 801cfde:	4621      	mov	r1, r4
 801cfe0:	f7fe fe8c 	bl	801bcfc <_Bfree>
 801cfe4:	e627      	b.n	801cc36 <_strtod_l+0x636>
 801cfe6:	f1ba 0f01 	cmp.w	sl, #1
 801cfea:	d103      	bne.n	801cff4 <_strtod_l+0x9f4>
 801cfec:	f1bb 0f00 	cmp.w	fp, #0
 801cff0:	f43f adb4 	beq.w	801cb5c <_strtod_l+0x55c>
 801cff4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801cff8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801cffc:	e7b8      	b.n	801cf70 <_strtod_l+0x970>
 801cffe:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801d002:	ee20 8b08 	vmul.f64	d8, d0, d8
 801d006:	f1b8 0f00 	cmp.w	r8, #0
 801d00a:	d0af      	beq.n	801cf6c <_strtod_l+0x96c>
 801d00c:	eeb0 ab48 	vmov.f64	d10, d8
 801d010:	e7ae      	b.n	801cf70 <_strtod_l+0x970>
 801d012:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801d016:	eeb0 8b4a 	vmov.f64	d8, d10
 801d01a:	e7a9      	b.n	801cf70 <_strtod_l+0x970>
 801d01c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d020:	e7a6      	b.n	801cf70 <_strtod_l+0x970>
 801d022:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801d026:	9b06      	ldr	r3, [sp, #24]
 801d028:	46d9      	mov	r9, fp
 801d02a:	2b00      	cmp	r3, #0
 801d02c:	d1ca      	bne.n	801cfc4 <_strtod_l+0x9c4>
 801d02e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d032:	0d1b      	lsrs	r3, r3, #20
 801d034:	051b      	lsls	r3, r3, #20
 801d036:	429f      	cmp	r7, r3
 801d038:	d1c4      	bne.n	801cfc4 <_strtod_l+0x9c4>
 801d03a:	ec51 0b18 	vmov	r0, r1, d8
 801d03e:	f7e3 fba3 	bl	8000788 <__aeabi_d2lz>
 801d042:	f7e3 fb5b 	bl	80006fc <__aeabi_l2d>
 801d046:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801d04a:	ec41 0b17 	vmov	d7, r0, r1
 801d04e:	ea49 090a 	orr.w	r9, r9, sl
 801d052:	ea59 0908 	orrs.w	r9, r9, r8
 801d056:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d05a:	d03c      	beq.n	801d0d6 <_strtod_l+0xad6>
 801d05c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801d108 <_strtod_l+0xb08>
 801d060:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d068:	f53f acef 	bmi.w	801ca4a <_strtod_l+0x44a>
 801d06c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801d110 <_strtod_l+0xb10>
 801d070:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d078:	dda4      	ble.n	801cfc4 <_strtod_l+0x9c4>
 801d07a:	e4e6      	b.n	801ca4a <_strtod_l+0x44a>
 801d07c:	9906      	ldr	r1, [sp, #24]
 801d07e:	b1e1      	cbz	r1, 801d0ba <_strtod_l+0xaba>
 801d080:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801d084:	d819      	bhi.n	801d0ba <_strtod_l+0xaba>
 801d086:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801d08a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d08e:	d811      	bhi.n	801d0b4 <_strtod_l+0xab4>
 801d090:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801d094:	ee18 3a10 	vmov	r3, s16
 801d098:	2b01      	cmp	r3, #1
 801d09a:	bf38      	it	cc
 801d09c:	2301      	movcc	r3, #1
 801d09e:	ee08 3a10 	vmov	s16, r3
 801d0a2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801d0a6:	f1b8 0f00 	cmp.w	r8, #0
 801d0aa:	d111      	bne.n	801d0d0 <_strtod_l+0xad0>
 801d0ac:	eeb1 7b48 	vneg.f64	d7, d8
 801d0b0:	ec53 2b17 	vmov	r2, r3, d7
 801d0b4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801d0b8:	1bcb      	subs	r3, r1, r7
 801d0ba:	eeb0 0b49 	vmov.f64	d0, d9
 801d0be:	ec43 2b1a 	vmov	d10, r2, r3
 801d0c2:	f7ff f947 	bl	801c354 <__ulp>
 801d0c6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801d0ca:	ec5b ab19 	vmov	sl, fp, d9
 801d0ce:	e7aa      	b.n	801d026 <_strtod_l+0xa26>
 801d0d0:	eeb0 7b48 	vmov.f64	d7, d8
 801d0d4:	e7ec      	b.n	801d0b0 <_strtod_l+0xab0>
 801d0d6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801d118 <_strtod_l+0xb18>
 801d0da:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d0de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0e2:	f57f af6f 	bpl.w	801cfc4 <_strtod_l+0x9c4>
 801d0e6:	e4b0      	b.n	801ca4a <_strtod_l+0x44a>
 801d0e8:	2300      	movs	r3, #0
 801d0ea:	9308      	str	r3, [sp, #32]
 801d0ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801d0ee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d0f0:	6013      	str	r3, [r2, #0]
 801d0f2:	f7ff bac4 	b.w	801c67e <_strtod_l+0x7e>
 801d0f6:	2a65      	cmp	r2, #101	@ 0x65
 801d0f8:	f43f abbf 	beq.w	801c87a <_strtod_l+0x27a>
 801d0fc:	2a45      	cmp	r2, #69	@ 0x45
 801d0fe:	f43f abbc 	beq.w	801c87a <_strtod_l+0x27a>
 801d102:	2101      	movs	r1, #1
 801d104:	f7ff bbf4 	b.w	801c8f0 <_strtod_l+0x2f0>
 801d108:	94a03595 	.word	0x94a03595
 801d10c:	3fdfffff 	.word	0x3fdfffff
 801d110:	35afe535 	.word	0x35afe535
 801d114:	3fe00000 	.word	0x3fe00000
 801d118:	94a03595 	.word	0x94a03595
 801d11c:	3fcfffff 	.word	0x3fcfffff
 801d120:	000fffff 	.word	0x000fffff
 801d124:	7ff00000 	.word	0x7ff00000
 801d128:	7fefffff 	.word	0x7fefffff
 801d12c:	7fe00000 	.word	0x7fe00000
 801d130:	7c9fffff 	.word	0x7c9fffff

0801d134 <_strtod_r>:
 801d134:	4b01      	ldr	r3, [pc, #4]	@ (801d13c <_strtod_r+0x8>)
 801d136:	f7ff ba63 	b.w	801c600 <_strtod_l>
 801d13a:	bf00      	nop
 801d13c:	24000070 	.word	0x24000070

0801d140 <__ssputs_r>:
 801d140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d144:	688e      	ldr	r6, [r1, #8]
 801d146:	461f      	mov	r7, r3
 801d148:	42be      	cmp	r6, r7
 801d14a:	680b      	ldr	r3, [r1, #0]
 801d14c:	4682      	mov	sl, r0
 801d14e:	460c      	mov	r4, r1
 801d150:	4690      	mov	r8, r2
 801d152:	d82d      	bhi.n	801d1b0 <__ssputs_r+0x70>
 801d154:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d158:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d15c:	d026      	beq.n	801d1ac <__ssputs_r+0x6c>
 801d15e:	6965      	ldr	r5, [r4, #20]
 801d160:	6909      	ldr	r1, [r1, #16]
 801d162:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d166:	eba3 0901 	sub.w	r9, r3, r1
 801d16a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d16e:	1c7b      	adds	r3, r7, #1
 801d170:	444b      	add	r3, r9
 801d172:	106d      	asrs	r5, r5, #1
 801d174:	429d      	cmp	r5, r3
 801d176:	bf38      	it	cc
 801d178:	461d      	movcc	r5, r3
 801d17a:	0553      	lsls	r3, r2, #21
 801d17c:	d527      	bpl.n	801d1ce <__ssputs_r+0x8e>
 801d17e:	4629      	mov	r1, r5
 801d180:	f7fe fcf0 	bl	801bb64 <_malloc_r>
 801d184:	4606      	mov	r6, r0
 801d186:	b360      	cbz	r0, 801d1e2 <__ssputs_r+0xa2>
 801d188:	6921      	ldr	r1, [r4, #16]
 801d18a:	464a      	mov	r2, r9
 801d18c:	f7fd fe79 	bl	801ae82 <memcpy>
 801d190:	89a3      	ldrh	r3, [r4, #12]
 801d192:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d19a:	81a3      	strh	r3, [r4, #12]
 801d19c:	6126      	str	r6, [r4, #16]
 801d19e:	6165      	str	r5, [r4, #20]
 801d1a0:	444e      	add	r6, r9
 801d1a2:	eba5 0509 	sub.w	r5, r5, r9
 801d1a6:	6026      	str	r6, [r4, #0]
 801d1a8:	60a5      	str	r5, [r4, #8]
 801d1aa:	463e      	mov	r6, r7
 801d1ac:	42be      	cmp	r6, r7
 801d1ae:	d900      	bls.n	801d1b2 <__ssputs_r+0x72>
 801d1b0:	463e      	mov	r6, r7
 801d1b2:	6820      	ldr	r0, [r4, #0]
 801d1b4:	4632      	mov	r2, r6
 801d1b6:	4641      	mov	r1, r8
 801d1b8:	f000 fefb 	bl	801dfb2 <memmove>
 801d1bc:	68a3      	ldr	r3, [r4, #8]
 801d1be:	1b9b      	subs	r3, r3, r6
 801d1c0:	60a3      	str	r3, [r4, #8]
 801d1c2:	6823      	ldr	r3, [r4, #0]
 801d1c4:	4433      	add	r3, r6
 801d1c6:	6023      	str	r3, [r4, #0]
 801d1c8:	2000      	movs	r0, #0
 801d1ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d1ce:	462a      	mov	r2, r5
 801d1d0:	f001 fad3 	bl	801e77a <_realloc_r>
 801d1d4:	4606      	mov	r6, r0
 801d1d6:	2800      	cmp	r0, #0
 801d1d8:	d1e0      	bne.n	801d19c <__ssputs_r+0x5c>
 801d1da:	6921      	ldr	r1, [r4, #16]
 801d1dc:	4650      	mov	r0, sl
 801d1de:	f7fe fc4d 	bl	801ba7c <_free_r>
 801d1e2:	230c      	movs	r3, #12
 801d1e4:	f8ca 3000 	str.w	r3, [sl]
 801d1e8:	89a3      	ldrh	r3, [r4, #12]
 801d1ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d1ee:	81a3      	strh	r3, [r4, #12]
 801d1f0:	f04f 30ff 	mov.w	r0, #4294967295
 801d1f4:	e7e9      	b.n	801d1ca <__ssputs_r+0x8a>
	...

0801d1f8 <_svfiprintf_r>:
 801d1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d1fc:	4698      	mov	r8, r3
 801d1fe:	898b      	ldrh	r3, [r1, #12]
 801d200:	061b      	lsls	r3, r3, #24
 801d202:	b09d      	sub	sp, #116	@ 0x74
 801d204:	4607      	mov	r7, r0
 801d206:	460d      	mov	r5, r1
 801d208:	4614      	mov	r4, r2
 801d20a:	d510      	bpl.n	801d22e <_svfiprintf_r+0x36>
 801d20c:	690b      	ldr	r3, [r1, #16]
 801d20e:	b973      	cbnz	r3, 801d22e <_svfiprintf_r+0x36>
 801d210:	2140      	movs	r1, #64	@ 0x40
 801d212:	f7fe fca7 	bl	801bb64 <_malloc_r>
 801d216:	6028      	str	r0, [r5, #0]
 801d218:	6128      	str	r0, [r5, #16]
 801d21a:	b930      	cbnz	r0, 801d22a <_svfiprintf_r+0x32>
 801d21c:	230c      	movs	r3, #12
 801d21e:	603b      	str	r3, [r7, #0]
 801d220:	f04f 30ff 	mov.w	r0, #4294967295
 801d224:	b01d      	add	sp, #116	@ 0x74
 801d226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d22a:	2340      	movs	r3, #64	@ 0x40
 801d22c:	616b      	str	r3, [r5, #20]
 801d22e:	2300      	movs	r3, #0
 801d230:	9309      	str	r3, [sp, #36]	@ 0x24
 801d232:	2320      	movs	r3, #32
 801d234:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d238:	f8cd 800c 	str.w	r8, [sp, #12]
 801d23c:	2330      	movs	r3, #48	@ 0x30
 801d23e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d3dc <_svfiprintf_r+0x1e4>
 801d242:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d246:	f04f 0901 	mov.w	r9, #1
 801d24a:	4623      	mov	r3, r4
 801d24c:	469a      	mov	sl, r3
 801d24e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d252:	b10a      	cbz	r2, 801d258 <_svfiprintf_r+0x60>
 801d254:	2a25      	cmp	r2, #37	@ 0x25
 801d256:	d1f9      	bne.n	801d24c <_svfiprintf_r+0x54>
 801d258:	ebba 0b04 	subs.w	fp, sl, r4
 801d25c:	d00b      	beq.n	801d276 <_svfiprintf_r+0x7e>
 801d25e:	465b      	mov	r3, fp
 801d260:	4622      	mov	r2, r4
 801d262:	4629      	mov	r1, r5
 801d264:	4638      	mov	r0, r7
 801d266:	f7ff ff6b 	bl	801d140 <__ssputs_r>
 801d26a:	3001      	adds	r0, #1
 801d26c:	f000 80a7 	beq.w	801d3be <_svfiprintf_r+0x1c6>
 801d270:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d272:	445a      	add	r2, fp
 801d274:	9209      	str	r2, [sp, #36]	@ 0x24
 801d276:	f89a 3000 	ldrb.w	r3, [sl]
 801d27a:	2b00      	cmp	r3, #0
 801d27c:	f000 809f 	beq.w	801d3be <_svfiprintf_r+0x1c6>
 801d280:	2300      	movs	r3, #0
 801d282:	f04f 32ff 	mov.w	r2, #4294967295
 801d286:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d28a:	f10a 0a01 	add.w	sl, sl, #1
 801d28e:	9304      	str	r3, [sp, #16]
 801d290:	9307      	str	r3, [sp, #28]
 801d292:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d296:	931a      	str	r3, [sp, #104]	@ 0x68
 801d298:	4654      	mov	r4, sl
 801d29a:	2205      	movs	r2, #5
 801d29c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d2a0:	484e      	ldr	r0, [pc, #312]	@ (801d3dc <_svfiprintf_r+0x1e4>)
 801d2a2:	f7e3 f845 	bl	8000330 <memchr>
 801d2a6:	9a04      	ldr	r2, [sp, #16]
 801d2a8:	b9d8      	cbnz	r0, 801d2e2 <_svfiprintf_r+0xea>
 801d2aa:	06d0      	lsls	r0, r2, #27
 801d2ac:	bf44      	itt	mi
 801d2ae:	2320      	movmi	r3, #32
 801d2b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d2b4:	0711      	lsls	r1, r2, #28
 801d2b6:	bf44      	itt	mi
 801d2b8:	232b      	movmi	r3, #43	@ 0x2b
 801d2ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d2be:	f89a 3000 	ldrb.w	r3, [sl]
 801d2c2:	2b2a      	cmp	r3, #42	@ 0x2a
 801d2c4:	d015      	beq.n	801d2f2 <_svfiprintf_r+0xfa>
 801d2c6:	9a07      	ldr	r2, [sp, #28]
 801d2c8:	4654      	mov	r4, sl
 801d2ca:	2000      	movs	r0, #0
 801d2cc:	f04f 0c0a 	mov.w	ip, #10
 801d2d0:	4621      	mov	r1, r4
 801d2d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d2d6:	3b30      	subs	r3, #48	@ 0x30
 801d2d8:	2b09      	cmp	r3, #9
 801d2da:	d94b      	bls.n	801d374 <_svfiprintf_r+0x17c>
 801d2dc:	b1b0      	cbz	r0, 801d30c <_svfiprintf_r+0x114>
 801d2de:	9207      	str	r2, [sp, #28]
 801d2e0:	e014      	b.n	801d30c <_svfiprintf_r+0x114>
 801d2e2:	eba0 0308 	sub.w	r3, r0, r8
 801d2e6:	fa09 f303 	lsl.w	r3, r9, r3
 801d2ea:	4313      	orrs	r3, r2
 801d2ec:	9304      	str	r3, [sp, #16]
 801d2ee:	46a2      	mov	sl, r4
 801d2f0:	e7d2      	b.n	801d298 <_svfiprintf_r+0xa0>
 801d2f2:	9b03      	ldr	r3, [sp, #12]
 801d2f4:	1d19      	adds	r1, r3, #4
 801d2f6:	681b      	ldr	r3, [r3, #0]
 801d2f8:	9103      	str	r1, [sp, #12]
 801d2fa:	2b00      	cmp	r3, #0
 801d2fc:	bfbb      	ittet	lt
 801d2fe:	425b      	neglt	r3, r3
 801d300:	f042 0202 	orrlt.w	r2, r2, #2
 801d304:	9307      	strge	r3, [sp, #28]
 801d306:	9307      	strlt	r3, [sp, #28]
 801d308:	bfb8      	it	lt
 801d30a:	9204      	strlt	r2, [sp, #16]
 801d30c:	7823      	ldrb	r3, [r4, #0]
 801d30e:	2b2e      	cmp	r3, #46	@ 0x2e
 801d310:	d10a      	bne.n	801d328 <_svfiprintf_r+0x130>
 801d312:	7863      	ldrb	r3, [r4, #1]
 801d314:	2b2a      	cmp	r3, #42	@ 0x2a
 801d316:	d132      	bne.n	801d37e <_svfiprintf_r+0x186>
 801d318:	9b03      	ldr	r3, [sp, #12]
 801d31a:	1d1a      	adds	r2, r3, #4
 801d31c:	681b      	ldr	r3, [r3, #0]
 801d31e:	9203      	str	r2, [sp, #12]
 801d320:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d324:	3402      	adds	r4, #2
 801d326:	9305      	str	r3, [sp, #20]
 801d328:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d3ec <_svfiprintf_r+0x1f4>
 801d32c:	7821      	ldrb	r1, [r4, #0]
 801d32e:	2203      	movs	r2, #3
 801d330:	4650      	mov	r0, sl
 801d332:	f7e2 fffd 	bl	8000330 <memchr>
 801d336:	b138      	cbz	r0, 801d348 <_svfiprintf_r+0x150>
 801d338:	9b04      	ldr	r3, [sp, #16]
 801d33a:	eba0 000a 	sub.w	r0, r0, sl
 801d33e:	2240      	movs	r2, #64	@ 0x40
 801d340:	4082      	lsls	r2, r0
 801d342:	4313      	orrs	r3, r2
 801d344:	3401      	adds	r4, #1
 801d346:	9304      	str	r3, [sp, #16]
 801d348:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d34c:	4824      	ldr	r0, [pc, #144]	@ (801d3e0 <_svfiprintf_r+0x1e8>)
 801d34e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d352:	2206      	movs	r2, #6
 801d354:	f7e2 ffec 	bl	8000330 <memchr>
 801d358:	2800      	cmp	r0, #0
 801d35a:	d036      	beq.n	801d3ca <_svfiprintf_r+0x1d2>
 801d35c:	4b21      	ldr	r3, [pc, #132]	@ (801d3e4 <_svfiprintf_r+0x1ec>)
 801d35e:	bb1b      	cbnz	r3, 801d3a8 <_svfiprintf_r+0x1b0>
 801d360:	9b03      	ldr	r3, [sp, #12]
 801d362:	3307      	adds	r3, #7
 801d364:	f023 0307 	bic.w	r3, r3, #7
 801d368:	3308      	adds	r3, #8
 801d36a:	9303      	str	r3, [sp, #12]
 801d36c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d36e:	4433      	add	r3, r6
 801d370:	9309      	str	r3, [sp, #36]	@ 0x24
 801d372:	e76a      	b.n	801d24a <_svfiprintf_r+0x52>
 801d374:	fb0c 3202 	mla	r2, ip, r2, r3
 801d378:	460c      	mov	r4, r1
 801d37a:	2001      	movs	r0, #1
 801d37c:	e7a8      	b.n	801d2d0 <_svfiprintf_r+0xd8>
 801d37e:	2300      	movs	r3, #0
 801d380:	3401      	adds	r4, #1
 801d382:	9305      	str	r3, [sp, #20]
 801d384:	4619      	mov	r1, r3
 801d386:	f04f 0c0a 	mov.w	ip, #10
 801d38a:	4620      	mov	r0, r4
 801d38c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d390:	3a30      	subs	r2, #48	@ 0x30
 801d392:	2a09      	cmp	r2, #9
 801d394:	d903      	bls.n	801d39e <_svfiprintf_r+0x1a6>
 801d396:	2b00      	cmp	r3, #0
 801d398:	d0c6      	beq.n	801d328 <_svfiprintf_r+0x130>
 801d39a:	9105      	str	r1, [sp, #20]
 801d39c:	e7c4      	b.n	801d328 <_svfiprintf_r+0x130>
 801d39e:	fb0c 2101 	mla	r1, ip, r1, r2
 801d3a2:	4604      	mov	r4, r0
 801d3a4:	2301      	movs	r3, #1
 801d3a6:	e7f0      	b.n	801d38a <_svfiprintf_r+0x192>
 801d3a8:	ab03      	add	r3, sp, #12
 801d3aa:	9300      	str	r3, [sp, #0]
 801d3ac:	462a      	mov	r2, r5
 801d3ae:	4b0e      	ldr	r3, [pc, #56]	@ (801d3e8 <_svfiprintf_r+0x1f0>)
 801d3b0:	a904      	add	r1, sp, #16
 801d3b2:	4638      	mov	r0, r7
 801d3b4:	f7fc fb48 	bl	8019a48 <_printf_float>
 801d3b8:	1c42      	adds	r2, r0, #1
 801d3ba:	4606      	mov	r6, r0
 801d3bc:	d1d6      	bne.n	801d36c <_svfiprintf_r+0x174>
 801d3be:	89ab      	ldrh	r3, [r5, #12]
 801d3c0:	065b      	lsls	r3, r3, #25
 801d3c2:	f53f af2d 	bmi.w	801d220 <_svfiprintf_r+0x28>
 801d3c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d3c8:	e72c      	b.n	801d224 <_svfiprintf_r+0x2c>
 801d3ca:	ab03      	add	r3, sp, #12
 801d3cc:	9300      	str	r3, [sp, #0]
 801d3ce:	462a      	mov	r2, r5
 801d3d0:	4b05      	ldr	r3, [pc, #20]	@ (801d3e8 <_svfiprintf_r+0x1f0>)
 801d3d2:	a904      	add	r1, sp, #16
 801d3d4:	4638      	mov	r0, r7
 801d3d6:	f7fc fdbf 	bl	8019f58 <_printf_i>
 801d3da:	e7ed      	b.n	801d3b8 <_svfiprintf_r+0x1c0>
 801d3dc:	0801f628 	.word	0x0801f628
 801d3e0:	0801f632 	.word	0x0801f632
 801d3e4:	08019a49 	.word	0x08019a49
 801d3e8:	0801d141 	.word	0x0801d141
 801d3ec:	0801f62e 	.word	0x0801f62e

0801d3f0 <_sungetc_r>:
 801d3f0:	b538      	push	{r3, r4, r5, lr}
 801d3f2:	1c4b      	adds	r3, r1, #1
 801d3f4:	4614      	mov	r4, r2
 801d3f6:	d103      	bne.n	801d400 <_sungetc_r+0x10>
 801d3f8:	f04f 35ff 	mov.w	r5, #4294967295
 801d3fc:	4628      	mov	r0, r5
 801d3fe:	bd38      	pop	{r3, r4, r5, pc}
 801d400:	8993      	ldrh	r3, [r2, #12]
 801d402:	f023 0320 	bic.w	r3, r3, #32
 801d406:	8193      	strh	r3, [r2, #12]
 801d408:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d40a:	6852      	ldr	r2, [r2, #4]
 801d40c:	b2cd      	uxtb	r5, r1
 801d40e:	b18b      	cbz	r3, 801d434 <_sungetc_r+0x44>
 801d410:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801d412:	4293      	cmp	r3, r2
 801d414:	dd08      	ble.n	801d428 <_sungetc_r+0x38>
 801d416:	6823      	ldr	r3, [r4, #0]
 801d418:	1e5a      	subs	r2, r3, #1
 801d41a:	6022      	str	r2, [r4, #0]
 801d41c:	f803 5c01 	strb.w	r5, [r3, #-1]
 801d420:	6863      	ldr	r3, [r4, #4]
 801d422:	3301      	adds	r3, #1
 801d424:	6063      	str	r3, [r4, #4]
 801d426:	e7e9      	b.n	801d3fc <_sungetc_r+0xc>
 801d428:	4621      	mov	r1, r4
 801d42a:	f000 fd88 	bl	801df3e <__submore>
 801d42e:	2800      	cmp	r0, #0
 801d430:	d0f1      	beq.n	801d416 <_sungetc_r+0x26>
 801d432:	e7e1      	b.n	801d3f8 <_sungetc_r+0x8>
 801d434:	6921      	ldr	r1, [r4, #16]
 801d436:	6823      	ldr	r3, [r4, #0]
 801d438:	b151      	cbz	r1, 801d450 <_sungetc_r+0x60>
 801d43a:	4299      	cmp	r1, r3
 801d43c:	d208      	bcs.n	801d450 <_sungetc_r+0x60>
 801d43e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801d442:	42a9      	cmp	r1, r5
 801d444:	d104      	bne.n	801d450 <_sungetc_r+0x60>
 801d446:	3b01      	subs	r3, #1
 801d448:	3201      	adds	r2, #1
 801d44a:	6023      	str	r3, [r4, #0]
 801d44c:	6062      	str	r2, [r4, #4]
 801d44e:	e7d5      	b.n	801d3fc <_sungetc_r+0xc>
 801d450:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801d454:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d458:	6363      	str	r3, [r4, #52]	@ 0x34
 801d45a:	2303      	movs	r3, #3
 801d45c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801d45e:	4623      	mov	r3, r4
 801d460:	f803 5f46 	strb.w	r5, [r3, #70]!
 801d464:	6023      	str	r3, [r4, #0]
 801d466:	2301      	movs	r3, #1
 801d468:	e7dc      	b.n	801d424 <_sungetc_r+0x34>

0801d46a <__ssrefill_r>:
 801d46a:	b510      	push	{r4, lr}
 801d46c:	460c      	mov	r4, r1
 801d46e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801d470:	b169      	cbz	r1, 801d48e <__ssrefill_r+0x24>
 801d472:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d476:	4299      	cmp	r1, r3
 801d478:	d001      	beq.n	801d47e <__ssrefill_r+0x14>
 801d47a:	f7fe faff 	bl	801ba7c <_free_r>
 801d47e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d480:	6063      	str	r3, [r4, #4]
 801d482:	2000      	movs	r0, #0
 801d484:	6360      	str	r0, [r4, #52]	@ 0x34
 801d486:	b113      	cbz	r3, 801d48e <__ssrefill_r+0x24>
 801d488:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801d48a:	6023      	str	r3, [r4, #0]
 801d48c:	bd10      	pop	{r4, pc}
 801d48e:	6923      	ldr	r3, [r4, #16]
 801d490:	6023      	str	r3, [r4, #0]
 801d492:	2300      	movs	r3, #0
 801d494:	6063      	str	r3, [r4, #4]
 801d496:	89a3      	ldrh	r3, [r4, #12]
 801d498:	f043 0320 	orr.w	r3, r3, #32
 801d49c:	81a3      	strh	r3, [r4, #12]
 801d49e:	f04f 30ff 	mov.w	r0, #4294967295
 801d4a2:	e7f3      	b.n	801d48c <__ssrefill_r+0x22>

0801d4a4 <__ssvfiscanf_r>:
 801d4a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d4a8:	460c      	mov	r4, r1
 801d4aa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801d4ae:	2100      	movs	r1, #0
 801d4b0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801d4b4:	49a6      	ldr	r1, [pc, #664]	@ (801d750 <__ssvfiscanf_r+0x2ac>)
 801d4b6:	91a0      	str	r1, [sp, #640]	@ 0x280
 801d4b8:	f10d 0804 	add.w	r8, sp, #4
 801d4bc:	49a5      	ldr	r1, [pc, #660]	@ (801d754 <__ssvfiscanf_r+0x2b0>)
 801d4be:	4fa6      	ldr	r7, [pc, #664]	@ (801d758 <__ssvfiscanf_r+0x2b4>)
 801d4c0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801d4c4:	4606      	mov	r6, r0
 801d4c6:	91a1      	str	r1, [sp, #644]	@ 0x284
 801d4c8:	9300      	str	r3, [sp, #0]
 801d4ca:	f892 9000 	ldrb.w	r9, [r2]
 801d4ce:	f1b9 0f00 	cmp.w	r9, #0
 801d4d2:	f000 8158 	beq.w	801d786 <__ssvfiscanf_r+0x2e2>
 801d4d6:	f817 3009 	ldrb.w	r3, [r7, r9]
 801d4da:	f013 0308 	ands.w	r3, r3, #8
 801d4de:	f102 0501 	add.w	r5, r2, #1
 801d4e2:	d019      	beq.n	801d518 <__ssvfiscanf_r+0x74>
 801d4e4:	6863      	ldr	r3, [r4, #4]
 801d4e6:	2b00      	cmp	r3, #0
 801d4e8:	dd0f      	ble.n	801d50a <__ssvfiscanf_r+0x66>
 801d4ea:	6823      	ldr	r3, [r4, #0]
 801d4ec:	781a      	ldrb	r2, [r3, #0]
 801d4ee:	5cba      	ldrb	r2, [r7, r2]
 801d4f0:	0712      	lsls	r2, r2, #28
 801d4f2:	d401      	bmi.n	801d4f8 <__ssvfiscanf_r+0x54>
 801d4f4:	462a      	mov	r2, r5
 801d4f6:	e7e8      	b.n	801d4ca <__ssvfiscanf_r+0x26>
 801d4f8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d4fa:	3201      	adds	r2, #1
 801d4fc:	9245      	str	r2, [sp, #276]	@ 0x114
 801d4fe:	6862      	ldr	r2, [r4, #4]
 801d500:	3301      	adds	r3, #1
 801d502:	3a01      	subs	r2, #1
 801d504:	6062      	str	r2, [r4, #4]
 801d506:	6023      	str	r3, [r4, #0]
 801d508:	e7ec      	b.n	801d4e4 <__ssvfiscanf_r+0x40>
 801d50a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d50c:	4621      	mov	r1, r4
 801d50e:	4630      	mov	r0, r6
 801d510:	4798      	blx	r3
 801d512:	2800      	cmp	r0, #0
 801d514:	d0e9      	beq.n	801d4ea <__ssvfiscanf_r+0x46>
 801d516:	e7ed      	b.n	801d4f4 <__ssvfiscanf_r+0x50>
 801d518:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801d51c:	f040 8085 	bne.w	801d62a <__ssvfiscanf_r+0x186>
 801d520:	9341      	str	r3, [sp, #260]	@ 0x104
 801d522:	9343      	str	r3, [sp, #268]	@ 0x10c
 801d524:	7853      	ldrb	r3, [r2, #1]
 801d526:	2b2a      	cmp	r3, #42	@ 0x2a
 801d528:	bf02      	ittt	eq
 801d52a:	2310      	moveq	r3, #16
 801d52c:	1c95      	addeq	r5, r2, #2
 801d52e:	9341      	streq	r3, [sp, #260]	@ 0x104
 801d530:	220a      	movs	r2, #10
 801d532:	46aa      	mov	sl, r5
 801d534:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801d538:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801d53c:	2b09      	cmp	r3, #9
 801d53e:	d91e      	bls.n	801d57e <__ssvfiscanf_r+0xda>
 801d540:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801d75c <__ssvfiscanf_r+0x2b8>
 801d544:	2203      	movs	r2, #3
 801d546:	4658      	mov	r0, fp
 801d548:	f7e2 fef2 	bl	8000330 <memchr>
 801d54c:	b138      	cbz	r0, 801d55e <__ssvfiscanf_r+0xba>
 801d54e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d550:	eba0 000b 	sub.w	r0, r0, fp
 801d554:	2301      	movs	r3, #1
 801d556:	4083      	lsls	r3, r0
 801d558:	4313      	orrs	r3, r2
 801d55a:	9341      	str	r3, [sp, #260]	@ 0x104
 801d55c:	4655      	mov	r5, sl
 801d55e:	f815 3b01 	ldrb.w	r3, [r5], #1
 801d562:	2b78      	cmp	r3, #120	@ 0x78
 801d564:	d806      	bhi.n	801d574 <__ssvfiscanf_r+0xd0>
 801d566:	2b57      	cmp	r3, #87	@ 0x57
 801d568:	d810      	bhi.n	801d58c <__ssvfiscanf_r+0xe8>
 801d56a:	2b25      	cmp	r3, #37	@ 0x25
 801d56c:	d05d      	beq.n	801d62a <__ssvfiscanf_r+0x186>
 801d56e:	d857      	bhi.n	801d620 <__ssvfiscanf_r+0x17c>
 801d570:	2b00      	cmp	r3, #0
 801d572:	d075      	beq.n	801d660 <__ssvfiscanf_r+0x1bc>
 801d574:	2303      	movs	r3, #3
 801d576:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d578:	230a      	movs	r3, #10
 801d57a:	9342      	str	r3, [sp, #264]	@ 0x108
 801d57c:	e088      	b.n	801d690 <__ssvfiscanf_r+0x1ec>
 801d57e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801d580:	fb02 1103 	mla	r1, r2, r3, r1
 801d584:	3930      	subs	r1, #48	@ 0x30
 801d586:	9143      	str	r1, [sp, #268]	@ 0x10c
 801d588:	4655      	mov	r5, sl
 801d58a:	e7d2      	b.n	801d532 <__ssvfiscanf_r+0x8e>
 801d58c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801d590:	2a20      	cmp	r2, #32
 801d592:	d8ef      	bhi.n	801d574 <__ssvfiscanf_r+0xd0>
 801d594:	a101      	add	r1, pc, #4	@ (adr r1, 801d59c <__ssvfiscanf_r+0xf8>)
 801d596:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801d59a:	bf00      	nop
 801d59c:	0801d66f 	.word	0x0801d66f
 801d5a0:	0801d575 	.word	0x0801d575
 801d5a4:	0801d575 	.word	0x0801d575
 801d5a8:	0801d6c9 	.word	0x0801d6c9
 801d5ac:	0801d575 	.word	0x0801d575
 801d5b0:	0801d575 	.word	0x0801d575
 801d5b4:	0801d575 	.word	0x0801d575
 801d5b8:	0801d575 	.word	0x0801d575
 801d5bc:	0801d575 	.word	0x0801d575
 801d5c0:	0801d575 	.word	0x0801d575
 801d5c4:	0801d575 	.word	0x0801d575
 801d5c8:	0801d6df 	.word	0x0801d6df
 801d5cc:	0801d6c5 	.word	0x0801d6c5
 801d5d0:	0801d627 	.word	0x0801d627
 801d5d4:	0801d627 	.word	0x0801d627
 801d5d8:	0801d627 	.word	0x0801d627
 801d5dc:	0801d575 	.word	0x0801d575
 801d5e0:	0801d681 	.word	0x0801d681
 801d5e4:	0801d575 	.word	0x0801d575
 801d5e8:	0801d575 	.word	0x0801d575
 801d5ec:	0801d575 	.word	0x0801d575
 801d5f0:	0801d575 	.word	0x0801d575
 801d5f4:	0801d6ef 	.word	0x0801d6ef
 801d5f8:	0801d689 	.word	0x0801d689
 801d5fc:	0801d667 	.word	0x0801d667
 801d600:	0801d575 	.word	0x0801d575
 801d604:	0801d575 	.word	0x0801d575
 801d608:	0801d6eb 	.word	0x0801d6eb
 801d60c:	0801d575 	.word	0x0801d575
 801d610:	0801d6c5 	.word	0x0801d6c5
 801d614:	0801d575 	.word	0x0801d575
 801d618:	0801d575 	.word	0x0801d575
 801d61c:	0801d66f 	.word	0x0801d66f
 801d620:	3b45      	subs	r3, #69	@ 0x45
 801d622:	2b02      	cmp	r3, #2
 801d624:	d8a6      	bhi.n	801d574 <__ssvfiscanf_r+0xd0>
 801d626:	2305      	movs	r3, #5
 801d628:	e031      	b.n	801d68e <__ssvfiscanf_r+0x1ea>
 801d62a:	6863      	ldr	r3, [r4, #4]
 801d62c:	2b00      	cmp	r3, #0
 801d62e:	dd0d      	ble.n	801d64c <__ssvfiscanf_r+0x1a8>
 801d630:	6823      	ldr	r3, [r4, #0]
 801d632:	781a      	ldrb	r2, [r3, #0]
 801d634:	454a      	cmp	r2, r9
 801d636:	f040 80a6 	bne.w	801d786 <__ssvfiscanf_r+0x2e2>
 801d63a:	3301      	adds	r3, #1
 801d63c:	6862      	ldr	r2, [r4, #4]
 801d63e:	6023      	str	r3, [r4, #0]
 801d640:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801d642:	3a01      	subs	r2, #1
 801d644:	3301      	adds	r3, #1
 801d646:	6062      	str	r2, [r4, #4]
 801d648:	9345      	str	r3, [sp, #276]	@ 0x114
 801d64a:	e753      	b.n	801d4f4 <__ssvfiscanf_r+0x50>
 801d64c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d64e:	4621      	mov	r1, r4
 801d650:	4630      	mov	r0, r6
 801d652:	4798      	blx	r3
 801d654:	2800      	cmp	r0, #0
 801d656:	d0eb      	beq.n	801d630 <__ssvfiscanf_r+0x18c>
 801d658:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d65a:	2800      	cmp	r0, #0
 801d65c:	f040 808b 	bne.w	801d776 <__ssvfiscanf_r+0x2d2>
 801d660:	f04f 30ff 	mov.w	r0, #4294967295
 801d664:	e08b      	b.n	801d77e <__ssvfiscanf_r+0x2da>
 801d666:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d668:	f042 0220 	orr.w	r2, r2, #32
 801d66c:	9241      	str	r2, [sp, #260]	@ 0x104
 801d66e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d670:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801d674:	9241      	str	r2, [sp, #260]	@ 0x104
 801d676:	2210      	movs	r2, #16
 801d678:	2b6e      	cmp	r3, #110	@ 0x6e
 801d67a:	9242      	str	r2, [sp, #264]	@ 0x108
 801d67c:	d902      	bls.n	801d684 <__ssvfiscanf_r+0x1e0>
 801d67e:	e005      	b.n	801d68c <__ssvfiscanf_r+0x1e8>
 801d680:	2300      	movs	r3, #0
 801d682:	9342      	str	r3, [sp, #264]	@ 0x108
 801d684:	2303      	movs	r3, #3
 801d686:	e002      	b.n	801d68e <__ssvfiscanf_r+0x1ea>
 801d688:	2308      	movs	r3, #8
 801d68a:	9342      	str	r3, [sp, #264]	@ 0x108
 801d68c:	2304      	movs	r3, #4
 801d68e:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d690:	6863      	ldr	r3, [r4, #4]
 801d692:	2b00      	cmp	r3, #0
 801d694:	dd39      	ble.n	801d70a <__ssvfiscanf_r+0x266>
 801d696:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d698:	0659      	lsls	r1, r3, #25
 801d69a:	d404      	bmi.n	801d6a6 <__ssvfiscanf_r+0x202>
 801d69c:	6823      	ldr	r3, [r4, #0]
 801d69e:	781a      	ldrb	r2, [r3, #0]
 801d6a0:	5cba      	ldrb	r2, [r7, r2]
 801d6a2:	0712      	lsls	r2, r2, #28
 801d6a4:	d438      	bmi.n	801d718 <__ssvfiscanf_r+0x274>
 801d6a6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801d6a8:	2b02      	cmp	r3, #2
 801d6aa:	dc47      	bgt.n	801d73c <__ssvfiscanf_r+0x298>
 801d6ac:	466b      	mov	r3, sp
 801d6ae:	4622      	mov	r2, r4
 801d6b0:	a941      	add	r1, sp, #260	@ 0x104
 801d6b2:	4630      	mov	r0, r6
 801d6b4:	f000 f9ae 	bl	801da14 <_scanf_chars>
 801d6b8:	2801      	cmp	r0, #1
 801d6ba:	d064      	beq.n	801d786 <__ssvfiscanf_r+0x2e2>
 801d6bc:	2802      	cmp	r0, #2
 801d6be:	f47f af19 	bne.w	801d4f4 <__ssvfiscanf_r+0x50>
 801d6c2:	e7c9      	b.n	801d658 <__ssvfiscanf_r+0x1b4>
 801d6c4:	220a      	movs	r2, #10
 801d6c6:	e7d7      	b.n	801d678 <__ssvfiscanf_r+0x1d4>
 801d6c8:	4629      	mov	r1, r5
 801d6ca:	4640      	mov	r0, r8
 801d6cc:	f000 fbfe 	bl	801decc <__sccl>
 801d6d0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d6d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d6d6:	9341      	str	r3, [sp, #260]	@ 0x104
 801d6d8:	4605      	mov	r5, r0
 801d6da:	2301      	movs	r3, #1
 801d6dc:	e7d7      	b.n	801d68e <__ssvfiscanf_r+0x1ea>
 801d6de:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d6e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d6e4:	9341      	str	r3, [sp, #260]	@ 0x104
 801d6e6:	2300      	movs	r3, #0
 801d6e8:	e7d1      	b.n	801d68e <__ssvfiscanf_r+0x1ea>
 801d6ea:	2302      	movs	r3, #2
 801d6ec:	e7cf      	b.n	801d68e <__ssvfiscanf_r+0x1ea>
 801d6ee:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801d6f0:	06c3      	lsls	r3, r0, #27
 801d6f2:	f53f aeff 	bmi.w	801d4f4 <__ssvfiscanf_r+0x50>
 801d6f6:	9b00      	ldr	r3, [sp, #0]
 801d6f8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d6fa:	1d19      	adds	r1, r3, #4
 801d6fc:	9100      	str	r1, [sp, #0]
 801d6fe:	681b      	ldr	r3, [r3, #0]
 801d700:	07c0      	lsls	r0, r0, #31
 801d702:	bf4c      	ite	mi
 801d704:	801a      	strhmi	r2, [r3, #0]
 801d706:	601a      	strpl	r2, [r3, #0]
 801d708:	e6f4      	b.n	801d4f4 <__ssvfiscanf_r+0x50>
 801d70a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d70c:	4621      	mov	r1, r4
 801d70e:	4630      	mov	r0, r6
 801d710:	4798      	blx	r3
 801d712:	2800      	cmp	r0, #0
 801d714:	d0bf      	beq.n	801d696 <__ssvfiscanf_r+0x1f2>
 801d716:	e79f      	b.n	801d658 <__ssvfiscanf_r+0x1b4>
 801d718:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d71a:	3201      	adds	r2, #1
 801d71c:	9245      	str	r2, [sp, #276]	@ 0x114
 801d71e:	6862      	ldr	r2, [r4, #4]
 801d720:	3a01      	subs	r2, #1
 801d722:	2a00      	cmp	r2, #0
 801d724:	6062      	str	r2, [r4, #4]
 801d726:	dd02      	ble.n	801d72e <__ssvfiscanf_r+0x28a>
 801d728:	3301      	adds	r3, #1
 801d72a:	6023      	str	r3, [r4, #0]
 801d72c:	e7b6      	b.n	801d69c <__ssvfiscanf_r+0x1f8>
 801d72e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d730:	4621      	mov	r1, r4
 801d732:	4630      	mov	r0, r6
 801d734:	4798      	blx	r3
 801d736:	2800      	cmp	r0, #0
 801d738:	d0b0      	beq.n	801d69c <__ssvfiscanf_r+0x1f8>
 801d73a:	e78d      	b.n	801d658 <__ssvfiscanf_r+0x1b4>
 801d73c:	2b04      	cmp	r3, #4
 801d73e:	dc0f      	bgt.n	801d760 <__ssvfiscanf_r+0x2bc>
 801d740:	466b      	mov	r3, sp
 801d742:	4622      	mov	r2, r4
 801d744:	a941      	add	r1, sp, #260	@ 0x104
 801d746:	4630      	mov	r0, r6
 801d748:	f000 f9be 	bl	801dac8 <_scanf_i>
 801d74c:	e7b4      	b.n	801d6b8 <__ssvfiscanf_r+0x214>
 801d74e:	bf00      	nop
 801d750:	0801d3f1 	.word	0x0801d3f1
 801d754:	0801d46b 	.word	0x0801d46b
 801d758:	0801f409 	.word	0x0801f409
 801d75c:	0801f62e 	.word	0x0801f62e
 801d760:	4b0a      	ldr	r3, [pc, #40]	@ (801d78c <__ssvfiscanf_r+0x2e8>)
 801d762:	2b00      	cmp	r3, #0
 801d764:	f43f aec6 	beq.w	801d4f4 <__ssvfiscanf_r+0x50>
 801d768:	466b      	mov	r3, sp
 801d76a:	4622      	mov	r2, r4
 801d76c:	a941      	add	r1, sp, #260	@ 0x104
 801d76e:	4630      	mov	r0, r6
 801d770:	f7fc fd10 	bl	801a194 <_scanf_float>
 801d774:	e7a0      	b.n	801d6b8 <__ssvfiscanf_r+0x214>
 801d776:	89a3      	ldrh	r3, [r4, #12]
 801d778:	065b      	lsls	r3, r3, #25
 801d77a:	f53f af71 	bmi.w	801d660 <__ssvfiscanf_r+0x1bc>
 801d77e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801d782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d786:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d788:	e7f9      	b.n	801d77e <__ssvfiscanf_r+0x2da>
 801d78a:	bf00      	nop
 801d78c:	0801a195 	.word	0x0801a195

0801d790 <__sfputc_r>:
 801d790:	6893      	ldr	r3, [r2, #8]
 801d792:	3b01      	subs	r3, #1
 801d794:	2b00      	cmp	r3, #0
 801d796:	b410      	push	{r4}
 801d798:	6093      	str	r3, [r2, #8]
 801d79a:	da08      	bge.n	801d7ae <__sfputc_r+0x1e>
 801d79c:	6994      	ldr	r4, [r2, #24]
 801d79e:	42a3      	cmp	r3, r4
 801d7a0:	db01      	blt.n	801d7a6 <__sfputc_r+0x16>
 801d7a2:	290a      	cmp	r1, #10
 801d7a4:	d103      	bne.n	801d7ae <__sfputc_r+0x1e>
 801d7a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d7aa:	f7fd b9ed 	b.w	801ab88 <__swbuf_r>
 801d7ae:	6813      	ldr	r3, [r2, #0]
 801d7b0:	1c58      	adds	r0, r3, #1
 801d7b2:	6010      	str	r0, [r2, #0]
 801d7b4:	7019      	strb	r1, [r3, #0]
 801d7b6:	4608      	mov	r0, r1
 801d7b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d7bc:	4770      	bx	lr

0801d7be <__sfputs_r>:
 801d7be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d7c0:	4606      	mov	r6, r0
 801d7c2:	460f      	mov	r7, r1
 801d7c4:	4614      	mov	r4, r2
 801d7c6:	18d5      	adds	r5, r2, r3
 801d7c8:	42ac      	cmp	r4, r5
 801d7ca:	d101      	bne.n	801d7d0 <__sfputs_r+0x12>
 801d7cc:	2000      	movs	r0, #0
 801d7ce:	e007      	b.n	801d7e0 <__sfputs_r+0x22>
 801d7d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d7d4:	463a      	mov	r2, r7
 801d7d6:	4630      	mov	r0, r6
 801d7d8:	f7ff ffda 	bl	801d790 <__sfputc_r>
 801d7dc:	1c43      	adds	r3, r0, #1
 801d7de:	d1f3      	bne.n	801d7c8 <__sfputs_r+0xa>
 801d7e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d7e4 <_vfiprintf_r>:
 801d7e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d7e8:	460d      	mov	r5, r1
 801d7ea:	b09d      	sub	sp, #116	@ 0x74
 801d7ec:	4614      	mov	r4, r2
 801d7ee:	4698      	mov	r8, r3
 801d7f0:	4606      	mov	r6, r0
 801d7f2:	b118      	cbz	r0, 801d7fc <_vfiprintf_r+0x18>
 801d7f4:	6a03      	ldr	r3, [r0, #32]
 801d7f6:	b90b      	cbnz	r3, 801d7fc <_vfiprintf_r+0x18>
 801d7f8:	f7fc ff5e 	bl	801a6b8 <__sinit>
 801d7fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d7fe:	07d9      	lsls	r1, r3, #31
 801d800:	d405      	bmi.n	801d80e <_vfiprintf_r+0x2a>
 801d802:	89ab      	ldrh	r3, [r5, #12]
 801d804:	059a      	lsls	r2, r3, #22
 801d806:	d402      	bmi.n	801d80e <_vfiprintf_r+0x2a>
 801d808:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d80a:	f7fd fb38 	bl	801ae7e <__retarget_lock_acquire_recursive>
 801d80e:	89ab      	ldrh	r3, [r5, #12]
 801d810:	071b      	lsls	r3, r3, #28
 801d812:	d501      	bpl.n	801d818 <_vfiprintf_r+0x34>
 801d814:	692b      	ldr	r3, [r5, #16]
 801d816:	b99b      	cbnz	r3, 801d840 <_vfiprintf_r+0x5c>
 801d818:	4629      	mov	r1, r5
 801d81a:	4630      	mov	r0, r6
 801d81c:	f7fd f9f2 	bl	801ac04 <__swsetup_r>
 801d820:	b170      	cbz	r0, 801d840 <_vfiprintf_r+0x5c>
 801d822:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d824:	07dc      	lsls	r4, r3, #31
 801d826:	d504      	bpl.n	801d832 <_vfiprintf_r+0x4e>
 801d828:	f04f 30ff 	mov.w	r0, #4294967295
 801d82c:	b01d      	add	sp, #116	@ 0x74
 801d82e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d832:	89ab      	ldrh	r3, [r5, #12]
 801d834:	0598      	lsls	r0, r3, #22
 801d836:	d4f7      	bmi.n	801d828 <_vfiprintf_r+0x44>
 801d838:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d83a:	f7fd fb21 	bl	801ae80 <__retarget_lock_release_recursive>
 801d83e:	e7f3      	b.n	801d828 <_vfiprintf_r+0x44>
 801d840:	2300      	movs	r3, #0
 801d842:	9309      	str	r3, [sp, #36]	@ 0x24
 801d844:	2320      	movs	r3, #32
 801d846:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d84a:	f8cd 800c 	str.w	r8, [sp, #12]
 801d84e:	2330      	movs	r3, #48	@ 0x30
 801d850:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801da00 <_vfiprintf_r+0x21c>
 801d854:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d858:	f04f 0901 	mov.w	r9, #1
 801d85c:	4623      	mov	r3, r4
 801d85e:	469a      	mov	sl, r3
 801d860:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d864:	b10a      	cbz	r2, 801d86a <_vfiprintf_r+0x86>
 801d866:	2a25      	cmp	r2, #37	@ 0x25
 801d868:	d1f9      	bne.n	801d85e <_vfiprintf_r+0x7a>
 801d86a:	ebba 0b04 	subs.w	fp, sl, r4
 801d86e:	d00b      	beq.n	801d888 <_vfiprintf_r+0xa4>
 801d870:	465b      	mov	r3, fp
 801d872:	4622      	mov	r2, r4
 801d874:	4629      	mov	r1, r5
 801d876:	4630      	mov	r0, r6
 801d878:	f7ff ffa1 	bl	801d7be <__sfputs_r>
 801d87c:	3001      	adds	r0, #1
 801d87e:	f000 80a7 	beq.w	801d9d0 <_vfiprintf_r+0x1ec>
 801d882:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d884:	445a      	add	r2, fp
 801d886:	9209      	str	r2, [sp, #36]	@ 0x24
 801d888:	f89a 3000 	ldrb.w	r3, [sl]
 801d88c:	2b00      	cmp	r3, #0
 801d88e:	f000 809f 	beq.w	801d9d0 <_vfiprintf_r+0x1ec>
 801d892:	2300      	movs	r3, #0
 801d894:	f04f 32ff 	mov.w	r2, #4294967295
 801d898:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d89c:	f10a 0a01 	add.w	sl, sl, #1
 801d8a0:	9304      	str	r3, [sp, #16]
 801d8a2:	9307      	str	r3, [sp, #28]
 801d8a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d8a8:	931a      	str	r3, [sp, #104]	@ 0x68
 801d8aa:	4654      	mov	r4, sl
 801d8ac:	2205      	movs	r2, #5
 801d8ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d8b2:	4853      	ldr	r0, [pc, #332]	@ (801da00 <_vfiprintf_r+0x21c>)
 801d8b4:	f7e2 fd3c 	bl	8000330 <memchr>
 801d8b8:	9a04      	ldr	r2, [sp, #16]
 801d8ba:	b9d8      	cbnz	r0, 801d8f4 <_vfiprintf_r+0x110>
 801d8bc:	06d1      	lsls	r1, r2, #27
 801d8be:	bf44      	itt	mi
 801d8c0:	2320      	movmi	r3, #32
 801d8c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d8c6:	0713      	lsls	r3, r2, #28
 801d8c8:	bf44      	itt	mi
 801d8ca:	232b      	movmi	r3, #43	@ 0x2b
 801d8cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d8d0:	f89a 3000 	ldrb.w	r3, [sl]
 801d8d4:	2b2a      	cmp	r3, #42	@ 0x2a
 801d8d6:	d015      	beq.n	801d904 <_vfiprintf_r+0x120>
 801d8d8:	9a07      	ldr	r2, [sp, #28]
 801d8da:	4654      	mov	r4, sl
 801d8dc:	2000      	movs	r0, #0
 801d8de:	f04f 0c0a 	mov.w	ip, #10
 801d8e2:	4621      	mov	r1, r4
 801d8e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d8e8:	3b30      	subs	r3, #48	@ 0x30
 801d8ea:	2b09      	cmp	r3, #9
 801d8ec:	d94b      	bls.n	801d986 <_vfiprintf_r+0x1a2>
 801d8ee:	b1b0      	cbz	r0, 801d91e <_vfiprintf_r+0x13a>
 801d8f0:	9207      	str	r2, [sp, #28]
 801d8f2:	e014      	b.n	801d91e <_vfiprintf_r+0x13a>
 801d8f4:	eba0 0308 	sub.w	r3, r0, r8
 801d8f8:	fa09 f303 	lsl.w	r3, r9, r3
 801d8fc:	4313      	orrs	r3, r2
 801d8fe:	9304      	str	r3, [sp, #16]
 801d900:	46a2      	mov	sl, r4
 801d902:	e7d2      	b.n	801d8aa <_vfiprintf_r+0xc6>
 801d904:	9b03      	ldr	r3, [sp, #12]
 801d906:	1d19      	adds	r1, r3, #4
 801d908:	681b      	ldr	r3, [r3, #0]
 801d90a:	9103      	str	r1, [sp, #12]
 801d90c:	2b00      	cmp	r3, #0
 801d90e:	bfbb      	ittet	lt
 801d910:	425b      	neglt	r3, r3
 801d912:	f042 0202 	orrlt.w	r2, r2, #2
 801d916:	9307      	strge	r3, [sp, #28]
 801d918:	9307      	strlt	r3, [sp, #28]
 801d91a:	bfb8      	it	lt
 801d91c:	9204      	strlt	r2, [sp, #16]
 801d91e:	7823      	ldrb	r3, [r4, #0]
 801d920:	2b2e      	cmp	r3, #46	@ 0x2e
 801d922:	d10a      	bne.n	801d93a <_vfiprintf_r+0x156>
 801d924:	7863      	ldrb	r3, [r4, #1]
 801d926:	2b2a      	cmp	r3, #42	@ 0x2a
 801d928:	d132      	bne.n	801d990 <_vfiprintf_r+0x1ac>
 801d92a:	9b03      	ldr	r3, [sp, #12]
 801d92c:	1d1a      	adds	r2, r3, #4
 801d92e:	681b      	ldr	r3, [r3, #0]
 801d930:	9203      	str	r2, [sp, #12]
 801d932:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d936:	3402      	adds	r4, #2
 801d938:	9305      	str	r3, [sp, #20]
 801d93a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801da10 <_vfiprintf_r+0x22c>
 801d93e:	7821      	ldrb	r1, [r4, #0]
 801d940:	2203      	movs	r2, #3
 801d942:	4650      	mov	r0, sl
 801d944:	f7e2 fcf4 	bl	8000330 <memchr>
 801d948:	b138      	cbz	r0, 801d95a <_vfiprintf_r+0x176>
 801d94a:	9b04      	ldr	r3, [sp, #16]
 801d94c:	eba0 000a 	sub.w	r0, r0, sl
 801d950:	2240      	movs	r2, #64	@ 0x40
 801d952:	4082      	lsls	r2, r0
 801d954:	4313      	orrs	r3, r2
 801d956:	3401      	adds	r4, #1
 801d958:	9304      	str	r3, [sp, #16]
 801d95a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d95e:	4829      	ldr	r0, [pc, #164]	@ (801da04 <_vfiprintf_r+0x220>)
 801d960:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d964:	2206      	movs	r2, #6
 801d966:	f7e2 fce3 	bl	8000330 <memchr>
 801d96a:	2800      	cmp	r0, #0
 801d96c:	d03f      	beq.n	801d9ee <_vfiprintf_r+0x20a>
 801d96e:	4b26      	ldr	r3, [pc, #152]	@ (801da08 <_vfiprintf_r+0x224>)
 801d970:	bb1b      	cbnz	r3, 801d9ba <_vfiprintf_r+0x1d6>
 801d972:	9b03      	ldr	r3, [sp, #12]
 801d974:	3307      	adds	r3, #7
 801d976:	f023 0307 	bic.w	r3, r3, #7
 801d97a:	3308      	adds	r3, #8
 801d97c:	9303      	str	r3, [sp, #12]
 801d97e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d980:	443b      	add	r3, r7
 801d982:	9309      	str	r3, [sp, #36]	@ 0x24
 801d984:	e76a      	b.n	801d85c <_vfiprintf_r+0x78>
 801d986:	fb0c 3202 	mla	r2, ip, r2, r3
 801d98a:	460c      	mov	r4, r1
 801d98c:	2001      	movs	r0, #1
 801d98e:	e7a8      	b.n	801d8e2 <_vfiprintf_r+0xfe>
 801d990:	2300      	movs	r3, #0
 801d992:	3401      	adds	r4, #1
 801d994:	9305      	str	r3, [sp, #20]
 801d996:	4619      	mov	r1, r3
 801d998:	f04f 0c0a 	mov.w	ip, #10
 801d99c:	4620      	mov	r0, r4
 801d99e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d9a2:	3a30      	subs	r2, #48	@ 0x30
 801d9a4:	2a09      	cmp	r2, #9
 801d9a6:	d903      	bls.n	801d9b0 <_vfiprintf_r+0x1cc>
 801d9a8:	2b00      	cmp	r3, #0
 801d9aa:	d0c6      	beq.n	801d93a <_vfiprintf_r+0x156>
 801d9ac:	9105      	str	r1, [sp, #20]
 801d9ae:	e7c4      	b.n	801d93a <_vfiprintf_r+0x156>
 801d9b0:	fb0c 2101 	mla	r1, ip, r1, r2
 801d9b4:	4604      	mov	r4, r0
 801d9b6:	2301      	movs	r3, #1
 801d9b8:	e7f0      	b.n	801d99c <_vfiprintf_r+0x1b8>
 801d9ba:	ab03      	add	r3, sp, #12
 801d9bc:	9300      	str	r3, [sp, #0]
 801d9be:	462a      	mov	r2, r5
 801d9c0:	4b12      	ldr	r3, [pc, #72]	@ (801da0c <_vfiprintf_r+0x228>)
 801d9c2:	a904      	add	r1, sp, #16
 801d9c4:	4630      	mov	r0, r6
 801d9c6:	f7fc f83f 	bl	8019a48 <_printf_float>
 801d9ca:	4607      	mov	r7, r0
 801d9cc:	1c78      	adds	r0, r7, #1
 801d9ce:	d1d6      	bne.n	801d97e <_vfiprintf_r+0x19a>
 801d9d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d9d2:	07d9      	lsls	r1, r3, #31
 801d9d4:	d405      	bmi.n	801d9e2 <_vfiprintf_r+0x1fe>
 801d9d6:	89ab      	ldrh	r3, [r5, #12]
 801d9d8:	059a      	lsls	r2, r3, #22
 801d9da:	d402      	bmi.n	801d9e2 <_vfiprintf_r+0x1fe>
 801d9dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d9de:	f7fd fa4f 	bl	801ae80 <__retarget_lock_release_recursive>
 801d9e2:	89ab      	ldrh	r3, [r5, #12]
 801d9e4:	065b      	lsls	r3, r3, #25
 801d9e6:	f53f af1f 	bmi.w	801d828 <_vfiprintf_r+0x44>
 801d9ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d9ec:	e71e      	b.n	801d82c <_vfiprintf_r+0x48>
 801d9ee:	ab03      	add	r3, sp, #12
 801d9f0:	9300      	str	r3, [sp, #0]
 801d9f2:	462a      	mov	r2, r5
 801d9f4:	4b05      	ldr	r3, [pc, #20]	@ (801da0c <_vfiprintf_r+0x228>)
 801d9f6:	a904      	add	r1, sp, #16
 801d9f8:	4630      	mov	r0, r6
 801d9fa:	f7fc faad 	bl	8019f58 <_printf_i>
 801d9fe:	e7e4      	b.n	801d9ca <_vfiprintf_r+0x1e6>
 801da00:	0801f628 	.word	0x0801f628
 801da04:	0801f632 	.word	0x0801f632
 801da08:	08019a49 	.word	0x08019a49
 801da0c:	0801d7bf 	.word	0x0801d7bf
 801da10:	0801f62e 	.word	0x0801f62e

0801da14 <_scanf_chars>:
 801da14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801da18:	4615      	mov	r5, r2
 801da1a:	688a      	ldr	r2, [r1, #8]
 801da1c:	4680      	mov	r8, r0
 801da1e:	460c      	mov	r4, r1
 801da20:	b932      	cbnz	r2, 801da30 <_scanf_chars+0x1c>
 801da22:	698a      	ldr	r2, [r1, #24]
 801da24:	2a00      	cmp	r2, #0
 801da26:	bf14      	ite	ne
 801da28:	f04f 32ff 	movne.w	r2, #4294967295
 801da2c:	2201      	moveq	r2, #1
 801da2e:	608a      	str	r2, [r1, #8]
 801da30:	6822      	ldr	r2, [r4, #0]
 801da32:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801dac4 <_scanf_chars+0xb0>
 801da36:	06d1      	lsls	r1, r2, #27
 801da38:	bf5f      	itttt	pl
 801da3a:	681a      	ldrpl	r2, [r3, #0]
 801da3c:	1d11      	addpl	r1, r2, #4
 801da3e:	6019      	strpl	r1, [r3, #0]
 801da40:	6816      	ldrpl	r6, [r2, #0]
 801da42:	2700      	movs	r7, #0
 801da44:	69a0      	ldr	r0, [r4, #24]
 801da46:	b188      	cbz	r0, 801da6c <_scanf_chars+0x58>
 801da48:	2801      	cmp	r0, #1
 801da4a:	d107      	bne.n	801da5c <_scanf_chars+0x48>
 801da4c:	682b      	ldr	r3, [r5, #0]
 801da4e:	781a      	ldrb	r2, [r3, #0]
 801da50:	6963      	ldr	r3, [r4, #20]
 801da52:	5c9b      	ldrb	r3, [r3, r2]
 801da54:	b953      	cbnz	r3, 801da6c <_scanf_chars+0x58>
 801da56:	2f00      	cmp	r7, #0
 801da58:	d031      	beq.n	801dabe <_scanf_chars+0xaa>
 801da5a:	e022      	b.n	801daa2 <_scanf_chars+0x8e>
 801da5c:	2802      	cmp	r0, #2
 801da5e:	d120      	bne.n	801daa2 <_scanf_chars+0x8e>
 801da60:	682b      	ldr	r3, [r5, #0]
 801da62:	781b      	ldrb	r3, [r3, #0]
 801da64:	f819 3003 	ldrb.w	r3, [r9, r3]
 801da68:	071b      	lsls	r3, r3, #28
 801da6a:	d41a      	bmi.n	801daa2 <_scanf_chars+0x8e>
 801da6c:	6823      	ldr	r3, [r4, #0]
 801da6e:	06da      	lsls	r2, r3, #27
 801da70:	bf5e      	ittt	pl
 801da72:	682b      	ldrpl	r3, [r5, #0]
 801da74:	781b      	ldrbpl	r3, [r3, #0]
 801da76:	f806 3b01 	strbpl.w	r3, [r6], #1
 801da7a:	682a      	ldr	r2, [r5, #0]
 801da7c:	686b      	ldr	r3, [r5, #4]
 801da7e:	3201      	adds	r2, #1
 801da80:	602a      	str	r2, [r5, #0]
 801da82:	68a2      	ldr	r2, [r4, #8]
 801da84:	3b01      	subs	r3, #1
 801da86:	3a01      	subs	r2, #1
 801da88:	606b      	str	r3, [r5, #4]
 801da8a:	3701      	adds	r7, #1
 801da8c:	60a2      	str	r2, [r4, #8]
 801da8e:	b142      	cbz	r2, 801daa2 <_scanf_chars+0x8e>
 801da90:	2b00      	cmp	r3, #0
 801da92:	dcd7      	bgt.n	801da44 <_scanf_chars+0x30>
 801da94:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801da98:	4629      	mov	r1, r5
 801da9a:	4640      	mov	r0, r8
 801da9c:	4798      	blx	r3
 801da9e:	2800      	cmp	r0, #0
 801daa0:	d0d0      	beq.n	801da44 <_scanf_chars+0x30>
 801daa2:	6823      	ldr	r3, [r4, #0]
 801daa4:	f013 0310 	ands.w	r3, r3, #16
 801daa8:	d105      	bne.n	801dab6 <_scanf_chars+0xa2>
 801daaa:	68e2      	ldr	r2, [r4, #12]
 801daac:	3201      	adds	r2, #1
 801daae:	60e2      	str	r2, [r4, #12]
 801dab0:	69a2      	ldr	r2, [r4, #24]
 801dab2:	b102      	cbz	r2, 801dab6 <_scanf_chars+0xa2>
 801dab4:	7033      	strb	r3, [r6, #0]
 801dab6:	6923      	ldr	r3, [r4, #16]
 801dab8:	443b      	add	r3, r7
 801daba:	6123      	str	r3, [r4, #16]
 801dabc:	2000      	movs	r0, #0
 801dabe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801dac2:	bf00      	nop
 801dac4:	0801f409 	.word	0x0801f409

0801dac8 <_scanf_i>:
 801dac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dacc:	4698      	mov	r8, r3
 801dace:	4b74      	ldr	r3, [pc, #464]	@ (801dca0 <_scanf_i+0x1d8>)
 801dad0:	460c      	mov	r4, r1
 801dad2:	4682      	mov	sl, r0
 801dad4:	4616      	mov	r6, r2
 801dad6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801dada:	b087      	sub	sp, #28
 801dadc:	ab03      	add	r3, sp, #12
 801dade:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801dae2:	4b70      	ldr	r3, [pc, #448]	@ (801dca4 <_scanf_i+0x1dc>)
 801dae4:	69a1      	ldr	r1, [r4, #24]
 801dae6:	4a70      	ldr	r2, [pc, #448]	@ (801dca8 <_scanf_i+0x1e0>)
 801dae8:	2903      	cmp	r1, #3
 801daea:	bf08      	it	eq
 801daec:	461a      	moveq	r2, r3
 801daee:	68a3      	ldr	r3, [r4, #8]
 801daf0:	9201      	str	r2, [sp, #4]
 801daf2:	1e5a      	subs	r2, r3, #1
 801daf4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801daf8:	bf88      	it	hi
 801dafa:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801dafe:	4627      	mov	r7, r4
 801db00:	bf82      	ittt	hi
 801db02:	eb03 0905 	addhi.w	r9, r3, r5
 801db06:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801db0a:	60a3      	strhi	r3, [r4, #8]
 801db0c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801db10:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801db14:	bf98      	it	ls
 801db16:	f04f 0900 	movls.w	r9, #0
 801db1a:	6023      	str	r3, [r4, #0]
 801db1c:	463d      	mov	r5, r7
 801db1e:	f04f 0b00 	mov.w	fp, #0
 801db22:	6831      	ldr	r1, [r6, #0]
 801db24:	ab03      	add	r3, sp, #12
 801db26:	7809      	ldrb	r1, [r1, #0]
 801db28:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801db2c:	2202      	movs	r2, #2
 801db2e:	f7e2 fbff 	bl	8000330 <memchr>
 801db32:	b328      	cbz	r0, 801db80 <_scanf_i+0xb8>
 801db34:	f1bb 0f01 	cmp.w	fp, #1
 801db38:	d159      	bne.n	801dbee <_scanf_i+0x126>
 801db3a:	6862      	ldr	r2, [r4, #4]
 801db3c:	b92a      	cbnz	r2, 801db4a <_scanf_i+0x82>
 801db3e:	6822      	ldr	r2, [r4, #0]
 801db40:	2108      	movs	r1, #8
 801db42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801db46:	6061      	str	r1, [r4, #4]
 801db48:	6022      	str	r2, [r4, #0]
 801db4a:	6822      	ldr	r2, [r4, #0]
 801db4c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801db50:	6022      	str	r2, [r4, #0]
 801db52:	68a2      	ldr	r2, [r4, #8]
 801db54:	1e51      	subs	r1, r2, #1
 801db56:	60a1      	str	r1, [r4, #8]
 801db58:	b192      	cbz	r2, 801db80 <_scanf_i+0xb8>
 801db5a:	6832      	ldr	r2, [r6, #0]
 801db5c:	1c51      	adds	r1, r2, #1
 801db5e:	6031      	str	r1, [r6, #0]
 801db60:	7812      	ldrb	r2, [r2, #0]
 801db62:	f805 2b01 	strb.w	r2, [r5], #1
 801db66:	6872      	ldr	r2, [r6, #4]
 801db68:	3a01      	subs	r2, #1
 801db6a:	2a00      	cmp	r2, #0
 801db6c:	6072      	str	r2, [r6, #4]
 801db6e:	dc07      	bgt.n	801db80 <_scanf_i+0xb8>
 801db70:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801db74:	4631      	mov	r1, r6
 801db76:	4650      	mov	r0, sl
 801db78:	4790      	blx	r2
 801db7a:	2800      	cmp	r0, #0
 801db7c:	f040 8085 	bne.w	801dc8a <_scanf_i+0x1c2>
 801db80:	f10b 0b01 	add.w	fp, fp, #1
 801db84:	f1bb 0f03 	cmp.w	fp, #3
 801db88:	d1cb      	bne.n	801db22 <_scanf_i+0x5a>
 801db8a:	6863      	ldr	r3, [r4, #4]
 801db8c:	b90b      	cbnz	r3, 801db92 <_scanf_i+0xca>
 801db8e:	230a      	movs	r3, #10
 801db90:	6063      	str	r3, [r4, #4]
 801db92:	6863      	ldr	r3, [r4, #4]
 801db94:	4945      	ldr	r1, [pc, #276]	@ (801dcac <_scanf_i+0x1e4>)
 801db96:	6960      	ldr	r0, [r4, #20]
 801db98:	1ac9      	subs	r1, r1, r3
 801db9a:	f000 f997 	bl	801decc <__sccl>
 801db9e:	f04f 0b00 	mov.w	fp, #0
 801dba2:	68a3      	ldr	r3, [r4, #8]
 801dba4:	6822      	ldr	r2, [r4, #0]
 801dba6:	2b00      	cmp	r3, #0
 801dba8:	d03d      	beq.n	801dc26 <_scanf_i+0x15e>
 801dbaa:	6831      	ldr	r1, [r6, #0]
 801dbac:	6960      	ldr	r0, [r4, #20]
 801dbae:	f891 c000 	ldrb.w	ip, [r1]
 801dbb2:	f810 000c 	ldrb.w	r0, [r0, ip]
 801dbb6:	2800      	cmp	r0, #0
 801dbb8:	d035      	beq.n	801dc26 <_scanf_i+0x15e>
 801dbba:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801dbbe:	d124      	bne.n	801dc0a <_scanf_i+0x142>
 801dbc0:	0510      	lsls	r0, r2, #20
 801dbc2:	d522      	bpl.n	801dc0a <_scanf_i+0x142>
 801dbc4:	f10b 0b01 	add.w	fp, fp, #1
 801dbc8:	f1b9 0f00 	cmp.w	r9, #0
 801dbcc:	d003      	beq.n	801dbd6 <_scanf_i+0x10e>
 801dbce:	3301      	adds	r3, #1
 801dbd0:	f109 39ff 	add.w	r9, r9, #4294967295
 801dbd4:	60a3      	str	r3, [r4, #8]
 801dbd6:	6873      	ldr	r3, [r6, #4]
 801dbd8:	3b01      	subs	r3, #1
 801dbda:	2b00      	cmp	r3, #0
 801dbdc:	6073      	str	r3, [r6, #4]
 801dbde:	dd1b      	ble.n	801dc18 <_scanf_i+0x150>
 801dbe0:	6833      	ldr	r3, [r6, #0]
 801dbe2:	3301      	adds	r3, #1
 801dbe4:	6033      	str	r3, [r6, #0]
 801dbe6:	68a3      	ldr	r3, [r4, #8]
 801dbe8:	3b01      	subs	r3, #1
 801dbea:	60a3      	str	r3, [r4, #8]
 801dbec:	e7d9      	b.n	801dba2 <_scanf_i+0xda>
 801dbee:	f1bb 0f02 	cmp.w	fp, #2
 801dbf2:	d1ae      	bne.n	801db52 <_scanf_i+0x8a>
 801dbf4:	6822      	ldr	r2, [r4, #0]
 801dbf6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801dbfa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801dbfe:	d1c4      	bne.n	801db8a <_scanf_i+0xc2>
 801dc00:	2110      	movs	r1, #16
 801dc02:	6061      	str	r1, [r4, #4]
 801dc04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801dc08:	e7a2      	b.n	801db50 <_scanf_i+0x88>
 801dc0a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801dc0e:	6022      	str	r2, [r4, #0]
 801dc10:	780b      	ldrb	r3, [r1, #0]
 801dc12:	f805 3b01 	strb.w	r3, [r5], #1
 801dc16:	e7de      	b.n	801dbd6 <_scanf_i+0x10e>
 801dc18:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801dc1c:	4631      	mov	r1, r6
 801dc1e:	4650      	mov	r0, sl
 801dc20:	4798      	blx	r3
 801dc22:	2800      	cmp	r0, #0
 801dc24:	d0df      	beq.n	801dbe6 <_scanf_i+0x11e>
 801dc26:	6823      	ldr	r3, [r4, #0]
 801dc28:	05d9      	lsls	r1, r3, #23
 801dc2a:	d50d      	bpl.n	801dc48 <_scanf_i+0x180>
 801dc2c:	42bd      	cmp	r5, r7
 801dc2e:	d909      	bls.n	801dc44 <_scanf_i+0x17c>
 801dc30:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801dc34:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801dc38:	4632      	mov	r2, r6
 801dc3a:	4650      	mov	r0, sl
 801dc3c:	4798      	blx	r3
 801dc3e:	f105 39ff 	add.w	r9, r5, #4294967295
 801dc42:	464d      	mov	r5, r9
 801dc44:	42bd      	cmp	r5, r7
 801dc46:	d028      	beq.n	801dc9a <_scanf_i+0x1d2>
 801dc48:	6822      	ldr	r2, [r4, #0]
 801dc4a:	f012 0210 	ands.w	r2, r2, #16
 801dc4e:	d113      	bne.n	801dc78 <_scanf_i+0x1b0>
 801dc50:	702a      	strb	r2, [r5, #0]
 801dc52:	6863      	ldr	r3, [r4, #4]
 801dc54:	9e01      	ldr	r6, [sp, #4]
 801dc56:	4639      	mov	r1, r7
 801dc58:	4650      	mov	r0, sl
 801dc5a:	47b0      	blx	r6
 801dc5c:	f8d8 3000 	ldr.w	r3, [r8]
 801dc60:	6821      	ldr	r1, [r4, #0]
 801dc62:	1d1a      	adds	r2, r3, #4
 801dc64:	f8c8 2000 	str.w	r2, [r8]
 801dc68:	f011 0f20 	tst.w	r1, #32
 801dc6c:	681b      	ldr	r3, [r3, #0]
 801dc6e:	d00f      	beq.n	801dc90 <_scanf_i+0x1c8>
 801dc70:	6018      	str	r0, [r3, #0]
 801dc72:	68e3      	ldr	r3, [r4, #12]
 801dc74:	3301      	adds	r3, #1
 801dc76:	60e3      	str	r3, [r4, #12]
 801dc78:	6923      	ldr	r3, [r4, #16]
 801dc7a:	1bed      	subs	r5, r5, r7
 801dc7c:	445d      	add	r5, fp
 801dc7e:	442b      	add	r3, r5
 801dc80:	6123      	str	r3, [r4, #16]
 801dc82:	2000      	movs	r0, #0
 801dc84:	b007      	add	sp, #28
 801dc86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc8a:	f04f 0b00 	mov.w	fp, #0
 801dc8e:	e7ca      	b.n	801dc26 <_scanf_i+0x15e>
 801dc90:	07ca      	lsls	r2, r1, #31
 801dc92:	bf4c      	ite	mi
 801dc94:	8018      	strhmi	r0, [r3, #0]
 801dc96:	6018      	strpl	r0, [r3, #0]
 801dc98:	e7eb      	b.n	801dc72 <_scanf_i+0x1aa>
 801dc9a:	2001      	movs	r0, #1
 801dc9c:	e7f2      	b.n	801dc84 <_scanf_i+0x1bc>
 801dc9e:	bf00      	nop
 801dca0:	0801f154 	.word	0x0801f154
 801dca4:	08019915 	.word	0x08019915
 801dca8:	0801e8b5 	.word	0x0801e8b5
 801dcac:	0801f649 	.word	0x0801f649

0801dcb0 <__sflush_r>:
 801dcb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801dcb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dcb8:	0716      	lsls	r6, r2, #28
 801dcba:	4605      	mov	r5, r0
 801dcbc:	460c      	mov	r4, r1
 801dcbe:	d454      	bmi.n	801dd6a <__sflush_r+0xba>
 801dcc0:	684b      	ldr	r3, [r1, #4]
 801dcc2:	2b00      	cmp	r3, #0
 801dcc4:	dc02      	bgt.n	801dccc <__sflush_r+0x1c>
 801dcc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801dcc8:	2b00      	cmp	r3, #0
 801dcca:	dd48      	ble.n	801dd5e <__sflush_r+0xae>
 801dccc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dcce:	2e00      	cmp	r6, #0
 801dcd0:	d045      	beq.n	801dd5e <__sflush_r+0xae>
 801dcd2:	2300      	movs	r3, #0
 801dcd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801dcd8:	682f      	ldr	r7, [r5, #0]
 801dcda:	6a21      	ldr	r1, [r4, #32]
 801dcdc:	602b      	str	r3, [r5, #0]
 801dcde:	d030      	beq.n	801dd42 <__sflush_r+0x92>
 801dce0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801dce2:	89a3      	ldrh	r3, [r4, #12]
 801dce4:	0759      	lsls	r1, r3, #29
 801dce6:	d505      	bpl.n	801dcf4 <__sflush_r+0x44>
 801dce8:	6863      	ldr	r3, [r4, #4]
 801dcea:	1ad2      	subs	r2, r2, r3
 801dcec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801dcee:	b10b      	cbz	r3, 801dcf4 <__sflush_r+0x44>
 801dcf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801dcf2:	1ad2      	subs	r2, r2, r3
 801dcf4:	2300      	movs	r3, #0
 801dcf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dcf8:	6a21      	ldr	r1, [r4, #32]
 801dcfa:	4628      	mov	r0, r5
 801dcfc:	47b0      	blx	r6
 801dcfe:	1c43      	adds	r3, r0, #1
 801dd00:	89a3      	ldrh	r3, [r4, #12]
 801dd02:	d106      	bne.n	801dd12 <__sflush_r+0x62>
 801dd04:	6829      	ldr	r1, [r5, #0]
 801dd06:	291d      	cmp	r1, #29
 801dd08:	d82b      	bhi.n	801dd62 <__sflush_r+0xb2>
 801dd0a:	4a2a      	ldr	r2, [pc, #168]	@ (801ddb4 <__sflush_r+0x104>)
 801dd0c:	40ca      	lsrs	r2, r1
 801dd0e:	07d6      	lsls	r6, r2, #31
 801dd10:	d527      	bpl.n	801dd62 <__sflush_r+0xb2>
 801dd12:	2200      	movs	r2, #0
 801dd14:	6062      	str	r2, [r4, #4]
 801dd16:	04d9      	lsls	r1, r3, #19
 801dd18:	6922      	ldr	r2, [r4, #16]
 801dd1a:	6022      	str	r2, [r4, #0]
 801dd1c:	d504      	bpl.n	801dd28 <__sflush_r+0x78>
 801dd1e:	1c42      	adds	r2, r0, #1
 801dd20:	d101      	bne.n	801dd26 <__sflush_r+0x76>
 801dd22:	682b      	ldr	r3, [r5, #0]
 801dd24:	b903      	cbnz	r3, 801dd28 <__sflush_r+0x78>
 801dd26:	6560      	str	r0, [r4, #84]	@ 0x54
 801dd28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801dd2a:	602f      	str	r7, [r5, #0]
 801dd2c:	b1b9      	cbz	r1, 801dd5e <__sflush_r+0xae>
 801dd2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dd32:	4299      	cmp	r1, r3
 801dd34:	d002      	beq.n	801dd3c <__sflush_r+0x8c>
 801dd36:	4628      	mov	r0, r5
 801dd38:	f7fd fea0 	bl	801ba7c <_free_r>
 801dd3c:	2300      	movs	r3, #0
 801dd3e:	6363      	str	r3, [r4, #52]	@ 0x34
 801dd40:	e00d      	b.n	801dd5e <__sflush_r+0xae>
 801dd42:	2301      	movs	r3, #1
 801dd44:	4628      	mov	r0, r5
 801dd46:	47b0      	blx	r6
 801dd48:	4602      	mov	r2, r0
 801dd4a:	1c50      	adds	r0, r2, #1
 801dd4c:	d1c9      	bne.n	801dce2 <__sflush_r+0x32>
 801dd4e:	682b      	ldr	r3, [r5, #0]
 801dd50:	2b00      	cmp	r3, #0
 801dd52:	d0c6      	beq.n	801dce2 <__sflush_r+0x32>
 801dd54:	2b1d      	cmp	r3, #29
 801dd56:	d001      	beq.n	801dd5c <__sflush_r+0xac>
 801dd58:	2b16      	cmp	r3, #22
 801dd5a:	d11e      	bne.n	801dd9a <__sflush_r+0xea>
 801dd5c:	602f      	str	r7, [r5, #0]
 801dd5e:	2000      	movs	r0, #0
 801dd60:	e022      	b.n	801dda8 <__sflush_r+0xf8>
 801dd62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dd66:	b21b      	sxth	r3, r3
 801dd68:	e01b      	b.n	801dda2 <__sflush_r+0xf2>
 801dd6a:	690f      	ldr	r7, [r1, #16]
 801dd6c:	2f00      	cmp	r7, #0
 801dd6e:	d0f6      	beq.n	801dd5e <__sflush_r+0xae>
 801dd70:	0793      	lsls	r3, r2, #30
 801dd72:	680e      	ldr	r6, [r1, #0]
 801dd74:	bf08      	it	eq
 801dd76:	694b      	ldreq	r3, [r1, #20]
 801dd78:	600f      	str	r7, [r1, #0]
 801dd7a:	bf18      	it	ne
 801dd7c:	2300      	movne	r3, #0
 801dd7e:	eba6 0807 	sub.w	r8, r6, r7
 801dd82:	608b      	str	r3, [r1, #8]
 801dd84:	f1b8 0f00 	cmp.w	r8, #0
 801dd88:	dde9      	ble.n	801dd5e <__sflush_r+0xae>
 801dd8a:	6a21      	ldr	r1, [r4, #32]
 801dd8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801dd8e:	4643      	mov	r3, r8
 801dd90:	463a      	mov	r2, r7
 801dd92:	4628      	mov	r0, r5
 801dd94:	47b0      	blx	r6
 801dd96:	2800      	cmp	r0, #0
 801dd98:	dc08      	bgt.n	801ddac <__sflush_r+0xfc>
 801dd9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dd9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dda2:	81a3      	strh	r3, [r4, #12]
 801dda4:	f04f 30ff 	mov.w	r0, #4294967295
 801dda8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ddac:	4407      	add	r7, r0
 801ddae:	eba8 0800 	sub.w	r8, r8, r0
 801ddb2:	e7e7      	b.n	801dd84 <__sflush_r+0xd4>
 801ddb4:	20400001 	.word	0x20400001

0801ddb8 <_fflush_r>:
 801ddb8:	b538      	push	{r3, r4, r5, lr}
 801ddba:	690b      	ldr	r3, [r1, #16]
 801ddbc:	4605      	mov	r5, r0
 801ddbe:	460c      	mov	r4, r1
 801ddc0:	b913      	cbnz	r3, 801ddc8 <_fflush_r+0x10>
 801ddc2:	2500      	movs	r5, #0
 801ddc4:	4628      	mov	r0, r5
 801ddc6:	bd38      	pop	{r3, r4, r5, pc}
 801ddc8:	b118      	cbz	r0, 801ddd2 <_fflush_r+0x1a>
 801ddca:	6a03      	ldr	r3, [r0, #32]
 801ddcc:	b90b      	cbnz	r3, 801ddd2 <_fflush_r+0x1a>
 801ddce:	f7fc fc73 	bl	801a6b8 <__sinit>
 801ddd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ddd6:	2b00      	cmp	r3, #0
 801ddd8:	d0f3      	beq.n	801ddc2 <_fflush_r+0xa>
 801ddda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801dddc:	07d0      	lsls	r0, r2, #31
 801ddde:	d404      	bmi.n	801ddea <_fflush_r+0x32>
 801dde0:	0599      	lsls	r1, r3, #22
 801dde2:	d402      	bmi.n	801ddea <_fflush_r+0x32>
 801dde4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801dde6:	f7fd f84a 	bl	801ae7e <__retarget_lock_acquire_recursive>
 801ddea:	4628      	mov	r0, r5
 801ddec:	4621      	mov	r1, r4
 801ddee:	f7ff ff5f 	bl	801dcb0 <__sflush_r>
 801ddf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ddf4:	07da      	lsls	r2, r3, #31
 801ddf6:	4605      	mov	r5, r0
 801ddf8:	d4e4      	bmi.n	801ddc4 <_fflush_r+0xc>
 801ddfa:	89a3      	ldrh	r3, [r4, #12]
 801ddfc:	059b      	lsls	r3, r3, #22
 801ddfe:	d4e1      	bmi.n	801ddc4 <_fflush_r+0xc>
 801de00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801de02:	f7fd f83d 	bl	801ae80 <__retarget_lock_release_recursive>
 801de06:	e7dd      	b.n	801ddc4 <_fflush_r+0xc>

0801de08 <__swhatbuf_r>:
 801de08:	b570      	push	{r4, r5, r6, lr}
 801de0a:	460c      	mov	r4, r1
 801de0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801de10:	2900      	cmp	r1, #0
 801de12:	b096      	sub	sp, #88	@ 0x58
 801de14:	4615      	mov	r5, r2
 801de16:	461e      	mov	r6, r3
 801de18:	da0d      	bge.n	801de36 <__swhatbuf_r+0x2e>
 801de1a:	89a3      	ldrh	r3, [r4, #12]
 801de1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801de20:	f04f 0100 	mov.w	r1, #0
 801de24:	bf14      	ite	ne
 801de26:	2340      	movne	r3, #64	@ 0x40
 801de28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801de2c:	2000      	movs	r0, #0
 801de2e:	6031      	str	r1, [r6, #0]
 801de30:	602b      	str	r3, [r5, #0]
 801de32:	b016      	add	sp, #88	@ 0x58
 801de34:	bd70      	pop	{r4, r5, r6, pc}
 801de36:	466a      	mov	r2, sp
 801de38:	f000 f8e8 	bl	801e00c <_fstat_r>
 801de3c:	2800      	cmp	r0, #0
 801de3e:	dbec      	blt.n	801de1a <__swhatbuf_r+0x12>
 801de40:	9901      	ldr	r1, [sp, #4]
 801de42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801de46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801de4a:	4259      	negs	r1, r3
 801de4c:	4159      	adcs	r1, r3
 801de4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801de52:	e7eb      	b.n	801de2c <__swhatbuf_r+0x24>

0801de54 <__smakebuf_r>:
 801de54:	898b      	ldrh	r3, [r1, #12]
 801de56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801de58:	079d      	lsls	r5, r3, #30
 801de5a:	4606      	mov	r6, r0
 801de5c:	460c      	mov	r4, r1
 801de5e:	d507      	bpl.n	801de70 <__smakebuf_r+0x1c>
 801de60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801de64:	6023      	str	r3, [r4, #0]
 801de66:	6123      	str	r3, [r4, #16]
 801de68:	2301      	movs	r3, #1
 801de6a:	6163      	str	r3, [r4, #20]
 801de6c:	b003      	add	sp, #12
 801de6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801de70:	ab01      	add	r3, sp, #4
 801de72:	466a      	mov	r2, sp
 801de74:	f7ff ffc8 	bl	801de08 <__swhatbuf_r>
 801de78:	9f00      	ldr	r7, [sp, #0]
 801de7a:	4605      	mov	r5, r0
 801de7c:	4639      	mov	r1, r7
 801de7e:	4630      	mov	r0, r6
 801de80:	f7fd fe70 	bl	801bb64 <_malloc_r>
 801de84:	b948      	cbnz	r0, 801de9a <__smakebuf_r+0x46>
 801de86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de8a:	059a      	lsls	r2, r3, #22
 801de8c:	d4ee      	bmi.n	801de6c <__smakebuf_r+0x18>
 801de8e:	f023 0303 	bic.w	r3, r3, #3
 801de92:	f043 0302 	orr.w	r3, r3, #2
 801de96:	81a3      	strh	r3, [r4, #12]
 801de98:	e7e2      	b.n	801de60 <__smakebuf_r+0xc>
 801de9a:	89a3      	ldrh	r3, [r4, #12]
 801de9c:	6020      	str	r0, [r4, #0]
 801de9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801dea2:	81a3      	strh	r3, [r4, #12]
 801dea4:	9b01      	ldr	r3, [sp, #4]
 801dea6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801deaa:	b15b      	cbz	r3, 801dec4 <__smakebuf_r+0x70>
 801deac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801deb0:	4630      	mov	r0, r6
 801deb2:	f000 f8bd 	bl	801e030 <_isatty_r>
 801deb6:	b128      	cbz	r0, 801dec4 <__smakebuf_r+0x70>
 801deb8:	89a3      	ldrh	r3, [r4, #12]
 801deba:	f023 0303 	bic.w	r3, r3, #3
 801debe:	f043 0301 	orr.w	r3, r3, #1
 801dec2:	81a3      	strh	r3, [r4, #12]
 801dec4:	89a3      	ldrh	r3, [r4, #12]
 801dec6:	431d      	orrs	r5, r3
 801dec8:	81a5      	strh	r5, [r4, #12]
 801deca:	e7cf      	b.n	801de6c <__smakebuf_r+0x18>

0801decc <__sccl>:
 801decc:	b570      	push	{r4, r5, r6, lr}
 801dece:	780b      	ldrb	r3, [r1, #0]
 801ded0:	4604      	mov	r4, r0
 801ded2:	2b5e      	cmp	r3, #94	@ 0x5e
 801ded4:	bf0b      	itete	eq
 801ded6:	784b      	ldrbeq	r3, [r1, #1]
 801ded8:	1c4a      	addne	r2, r1, #1
 801deda:	1c8a      	addeq	r2, r1, #2
 801dedc:	2100      	movne	r1, #0
 801dede:	bf08      	it	eq
 801dee0:	2101      	moveq	r1, #1
 801dee2:	3801      	subs	r0, #1
 801dee4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801dee8:	f800 1f01 	strb.w	r1, [r0, #1]!
 801deec:	42a8      	cmp	r0, r5
 801deee:	d1fb      	bne.n	801dee8 <__sccl+0x1c>
 801def0:	b90b      	cbnz	r3, 801def6 <__sccl+0x2a>
 801def2:	1e50      	subs	r0, r2, #1
 801def4:	bd70      	pop	{r4, r5, r6, pc}
 801def6:	f081 0101 	eor.w	r1, r1, #1
 801defa:	54e1      	strb	r1, [r4, r3]
 801defc:	4610      	mov	r0, r2
 801defe:	4602      	mov	r2, r0
 801df00:	f812 5b01 	ldrb.w	r5, [r2], #1
 801df04:	2d2d      	cmp	r5, #45	@ 0x2d
 801df06:	d005      	beq.n	801df14 <__sccl+0x48>
 801df08:	2d5d      	cmp	r5, #93	@ 0x5d
 801df0a:	d016      	beq.n	801df3a <__sccl+0x6e>
 801df0c:	2d00      	cmp	r5, #0
 801df0e:	d0f1      	beq.n	801def4 <__sccl+0x28>
 801df10:	462b      	mov	r3, r5
 801df12:	e7f2      	b.n	801defa <__sccl+0x2e>
 801df14:	7846      	ldrb	r6, [r0, #1]
 801df16:	2e5d      	cmp	r6, #93	@ 0x5d
 801df18:	d0fa      	beq.n	801df10 <__sccl+0x44>
 801df1a:	42b3      	cmp	r3, r6
 801df1c:	dcf8      	bgt.n	801df10 <__sccl+0x44>
 801df1e:	3002      	adds	r0, #2
 801df20:	461a      	mov	r2, r3
 801df22:	3201      	adds	r2, #1
 801df24:	4296      	cmp	r6, r2
 801df26:	54a1      	strb	r1, [r4, r2]
 801df28:	dcfb      	bgt.n	801df22 <__sccl+0x56>
 801df2a:	1af2      	subs	r2, r6, r3
 801df2c:	3a01      	subs	r2, #1
 801df2e:	1c5d      	adds	r5, r3, #1
 801df30:	42b3      	cmp	r3, r6
 801df32:	bfa8      	it	ge
 801df34:	2200      	movge	r2, #0
 801df36:	18ab      	adds	r3, r5, r2
 801df38:	e7e1      	b.n	801defe <__sccl+0x32>
 801df3a:	4610      	mov	r0, r2
 801df3c:	e7da      	b.n	801def4 <__sccl+0x28>

0801df3e <__submore>:
 801df3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801df42:	460c      	mov	r4, r1
 801df44:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801df46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801df4a:	4299      	cmp	r1, r3
 801df4c:	d11d      	bne.n	801df8a <__submore+0x4c>
 801df4e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801df52:	f7fd fe07 	bl	801bb64 <_malloc_r>
 801df56:	b918      	cbnz	r0, 801df60 <__submore+0x22>
 801df58:	f04f 30ff 	mov.w	r0, #4294967295
 801df5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801df60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801df64:	63a3      	str	r3, [r4, #56]	@ 0x38
 801df66:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801df6a:	6360      	str	r0, [r4, #52]	@ 0x34
 801df6c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801df70:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801df74:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801df78:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801df7c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801df80:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801df84:	6020      	str	r0, [r4, #0]
 801df86:	2000      	movs	r0, #0
 801df88:	e7e8      	b.n	801df5c <__submore+0x1e>
 801df8a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801df8c:	0077      	lsls	r7, r6, #1
 801df8e:	463a      	mov	r2, r7
 801df90:	f000 fbf3 	bl	801e77a <_realloc_r>
 801df94:	4605      	mov	r5, r0
 801df96:	2800      	cmp	r0, #0
 801df98:	d0de      	beq.n	801df58 <__submore+0x1a>
 801df9a:	eb00 0806 	add.w	r8, r0, r6
 801df9e:	4601      	mov	r1, r0
 801dfa0:	4632      	mov	r2, r6
 801dfa2:	4640      	mov	r0, r8
 801dfa4:	f7fc ff6d 	bl	801ae82 <memcpy>
 801dfa8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801dfac:	f8c4 8000 	str.w	r8, [r4]
 801dfb0:	e7e9      	b.n	801df86 <__submore+0x48>

0801dfb2 <memmove>:
 801dfb2:	4288      	cmp	r0, r1
 801dfb4:	b510      	push	{r4, lr}
 801dfb6:	eb01 0402 	add.w	r4, r1, r2
 801dfba:	d902      	bls.n	801dfc2 <memmove+0x10>
 801dfbc:	4284      	cmp	r4, r0
 801dfbe:	4623      	mov	r3, r4
 801dfc0:	d807      	bhi.n	801dfd2 <memmove+0x20>
 801dfc2:	1e43      	subs	r3, r0, #1
 801dfc4:	42a1      	cmp	r1, r4
 801dfc6:	d008      	beq.n	801dfda <memmove+0x28>
 801dfc8:	f811 2b01 	ldrb.w	r2, [r1], #1
 801dfcc:	f803 2f01 	strb.w	r2, [r3, #1]!
 801dfd0:	e7f8      	b.n	801dfc4 <memmove+0x12>
 801dfd2:	4402      	add	r2, r0
 801dfd4:	4601      	mov	r1, r0
 801dfd6:	428a      	cmp	r2, r1
 801dfd8:	d100      	bne.n	801dfdc <memmove+0x2a>
 801dfda:	bd10      	pop	{r4, pc}
 801dfdc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801dfe0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801dfe4:	e7f7      	b.n	801dfd6 <memmove+0x24>

0801dfe6 <strncmp>:
 801dfe6:	b510      	push	{r4, lr}
 801dfe8:	b16a      	cbz	r2, 801e006 <strncmp+0x20>
 801dfea:	3901      	subs	r1, #1
 801dfec:	1884      	adds	r4, r0, r2
 801dfee:	f810 2b01 	ldrb.w	r2, [r0], #1
 801dff2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801dff6:	429a      	cmp	r2, r3
 801dff8:	d103      	bne.n	801e002 <strncmp+0x1c>
 801dffa:	42a0      	cmp	r0, r4
 801dffc:	d001      	beq.n	801e002 <strncmp+0x1c>
 801dffe:	2a00      	cmp	r2, #0
 801e000:	d1f5      	bne.n	801dfee <strncmp+0x8>
 801e002:	1ad0      	subs	r0, r2, r3
 801e004:	bd10      	pop	{r4, pc}
 801e006:	4610      	mov	r0, r2
 801e008:	e7fc      	b.n	801e004 <strncmp+0x1e>
	...

0801e00c <_fstat_r>:
 801e00c:	b538      	push	{r3, r4, r5, lr}
 801e00e:	4d07      	ldr	r5, [pc, #28]	@ (801e02c <_fstat_r+0x20>)
 801e010:	2300      	movs	r3, #0
 801e012:	4604      	mov	r4, r0
 801e014:	4608      	mov	r0, r1
 801e016:	4611      	mov	r1, r2
 801e018:	602b      	str	r3, [r5, #0]
 801e01a:	f7e6 feb3 	bl	8004d84 <_fstat>
 801e01e:	1c43      	adds	r3, r0, #1
 801e020:	d102      	bne.n	801e028 <_fstat_r+0x1c>
 801e022:	682b      	ldr	r3, [r5, #0]
 801e024:	b103      	cbz	r3, 801e028 <_fstat_r+0x1c>
 801e026:	6023      	str	r3, [r4, #0]
 801e028:	bd38      	pop	{r3, r4, r5, pc}
 801e02a:	bf00      	nop
 801e02c:	240141f4 	.word	0x240141f4

0801e030 <_isatty_r>:
 801e030:	b538      	push	{r3, r4, r5, lr}
 801e032:	4d06      	ldr	r5, [pc, #24]	@ (801e04c <_isatty_r+0x1c>)
 801e034:	2300      	movs	r3, #0
 801e036:	4604      	mov	r4, r0
 801e038:	4608      	mov	r0, r1
 801e03a:	602b      	str	r3, [r5, #0]
 801e03c:	f7e6 feb2 	bl	8004da4 <_isatty>
 801e040:	1c43      	adds	r3, r0, #1
 801e042:	d102      	bne.n	801e04a <_isatty_r+0x1a>
 801e044:	682b      	ldr	r3, [r5, #0]
 801e046:	b103      	cbz	r3, 801e04a <_isatty_r+0x1a>
 801e048:	6023      	str	r3, [r4, #0]
 801e04a:	bd38      	pop	{r3, r4, r5, pc}
 801e04c:	240141f4 	.word	0x240141f4

0801e050 <_sbrk_r>:
 801e050:	b538      	push	{r3, r4, r5, lr}
 801e052:	4d06      	ldr	r5, [pc, #24]	@ (801e06c <_sbrk_r+0x1c>)
 801e054:	2300      	movs	r3, #0
 801e056:	4604      	mov	r4, r0
 801e058:	4608      	mov	r0, r1
 801e05a:	602b      	str	r3, [r5, #0]
 801e05c:	f7e6 feba 	bl	8004dd4 <_sbrk>
 801e060:	1c43      	adds	r3, r0, #1
 801e062:	d102      	bne.n	801e06a <_sbrk_r+0x1a>
 801e064:	682b      	ldr	r3, [r5, #0]
 801e066:	b103      	cbz	r3, 801e06a <_sbrk_r+0x1a>
 801e068:	6023      	str	r3, [r4, #0]
 801e06a:	bd38      	pop	{r3, r4, r5, pc}
 801e06c:	240141f4 	.word	0x240141f4

0801e070 <nan>:
 801e070:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801e078 <nan+0x8>
 801e074:	4770      	bx	lr
 801e076:	bf00      	nop
 801e078:	00000000 	.word	0x00000000
 801e07c:	7ff80000 	.word	0x7ff80000

0801e080 <__assert_func>:
 801e080:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e082:	4614      	mov	r4, r2
 801e084:	461a      	mov	r2, r3
 801e086:	4b09      	ldr	r3, [pc, #36]	@ (801e0ac <__assert_func+0x2c>)
 801e088:	681b      	ldr	r3, [r3, #0]
 801e08a:	4605      	mov	r5, r0
 801e08c:	68d8      	ldr	r0, [r3, #12]
 801e08e:	b14c      	cbz	r4, 801e0a4 <__assert_func+0x24>
 801e090:	4b07      	ldr	r3, [pc, #28]	@ (801e0b0 <__assert_func+0x30>)
 801e092:	9100      	str	r1, [sp, #0]
 801e094:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e098:	4906      	ldr	r1, [pc, #24]	@ (801e0b4 <__assert_func+0x34>)
 801e09a:	462b      	mov	r3, r5
 801e09c:	f000 fc1a 	bl	801e8d4 <fiprintf>
 801e0a0:	f000 fc2a 	bl	801e8f8 <abort>
 801e0a4:	4b04      	ldr	r3, [pc, #16]	@ (801e0b8 <__assert_func+0x38>)
 801e0a6:	461c      	mov	r4, r3
 801e0a8:	e7f3      	b.n	801e092 <__assert_func+0x12>
 801e0aa:	bf00      	nop
 801e0ac:	24000020 	.word	0x24000020
 801e0b0:	0801f65c 	.word	0x0801f65c
 801e0b4:	0801f669 	.word	0x0801f669
 801e0b8:	0801f697 	.word	0x0801f697

0801e0bc <_calloc_r>:
 801e0bc:	b570      	push	{r4, r5, r6, lr}
 801e0be:	fba1 5402 	umull	r5, r4, r1, r2
 801e0c2:	b934      	cbnz	r4, 801e0d2 <_calloc_r+0x16>
 801e0c4:	4629      	mov	r1, r5
 801e0c6:	f7fd fd4d 	bl	801bb64 <_malloc_r>
 801e0ca:	4606      	mov	r6, r0
 801e0cc:	b928      	cbnz	r0, 801e0da <_calloc_r+0x1e>
 801e0ce:	4630      	mov	r0, r6
 801e0d0:	bd70      	pop	{r4, r5, r6, pc}
 801e0d2:	220c      	movs	r2, #12
 801e0d4:	6002      	str	r2, [r0, #0]
 801e0d6:	2600      	movs	r6, #0
 801e0d8:	e7f9      	b.n	801e0ce <_calloc_r+0x12>
 801e0da:	462a      	mov	r2, r5
 801e0dc:	4621      	mov	r1, r4
 801e0de:	f7fc fde7 	bl	801acb0 <memset>
 801e0e2:	e7f4      	b.n	801e0ce <_calloc_r+0x12>

0801e0e4 <rshift>:
 801e0e4:	6903      	ldr	r3, [r0, #16]
 801e0e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801e0ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e0ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 801e0f2:	f100 0414 	add.w	r4, r0, #20
 801e0f6:	dd45      	ble.n	801e184 <rshift+0xa0>
 801e0f8:	f011 011f 	ands.w	r1, r1, #31
 801e0fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801e100:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801e104:	d10c      	bne.n	801e120 <rshift+0x3c>
 801e106:	f100 0710 	add.w	r7, r0, #16
 801e10a:	4629      	mov	r1, r5
 801e10c:	42b1      	cmp	r1, r6
 801e10e:	d334      	bcc.n	801e17a <rshift+0x96>
 801e110:	1a9b      	subs	r3, r3, r2
 801e112:	009b      	lsls	r3, r3, #2
 801e114:	1eea      	subs	r2, r5, #3
 801e116:	4296      	cmp	r6, r2
 801e118:	bf38      	it	cc
 801e11a:	2300      	movcc	r3, #0
 801e11c:	4423      	add	r3, r4
 801e11e:	e015      	b.n	801e14c <rshift+0x68>
 801e120:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801e124:	f1c1 0820 	rsb	r8, r1, #32
 801e128:	40cf      	lsrs	r7, r1
 801e12a:	f105 0e04 	add.w	lr, r5, #4
 801e12e:	46a1      	mov	r9, r4
 801e130:	4576      	cmp	r6, lr
 801e132:	46f4      	mov	ip, lr
 801e134:	d815      	bhi.n	801e162 <rshift+0x7e>
 801e136:	1a9a      	subs	r2, r3, r2
 801e138:	0092      	lsls	r2, r2, #2
 801e13a:	3a04      	subs	r2, #4
 801e13c:	3501      	adds	r5, #1
 801e13e:	42ae      	cmp	r6, r5
 801e140:	bf38      	it	cc
 801e142:	2200      	movcc	r2, #0
 801e144:	18a3      	adds	r3, r4, r2
 801e146:	50a7      	str	r7, [r4, r2]
 801e148:	b107      	cbz	r7, 801e14c <rshift+0x68>
 801e14a:	3304      	adds	r3, #4
 801e14c:	1b1a      	subs	r2, r3, r4
 801e14e:	42a3      	cmp	r3, r4
 801e150:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801e154:	bf08      	it	eq
 801e156:	2300      	moveq	r3, #0
 801e158:	6102      	str	r2, [r0, #16]
 801e15a:	bf08      	it	eq
 801e15c:	6143      	streq	r3, [r0, #20]
 801e15e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e162:	f8dc c000 	ldr.w	ip, [ip]
 801e166:	fa0c fc08 	lsl.w	ip, ip, r8
 801e16a:	ea4c 0707 	orr.w	r7, ip, r7
 801e16e:	f849 7b04 	str.w	r7, [r9], #4
 801e172:	f85e 7b04 	ldr.w	r7, [lr], #4
 801e176:	40cf      	lsrs	r7, r1
 801e178:	e7da      	b.n	801e130 <rshift+0x4c>
 801e17a:	f851 cb04 	ldr.w	ip, [r1], #4
 801e17e:	f847 cf04 	str.w	ip, [r7, #4]!
 801e182:	e7c3      	b.n	801e10c <rshift+0x28>
 801e184:	4623      	mov	r3, r4
 801e186:	e7e1      	b.n	801e14c <rshift+0x68>

0801e188 <__hexdig_fun>:
 801e188:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801e18c:	2b09      	cmp	r3, #9
 801e18e:	d802      	bhi.n	801e196 <__hexdig_fun+0xe>
 801e190:	3820      	subs	r0, #32
 801e192:	b2c0      	uxtb	r0, r0
 801e194:	4770      	bx	lr
 801e196:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801e19a:	2b05      	cmp	r3, #5
 801e19c:	d801      	bhi.n	801e1a2 <__hexdig_fun+0x1a>
 801e19e:	3847      	subs	r0, #71	@ 0x47
 801e1a0:	e7f7      	b.n	801e192 <__hexdig_fun+0xa>
 801e1a2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801e1a6:	2b05      	cmp	r3, #5
 801e1a8:	d801      	bhi.n	801e1ae <__hexdig_fun+0x26>
 801e1aa:	3827      	subs	r0, #39	@ 0x27
 801e1ac:	e7f1      	b.n	801e192 <__hexdig_fun+0xa>
 801e1ae:	2000      	movs	r0, #0
 801e1b0:	4770      	bx	lr
	...

0801e1b4 <__gethex>:
 801e1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e1b8:	b085      	sub	sp, #20
 801e1ba:	468a      	mov	sl, r1
 801e1bc:	9302      	str	r3, [sp, #8]
 801e1be:	680b      	ldr	r3, [r1, #0]
 801e1c0:	9001      	str	r0, [sp, #4]
 801e1c2:	4690      	mov	r8, r2
 801e1c4:	1c9c      	adds	r4, r3, #2
 801e1c6:	46a1      	mov	r9, r4
 801e1c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 801e1cc:	2830      	cmp	r0, #48	@ 0x30
 801e1ce:	d0fa      	beq.n	801e1c6 <__gethex+0x12>
 801e1d0:	eba9 0303 	sub.w	r3, r9, r3
 801e1d4:	f1a3 0b02 	sub.w	fp, r3, #2
 801e1d8:	f7ff ffd6 	bl	801e188 <__hexdig_fun>
 801e1dc:	4605      	mov	r5, r0
 801e1de:	2800      	cmp	r0, #0
 801e1e0:	d168      	bne.n	801e2b4 <__gethex+0x100>
 801e1e2:	49a0      	ldr	r1, [pc, #640]	@ (801e464 <__gethex+0x2b0>)
 801e1e4:	2201      	movs	r2, #1
 801e1e6:	4648      	mov	r0, r9
 801e1e8:	f7ff fefd 	bl	801dfe6 <strncmp>
 801e1ec:	4607      	mov	r7, r0
 801e1ee:	2800      	cmp	r0, #0
 801e1f0:	d167      	bne.n	801e2c2 <__gethex+0x10e>
 801e1f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 801e1f6:	4626      	mov	r6, r4
 801e1f8:	f7ff ffc6 	bl	801e188 <__hexdig_fun>
 801e1fc:	2800      	cmp	r0, #0
 801e1fe:	d062      	beq.n	801e2c6 <__gethex+0x112>
 801e200:	4623      	mov	r3, r4
 801e202:	7818      	ldrb	r0, [r3, #0]
 801e204:	2830      	cmp	r0, #48	@ 0x30
 801e206:	4699      	mov	r9, r3
 801e208:	f103 0301 	add.w	r3, r3, #1
 801e20c:	d0f9      	beq.n	801e202 <__gethex+0x4e>
 801e20e:	f7ff ffbb 	bl	801e188 <__hexdig_fun>
 801e212:	fab0 f580 	clz	r5, r0
 801e216:	096d      	lsrs	r5, r5, #5
 801e218:	f04f 0b01 	mov.w	fp, #1
 801e21c:	464a      	mov	r2, r9
 801e21e:	4616      	mov	r6, r2
 801e220:	3201      	adds	r2, #1
 801e222:	7830      	ldrb	r0, [r6, #0]
 801e224:	f7ff ffb0 	bl	801e188 <__hexdig_fun>
 801e228:	2800      	cmp	r0, #0
 801e22a:	d1f8      	bne.n	801e21e <__gethex+0x6a>
 801e22c:	498d      	ldr	r1, [pc, #564]	@ (801e464 <__gethex+0x2b0>)
 801e22e:	2201      	movs	r2, #1
 801e230:	4630      	mov	r0, r6
 801e232:	f7ff fed8 	bl	801dfe6 <strncmp>
 801e236:	2800      	cmp	r0, #0
 801e238:	d13f      	bne.n	801e2ba <__gethex+0x106>
 801e23a:	b944      	cbnz	r4, 801e24e <__gethex+0x9a>
 801e23c:	1c74      	adds	r4, r6, #1
 801e23e:	4622      	mov	r2, r4
 801e240:	4616      	mov	r6, r2
 801e242:	3201      	adds	r2, #1
 801e244:	7830      	ldrb	r0, [r6, #0]
 801e246:	f7ff ff9f 	bl	801e188 <__hexdig_fun>
 801e24a:	2800      	cmp	r0, #0
 801e24c:	d1f8      	bne.n	801e240 <__gethex+0x8c>
 801e24e:	1ba4      	subs	r4, r4, r6
 801e250:	00a7      	lsls	r7, r4, #2
 801e252:	7833      	ldrb	r3, [r6, #0]
 801e254:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801e258:	2b50      	cmp	r3, #80	@ 0x50
 801e25a:	d13e      	bne.n	801e2da <__gethex+0x126>
 801e25c:	7873      	ldrb	r3, [r6, #1]
 801e25e:	2b2b      	cmp	r3, #43	@ 0x2b
 801e260:	d033      	beq.n	801e2ca <__gethex+0x116>
 801e262:	2b2d      	cmp	r3, #45	@ 0x2d
 801e264:	d034      	beq.n	801e2d0 <__gethex+0x11c>
 801e266:	1c71      	adds	r1, r6, #1
 801e268:	2400      	movs	r4, #0
 801e26a:	7808      	ldrb	r0, [r1, #0]
 801e26c:	f7ff ff8c 	bl	801e188 <__hexdig_fun>
 801e270:	1e43      	subs	r3, r0, #1
 801e272:	b2db      	uxtb	r3, r3
 801e274:	2b18      	cmp	r3, #24
 801e276:	d830      	bhi.n	801e2da <__gethex+0x126>
 801e278:	f1a0 0210 	sub.w	r2, r0, #16
 801e27c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801e280:	f7ff ff82 	bl	801e188 <__hexdig_fun>
 801e284:	f100 3cff 	add.w	ip, r0, #4294967295
 801e288:	fa5f fc8c 	uxtb.w	ip, ip
 801e28c:	f1bc 0f18 	cmp.w	ip, #24
 801e290:	f04f 030a 	mov.w	r3, #10
 801e294:	d91e      	bls.n	801e2d4 <__gethex+0x120>
 801e296:	b104      	cbz	r4, 801e29a <__gethex+0xe6>
 801e298:	4252      	negs	r2, r2
 801e29a:	4417      	add	r7, r2
 801e29c:	f8ca 1000 	str.w	r1, [sl]
 801e2a0:	b1ed      	cbz	r5, 801e2de <__gethex+0x12a>
 801e2a2:	f1bb 0f00 	cmp.w	fp, #0
 801e2a6:	bf0c      	ite	eq
 801e2a8:	2506      	moveq	r5, #6
 801e2aa:	2500      	movne	r5, #0
 801e2ac:	4628      	mov	r0, r5
 801e2ae:	b005      	add	sp, #20
 801e2b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e2b4:	2500      	movs	r5, #0
 801e2b6:	462c      	mov	r4, r5
 801e2b8:	e7b0      	b.n	801e21c <__gethex+0x68>
 801e2ba:	2c00      	cmp	r4, #0
 801e2bc:	d1c7      	bne.n	801e24e <__gethex+0x9a>
 801e2be:	4627      	mov	r7, r4
 801e2c0:	e7c7      	b.n	801e252 <__gethex+0x9e>
 801e2c2:	464e      	mov	r6, r9
 801e2c4:	462f      	mov	r7, r5
 801e2c6:	2501      	movs	r5, #1
 801e2c8:	e7c3      	b.n	801e252 <__gethex+0x9e>
 801e2ca:	2400      	movs	r4, #0
 801e2cc:	1cb1      	adds	r1, r6, #2
 801e2ce:	e7cc      	b.n	801e26a <__gethex+0xb6>
 801e2d0:	2401      	movs	r4, #1
 801e2d2:	e7fb      	b.n	801e2cc <__gethex+0x118>
 801e2d4:	fb03 0002 	mla	r0, r3, r2, r0
 801e2d8:	e7ce      	b.n	801e278 <__gethex+0xc4>
 801e2da:	4631      	mov	r1, r6
 801e2dc:	e7de      	b.n	801e29c <__gethex+0xe8>
 801e2de:	eba6 0309 	sub.w	r3, r6, r9
 801e2e2:	3b01      	subs	r3, #1
 801e2e4:	4629      	mov	r1, r5
 801e2e6:	2b07      	cmp	r3, #7
 801e2e8:	dc0a      	bgt.n	801e300 <__gethex+0x14c>
 801e2ea:	9801      	ldr	r0, [sp, #4]
 801e2ec:	f7fd fcc6 	bl	801bc7c <_Balloc>
 801e2f0:	4604      	mov	r4, r0
 801e2f2:	b940      	cbnz	r0, 801e306 <__gethex+0x152>
 801e2f4:	4b5c      	ldr	r3, [pc, #368]	@ (801e468 <__gethex+0x2b4>)
 801e2f6:	4602      	mov	r2, r0
 801e2f8:	21e4      	movs	r1, #228	@ 0xe4
 801e2fa:	485c      	ldr	r0, [pc, #368]	@ (801e46c <__gethex+0x2b8>)
 801e2fc:	f7ff fec0 	bl	801e080 <__assert_func>
 801e300:	3101      	adds	r1, #1
 801e302:	105b      	asrs	r3, r3, #1
 801e304:	e7ef      	b.n	801e2e6 <__gethex+0x132>
 801e306:	f100 0a14 	add.w	sl, r0, #20
 801e30a:	2300      	movs	r3, #0
 801e30c:	4655      	mov	r5, sl
 801e30e:	469b      	mov	fp, r3
 801e310:	45b1      	cmp	r9, r6
 801e312:	d337      	bcc.n	801e384 <__gethex+0x1d0>
 801e314:	f845 bb04 	str.w	fp, [r5], #4
 801e318:	eba5 050a 	sub.w	r5, r5, sl
 801e31c:	10ad      	asrs	r5, r5, #2
 801e31e:	6125      	str	r5, [r4, #16]
 801e320:	4658      	mov	r0, fp
 801e322:	f7fd fd9d 	bl	801be60 <__hi0bits>
 801e326:	016d      	lsls	r5, r5, #5
 801e328:	f8d8 6000 	ldr.w	r6, [r8]
 801e32c:	1a2d      	subs	r5, r5, r0
 801e32e:	42b5      	cmp	r5, r6
 801e330:	dd54      	ble.n	801e3dc <__gethex+0x228>
 801e332:	1bad      	subs	r5, r5, r6
 801e334:	4629      	mov	r1, r5
 801e336:	4620      	mov	r0, r4
 801e338:	f7fe f926 	bl	801c588 <__any_on>
 801e33c:	4681      	mov	r9, r0
 801e33e:	b178      	cbz	r0, 801e360 <__gethex+0x1ac>
 801e340:	1e6b      	subs	r3, r5, #1
 801e342:	1159      	asrs	r1, r3, #5
 801e344:	f003 021f 	and.w	r2, r3, #31
 801e348:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801e34c:	f04f 0901 	mov.w	r9, #1
 801e350:	fa09 f202 	lsl.w	r2, r9, r2
 801e354:	420a      	tst	r2, r1
 801e356:	d003      	beq.n	801e360 <__gethex+0x1ac>
 801e358:	454b      	cmp	r3, r9
 801e35a:	dc36      	bgt.n	801e3ca <__gethex+0x216>
 801e35c:	f04f 0902 	mov.w	r9, #2
 801e360:	4629      	mov	r1, r5
 801e362:	4620      	mov	r0, r4
 801e364:	f7ff febe 	bl	801e0e4 <rshift>
 801e368:	442f      	add	r7, r5
 801e36a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e36e:	42bb      	cmp	r3, r7
 801e370:	da42      	bge.n	801e3f8 <__gethex+0x244>
 801e372:	9801      	ldr	r0, [sp, #4]
 801e374:	4621      	mov	r1, r4
 801e376:	f7fd fcc1 	bl	801bcfc <_Bfree>
 801e37a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e37c:	2300      	movs	r3, #0
 801e37e:	6013      	str	r3, [r2, #0]
 801e380:	25a3      	movs	r5, #163	@ 0xa3
 801e382:	e793      	b.n	801e2ac <__gethex+0xf8>
 801e384:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801e388:	2a2e      	cmp	r2, #46	@ 0x2e
 801e38a:	d012      	beq.n	801e3b2 <__gethex+0x1fe>
 801e38c:	2b20      	cmp	r3, #32
 801e38e:	d104      	bne.n	801e39a <__gethex+0x1e6>
 801e390:	f845 bb04 	str.w	fp, [r5], #4
 801e394:	f04f 0b00 	mov.w	fp, #0
 801e398:	465b      	mov	r3, fp
 801e39a:	7830      	ldrb	r0, [r6, #0]
 801e39c:	9303      	str	r3, [sp, #12]
 801e39e:	f7ff fef3 	bl	801e188 <__hexdig_fun>
 801e3a2:	9b03      	ldr	r3, [sp, #12]
 801e3a4:	f000 000f 	and.w	r0, r0, #15
 801e3a8:	4098      	lsls	r0, r3
 801e3aa:	ea4b 0b00 	orr.w	fp, fp, r0
 801e3ae:	3304      	adds	r3, #4
 801e3b0:	e7ae      	b.n	801e310 <__gethex+0x15c>
 801e3b2:	45b1      	cmp	r9, r6
 801e3b4:	d8ea      	bhi.n	801e38c <__gethex+0x1d8>
 801e3b6:	492b      	ldr	r1, [pc, #172]	@ (801e464 <__gethex+0x2b0>)
 801e3b8:	9303      	str	r3, [sp, #12]
 801e3ba:	2201      	movs	r2, #1
 801e3bc:	4630      	mov	r0, r6
 801e3be:	f7ff fe12 	bl	801dfe6 <strncmp>
 801e3c2:	9b03      	ldr	r3, [sp, #12]
 801e3c4:	2800      	cmp	r0, #0
 801e3c6:	d1e1      	bne.n	801e38c <__gethex+0x1d8>
 801e3c8:	e7a2      	b.n	801e310 <__gethex+0x15c>
 801e3ca:	1ea9      	subs	r1, r5, #2
 801e3cc:	4620      	mov	r0, r4
 801e3ce:	f7fe f8db 	bl	801c588 <__any_on>
 801e3d2:	2800      	cmp	r0, #0
 801e3d4:	d0c2      	beq.n	801e35c <__gethex+0x1a8>
 801e3d6:	f04f 0903 	mov.w	r9, #3
 801e3da:	e7c1      	b.n	801e360 <__gethex+0x1ac>
 801e3dc:	da09      	bge.n	801e3f2 <__gethex+0x23e>
 801e3de:	1b75      	subs	r5, r6, r5
 801e3e0:	4621      	mov	r1, r4
 801e3e2:	9801      	ldr	r0, [sp, #4]
 801e3e4:	462a      	mov	r2, r5
 801e3e6:	f7fd fe99 	bl	801c11c <__lshift>
 801e3ea:	1b7f      	subs	r7, r7, r5
 801e3ec:	4604      	mov	r4, r0
 801e3ee:	f100 0a14 	add.w	sl, r0, #20
 801e3f2:	f04f 0900 	mov.w	r9, #0
 801e3f6:	e7b8      	b.n	801e36a <__gethex+0x1b6>
 801e3f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801e3fc:	42bd      	cmp	r5, r7
 801e3fe:	dd6f      	ble.n	801e4e0 <__gethex+0x32c>
 801e400:	1bed      	subs	r5, r5, r7
 801e402:	42ae      	cmp	r6, r5
 801e404:	dc34      	bgt.n	801e470 <__gethex+0x2bc>
 801e406:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e40a:	2b02      	cmp	r3, #2
 801e40c:	d022      	beq.n	801e454 <__gethex+0x2a0>
 801e40e:	2b03      	cmp	r3, #3
 801e410:	d024      	beq.n	801e45c <__gethex+0x2a8>
 801e412:	2b01      	cmp	r3, #1
 801e414:	d115      	bne.n	801e442 <__gethex+0x28e>
 801e416:	42ae      	cmp	r6, r5
 801e418:	d113      	bne.n	801e442 <__gethex+0x28e>
 801e41a:	2e01      	cmp	r6, #1
 801e41c:	d10b      	bne.n	801e436 <__gethex+0x282>
 801e41e:	9a02      	ldr	r2, [sp, #8]
 801e420:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801e424:	6013      	str	r3, [r2, #0]
 801e426:	2301      	movs	r3, #1
 801e428:	6123      	str	r3, [r4, #16]
 801e42a:	f8ca 3000 	str.w	r3, [sl]
 801e42e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e430:	2562      	movs	r5, #98	@ 0x62
 801e432:	601c      	str	r4, [r3, #0]
 801e434:	e73a      	b.n	801e2ac <__gethex+0xf8>
 801e436:	1e71      	subs	r1, r6, #1
 801e438:	4620      	mov	r0, r4
 801e43a:	f7fe f8a5 	bl	801c588 <__any_on>
 801e43e:	2800      	cmp	r0, #0
 801e440:	d1ed      	bne.n	801e41e <__gethex+0x26a>
 801e442:	9801      	ldr	r0, [sp, #4]
 801e444:	4621      	mov	r1, r4
 801e446:	f7fd fc59 	bl	801bcfc <_Bfree>
 801e44a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e44c:	2300      	movs	r3, #0
 801e44e:	6013      	str	r3, [r2, #0]
 801e450:	2550      	movs	r5, #80	@ 0x50
 801e452:	e72b      	b.n	801e2ac <__gethex+0xf8>
 801e454:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e456:	2b00      	cmp	r3, #0
 801e458:	d1f3      	bne.n	801e442 <__gethex+0x28e>
 801e45a:	e7e0      	b.n	801e41e <__gethex+0x26a>
 801e45c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e45e:	2b00      	cmp	r3, #0
 801e460:	d1dd      	bne.n	801e41e <__gethex+0x26a>
 801e462:	e7ee      	b.n	801e442 <__gethex+0x28e>
 801e464:	0801f626 	.word	0x0801f626
 801e468:	0801f5bc 	.word	0x0801f5bc
 801e46c:	0801f698 	.word	0x0801f698
 801e470:	1e6f      	subs	r7, r5, #1
 801e472:	f1b9 0f00 	cmp.w	r9, #0
 801e476:	d130      	bne.n	801e4da <__gethex+0x326>
 801e478:	b127      	cbz	r7, 801e484 <__gethex+0x2d0>
 801e47a:	4639      	mov	r1, r7
 801e47c:	4620      	mov	r0, r4
 801e47e:	f7fe f883 	bl	801c588 <__any_on>
 801e482:	4681      	mov	r9, r0
 801e484:	117a      	asrs	r2, r7, #5
 801e486:	2301      	movs	r3, #1
 801e488:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801e48c:	f007 071f 	and.w	r7, r7, #31
 801e490:	40bb      	lsls	r3, r7
 801e492:	4213      	tst	r3, r2
 801e494:	4629      	mov	r1, r5
 801e496:	4620      	mov	r0, r4
 801e498:	bf18      	it	ne
 801e49a:	f049 0902 	orrne.w	r9, r9, #2
 801e49e:	f7ff fe21 	bl	801e0e4 <rshift>
 801e4a2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801e4a6:	1b76      	subs	r6, r6, r5
 801e4a8:	2502      	movs	r5, #2
 801e4aa:	f1b9 0f00 	cmp.w	r9, #0
 801e4ae:	d047      	beq.n	801e540 <__gethex+0x38c>
 801e4b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e4b4:	2b02      	cmp	r3, #2
 801e4b6:	d015      	beq.n	801e4e4 <__gethex+0x330>
 801e4b8:	2b03      	cmp	r3, #3
 801e4ba:	d017      	beq.n	801e4ec <__gethex+0x338>
 801e4bc:	2b01      	cmp	r3, #1
 801e4be:	d109      	bne.n	801e4d4 <__gethex+0x320>
 801e4c0:	f019 0f02 	tst.w	r9, #2
 801e4c4:	d006      	beq.n	801e4d4 <__gethex+0x320>
 801e4c6:	f8da 3000 	ldr.w	r3, [sl]
 801e4ca:	ea49 0903 	orr.w	r9, r9, r3
 801e4ce:	f019 0f01 	tst.w	r9, #1
 801e4d2:	d10e      	bne.n	801e4f2 <__gethex+0x33e>
 801e4d4:	f045 0510 	orr.w	r5, r5, #16
 801e4d8:	e032      	b.n	801e540 <__gethex+0x38c>
 801e4da:	f04f 0901 	mov.w	r9, #1
 801e4de:	e7d1      	b.n	801e484 <__gethex+0x2d0>
 801e4e0:	2501      	movs	r5, #1
 801e4e2:	e7e2      	b.n	801e4aa <__gethex+0x2f6>
 801e4e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e4e6:	f1c3 0301 	rsb	r3, r3, #1
 801e4ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 801e4ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e4ee:	2b00      	cmp	r3, #0
 801e4f0:	d0f0      	beq.n	801e4d4 <__gethex+0x320>
 801e4f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801e4f6:	f104 0314 	add.w	r3, r4, #20
 801e4fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801e4fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801e502:	f04f 0c00 	mov.w	ip, #0
 801e506:	4618      	mov	r0, r3
 801e508:	f853 2b04 	ldr.w	r2, [r3], #4
 801e50c:	f1b2 3fff 	cmp.w	r2, #4294967295
 801e510:	d01b      	beq.n	801e54a <__gethex+0x396>
 801e512:	3201      	adds	r2, #1
 801e514:	6002      	str	r2, [r0, #0]
 801e516:	2d02      	cmp	r5, #2
 801e518:	f104 0314 	add.w	r3, r4, #20
 801e51c:	d13c      	bne.n	801e598 <__gethex+0x3e4>
 801e51e:	f8d8 2000 	ldr.w	r2, [r8]
 801e522:	3a01      	subs	r2, #1
 801e524:	42b2      	cmp	r2, r6
 801e526:	d109      	bne.n	801e53c <__gethex+0x388>
 801e528:	1171      	asrs	r1, r6, #5
 801e52a:	2201      	movs	r2, #1
 801e52c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e530:	f006 061f 	and.w	r6, r6, #31
 801e534:	fa02 f606 	lsl.w	r6, r2, r6
 801e538:	421e      	tst	r6, r3
 801e53a:	d13a      	bne.n	801e5b2 <__gethex+0x3fe>
 801e53c:	f045 0520 	orr.w	r5, r5, #32
 801e540:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e542:	601c      	str	r4, [r3, #0]
 801e544:	9b02      	ldr	r3, [sp, #8]
 801e546:	601f      	str	r7, [r3, #0]
 801e548:	e6b0      	b.n	801e2ac <__gethex+0xf8>
 801e54a:	4299      	cmp	r1, r3
 801e54c:	f843 cc04 	str.w	ip, [r3, #-4]
 801e550:	d8d9      	bhi.n	801e506 <__gethex+0x352>
 801e552:	68a3      	ldr	r3, [r4, #8]
 801e554:	459b      	cmp	fp, r3
 801e556:	db17      	blt.n	801e588 <__gethex+0x3d4>
 801e558:	6861      	ldr	r1, [r4, #4]
 801e55a:	9801      	ldr	r0, [sp, #4]
 801e55c:	3101      	adds	r1, #1
 801e55e:	f7fd fb8d 	bl	801bc7c <_Balloc>
 801e562:	4681      	mov	r9, r0
 801e564:	b918      	cbnz	r0, 801e56e <__gethex+0x3ba>
 801e566:	4b1a      	ldr	r3, [pc, #104]	@ (801e5d0 <__gethex+0x41c>)
 801e568:	4602      	mov	r2, r0
 801e56a:	2184      	movs	r1, #132	@ 0x84
 801e56c:	e6c5      	b.n	801e2fa <__gethex+0x146>
 801e56e:	6922      	ldr	r2, [r4, #16]
 801e570:	3202      	adds	r2, #2
 801e572:	f104 010c 	add.w	r1, r4, #12
 801e576:	0092      	lsls	r2, r2, #2
 801e578:	300c      	adds	r0, #12
 801e57a:	f7fc fc82 	bl	801ae82 <memcpy>
 801e57e:	4621      	mov	r1, r4
 801e580:	9801      	ldr	r0, [sp, #4]
 801e582:	f7fd fbbb 	bl	801bcfc <_Bfree>
 801e586:	464c      	mov	r4, r9
 801e588:	6923      	ldr	r3, [r4, #16]
 801e58a:	1c5a      	adds	r2, r3, #1
 801e58c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801e590:	6122      	str	r2, [r4, #16]
 801e592:	2201      	movs	r2, #1
 801e594:	615a      	str	r2, [r3, #20]
 801e596:	e7be      	b.n	801e516 <__gethex+0x362>
 801e598:	6922      	ldr	r2, [r4, #16]
 801e59a:	455a      	cmp	r2, fp
 801e59c:	dd0b      	ble.n	801e5b6 <__gethex+0x402>
 801e59e:	2101      	movs	r1, #1
 801e5a0:	4620      	mov	r0, r4
 801e5a2:	f7ff fd9f 	bl	801e0e4 <rshift>
 801e5a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e5aa:	3701      	adds	r7, #1
 801e5ac:	42bb      	cmp	r3, r7
 801e5ae:	f6ff aee0 	blt.w	801e372 <__gethex+0x1be>
 801e5b2:	2501      	movs	r5, #1
 801e5b4:	e7c2      	b.n	801e53c <__gethex+0x388>
 801e5b6:	f016 061f 	ands.w	r6, r6, #31
 801e5ba:	d0fa      	beq.n	801e5b2 <__gethex+0x3fe>
 801e5bc:	4453      	add	r3, sl
 801e5be:	f1c6 0620 	rsb	r6, r6, #32
 801e5c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801e5c6:	f7fd fc4b 	bl	801be60 <__hi0bits>
 801e5ca:	42b0      	cmp	r0, r6
 801e5cc:	dbe7      	blt.n	801e59e <__gethex+0x3ea>
 801e5ce:	e7f0      	b.n	801e5b2 <__gethex+0x3fe>
 801e5d0:	0801f5bc 	.word	0x0801f5bc

0801e5d4 <L_shift>:
 801e5d4:	f1c2 0208 	rsb	r2, r2, #8
 801e5d8:	0092      	lsls	r2, r2, #2
 801e5da:	b570      	push	{r4, r5, r6, lr}
 801e5dc:	f1c2 0620 	rsb	r6, r2, #32
 801e5e0:	6843      	ldr	r3, [r0, #4]
 801e5e2:	6804      	ldr	r4, [r0, #0]
 801e5e4:	fa03 f506 	lsl.w	r5, r3, r6
 801e5e8:	432c      	orrs	r4, r5
 801e5ea:	40d3      	lsrs	r3, r2
 801e5ec:	6004      	str	r4, [r0, #0]
 801e5ee:	f840 3f04 	str.w	r3, [r0, #4]!
 801e5f2:	4288      	cmp	r0, r1
 801e5f4:	d3f4      	bcc.n	801e5e0 <L_shift+0xc>
 801e5f6:	bd70      	pop	{r4, r5, r6, pc}

0801e5f8 <__match>:
 801e5f8:	b530      	push	{r4, r5, lr}
 801e5fa:	6803      	ldr	r3, [r0, #0]
 801e5fc:	3301      	adds	r3, #1
 801e5fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e602:	b914      	cbnz	r4, 801e60a <__match+0x12>
 801e604:	6003      	str	r3, [r0, #0]
 801e606:	2001      	movs	r0, #1
 801e608:	bd30      	pop	{r4, r5, pc}
 801e60a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e60e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801e612:	2d19      	cmp	r5, #25
 801e614:	bf98      	it	ls
 801e616:	3220      	addls	r2, #32
 801e618:	42a2      	cmp	r2, r4
 801e61a:	d0f0      	beq.n	801e5fe <__match+0x6>
 801e61c:	2000      	movs	r0, #0
 801e61e:	e7f3      	b.n	801e608 <__match+0x10>

0801e620 <__hexnan>:
 801e620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e624:	680b      	ldr	r3, [r1, #0]
 801e626:	6801      	ldr	r1, [r0, #0]
 801e628:	115e      	asrs	r6, r3, #5
 801e62a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801e62e:	f013 031f 	ands.w	r3, r3, #31
 801e632:	b087      	sub	sp, #28
 801e634:	bf18      	it	ne
 801e636:	3604      	addne	r6, #4
 801e638:	2500      	movs	r5, #0
 801e63a:	1f37      	subs	r7, r6, #4
 801e63c:	4682      	mov	sl, r0
 801e63e:	4690      	mov	r8, r2
 801e640:	9301      	str	r3, [sp, #4]
 801e642:	f846 5c04 	str.w	r5, [r6, #-4]
 801e646:	46b9      	mov	r9, r7
 801e648:	463c      	mov	r4, r7
 801e64a:	9502      	str	r5, [sp, #8]
 801e64c:	46ab      	mov	fp, r5
 801e64e:	784a      	ldrb	r2, [r1, #1]
 801e650:	1c4b      	adds	r3, r1, #1
 801e652:	9303      	str	r3, [sp, #12]
 801e654:	b342      	cbz	r2, 801e6a8 <__hexnan+0x88>
 801e656:	4610      	mov	r0, r2
 801e658:	9105      	str	r1, [sp, #20]
 801e65a:	9204      	str	r2, [sp, #16]
 801e65c:	f7ff fd94 	bl	801e188 <__hexdig_fun>
 801e660:	2800      	cmp	r0, #0
 801e662:	d151      	bne.n	801e708 <__hexnan+0xe8>
 801e664:	9a04      	ldr	r2, [sp, #16]
 801e666:	9905      	ldr	r1, [sp, #20]
 801e668:	2a20      	cmp	r2, #32
 801e66a:	d818      	bhi.n	801e69e <__hexnan+0x7e>
 801e66c:	9b02      	ldr	r3, [sp, #8]
 801e66e:	459b      	cmp	fp, r3
 801e670:	dd13      	ble.n	801e69a <__hexnan+0x7a>
 801e672:	454c      	cmp	r4, r9
 801e674:	d206      	bcs.n	801e684 <__hexnan+0x64>
 801e676:	2d07      	cmp	r5, #7
 801e678:	dc04      	bgt.n	801e684 <__hexnan+0x64>
 801e67a:	462a      	mov	r2, r5
 801e67c:	4649      	mov	r1, r9
 801e67e:	4620      	mov	r0, r4
 801e680:	f7ff ffa8 	bl	801e5d4 <L_shift>
 801e684:	4544      	cmp	r4, r8
 801e686:	d952      	bls.n	801e72e <__hexnan+0x10e>
 801e688:	2300      	movs	r3, #0
 801e68a:	f1a4 0904 	sub.w	r9, r4, #4
 801e68e:	f844 3c04 	str.w	r3, [r4, #-4]
 801e692:	f8cd b008 	str.w	fp, [sp, #8]
 801e696:	464c      	mov	r4, r9
 801e698:	461d      	mov	r5, r3
 801e69a:	9903      	ldr	r1, [sp, #12]
 801e69c:	e7d7      	b.n	801e64e <__hexnan+0x2e>
 801e69e:	2a29      	cmp	r2, #41	@ 0x29
 801e6a0:	d157      	bne.n	801e752 <__hexnan+0x132>
 801e6a2:	3102      	adds	r1, #2
 801e6a4:	f8ca 1000 	str.w	r1, [sl]
 801e6a8:	f1bb 0f00 	cmp.w	fp, #0
 801e6ac:	d051      	beq.n	801e752 <__hexnan+0x132>
 801e6ae:	454c      	cmp	r4, r9
 801e6b0:	d206      	bcs.n	801e6c0 <__hexnan+0xa0>
 801e6b2:	2d07      	cmp	r5, #7
 801e6b4:	dc04      	bgt.n	801e6c0 <__hexnan+0xa0>
 801e6b6:	462a      	mov	r2, r5
 801e6b8:	4649      	mov	r1, r9
 801e6ba:	4620      	mov	r0, r4
 801e6bc:	f7ff ff8a 	bl	801e5d4 <L_shift>
 801e6c0:	4544      	cmp	r4, r8
 801e6c2:	d936      	bls.n	801e732 <__hexnan+0x112>
 801e6c4:	f1a8 0204 	sub.w	r2, r8, #4
 801e6c8:	4623      	mov	r3, r4
 801e6ca:	f853 1b04 	ldr.w	r1, [r3], #4
 801e6ce:	f842 1f04 	str.w	r1, [r2, #4]!
 801e6d2:	429f      	cmp	r7, r3
 801e6d4:	d2f9      	bcs.n	801e6ca <__hexnan+0xaa>
 801e6d6:	1b3b      	subs	r3, r7, r4
 801e6d8:	f023 0303 	bic.w	r3, r3, #3
 801e6dc:	3304      	adds	r3, #4
 801e6de:	3401      	adds	r4, #1
 801e6e0:	3e03      	subs	r6, #3
 801e6e2:	42b4      	cmp	r4, r6
 801e6e4:	bf88      	it	hi
 801e6e6:	2304      	movhi	r3, #4
 801e6e8:	4443      	add	r3, r8
 801e6ea:	2200      	movs	r2, #0
 801e6ec:	f843 2b04 	str.w	r2, [r3], #4
 801e6f0:	429f      	cmp	r7, r3
 801e6f2:	d2fb      	bcs.n	801e6ec <__hexnan+0xcc>
 801e6f4:	683b      	ldr	r3, [r7, #0]
 801e6f6:	b91b      	cbnz	r3, 801e700 <__hexnan+0xe0>
 801e6f8:	4547      	cmp	r7, r8
 801e6fa:	d128      	bne.n	801e74e <__hexnan+0x12e>
 801e6fc:	2301      	movs	r3, #1
 801e6fe:	603b      	str	r3, [r7, #0]
 801e700:	2005      	movs	r0, #5
 801e702:	b007      	add	sp, #28
 801e704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e708:	3501      	adds	r5, #1
 801e70a:	2d08      	cmp	r5, #8
 801e70c:	f10b 0b01 	add.w	fp, fp, #1
 801e710:	dd06      	ble.n	801e720 <__hexnan+0x100>
 801e712:	4544      	cmp	r4, r8
 801e714:	d9c1      	bls.n	801e69a <__hexnan+0x7a>
 801e716:	2300      	movs	r3, #0
 801e718:	f844 3c04 	str.w	r3, [r4, #-4]
 801e71c:	2501      	movs	r5, #1
 801e71e:	3c04      	subs	r4, #4
 801e720:	6822      	ldr	r2, [r4, #0]
 801e722:	f000 000f 	and.w	r0, r0, #15
 801e726:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801e72a:	6020      	str	r0, [r4, #0]
 801e72c:	e7b5      	b.n	801e69a <__hexnan+0x7a>
 801e72e:	2508      	movs	r5, #8
 801e730:	e7b3      	b.n	801e69a <__hexnan+0x7a>
 801e732:	9b01      	ldr	r3, [sp, #4]
 801e734:	2b00      	cmp	r3, #0
 801e736:	d0dd      	beq.n	801e6f4 <__hexnan+0xd4>
 801e738:	f1c3 0320 	rsb	r3, r3, #32
 801e73c:	f04f 32ff 	mov.w	r2, #4294967295
 801e740:	40da      	lsrs	r2, r3
 801e742:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801e746:	4013      	ands	r3, r2
 801e748:	f846 3c04 	str.w	r3, [r6, #-4]
 801e74c:	e7d2      	b.n	801e6f4 <__hexnan+0xd4>
 801e74e:	3f04      	subs	r7, #4
 801e750:	e7d0      	b.n	801e6f4 <__hexnan+0xd4>
 801e752:	2004      	movs	r0, #4
 801e754:	e7d5      	b.n	801e702 <__hexnan+0xe2>

0801e756 <__ascii_mbtowc>:
 801e756:	b082      	sub	sp, #8
 801e758:	b901      	cbnz	r1, 801e75c <__ascii_mbtowc+0x6>
 801e75a:	a901      	add	r1, sp, #4
 801e75c:	b142      	cbz	r2, 801e770 <__ascii_mbtowc+0x1a>
 801e75e:	b14b      	cbz	r3, 801e774 <__ascii_mbtowc+0x1e>
 801e760:	7813      	ldrb	r3, [r2, #0]
 801e762:	600b      	str	r3, [r1, #0]
 801e764:	7812      	ldrb	r2, [r2, #0]
 801e766:	1e10      	subs	r0, r2, #0
 801e768:	bf18      	it	ne
 801e76a:	2001      	movne	r0, #1
 801e76c:	b002      	add	sp, #8
 801e76e:	4770      	bx	lr
 801e770:	4610      	mov	r0, r2
 801e772:	e7fb      	b.n	801e76c <__ascii_mbtowc+0x16>
 801e774:	f06f 0001 	mvn.w	r0, #1
 801e778:	e7f8      	b.n	801e76c <__ascii_mbtowc+0x16>

0801e77a <_realloc_r>:
 801e77a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e77e:	4607      	mov	r7, r0
 801e780:	4614      	mov	r4, r2
 801e782:	460d      	mov	r5, r1
 801e784:	b921      	cbnz	r1, 801e790 <_realloc_r+0x16>
 801e786:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e78a:	4611      	mov	r1, r2
 801e78c:	f7fd b9ea 	b.w	801bb64 <_malloc_r>
 801e790:	b92a      	cbnz	r2, 801e79e <_realloc_r+0x24>
 801e792:	f7fd f973 	bl	801ba7c <_free_r>
 801e796:	4625      	mov	r5, r4
 801e798:	4628      	mov	r0, r5
 801e79a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e79e:	f000 f8b2 	bl	801e906 <_malloc_usable_size_r>
 801e7a2:	4284      	cmp	r4, r0
 801e7a4:	4606      	mov	r6, r0
 801e7a6:	d802      	bhi.n	801e7ae <_realloc_r+0x34>
 801e7a8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801e7ac:	d8f4      	bhi.n	801e798 <_realloc_r+0x1e>
 801e7ae:	4621      	mov	r1, r4
 801e7b0:	4638      	mov	r0, r7
 801e7b2:	f7fd f9d7 	bl	801bb64 <_malloc_r>
 801e7b6:	4680      	mov	r8, r0
 801e7b8:	b908      	cbnz	r0, 801e7be <_realloc_r+0x44>
 801e7ba:	4645      	mov	r5, r8
 801e7bc:	e7ec      	b.n	801e798 <_realloc_r+0x1e>
 801e7be:	42b4      	cmp	r4, r6
 801e7c0:	4622      	mov	r2, r4
 801e7c2:	4629      	mov	r1, r5
 801e7c4:	bf28      	it	cs
 801e7c6:	4632      	movcs	r2, r6
 801e7c8:	f7fc fb5b 	bl	801ae82 <memcpy>
 801e7cc:	4629      	mov	r1, r5
 801e7ce:	4638      	mov	r0, r7
 801e7d0:	f7fd f954 	bl	801ba7c <_free_r>
 801e7d4:	e7f1      	b.n	801e7ba <_realloc_r+0x40>
	...

0801e7d8 <_strtoul_l.isra.0>:
 801e7d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e7dc:	4e34      	ldr	r6, [pc, #208]	@ (801e8b0 <_strtoul_l.isra.0+0xd8>)
 801e7de:	4686      	mov	lr, r0
 801e7e0:	460d      	mov	r5, r1
 801e7e2:	4628      	mov	r0, r5
 801e7e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e7e8:	5d37      	ldrb	r7, [r6, r4]
 801e7ea:	f017 0708 	ands.w	r7, r7, #8
 801e7ee:	d1f8      	bne.n	801e7e2 <_strtoul_l.isra.0+0xa>
 801e7f0:	2c2d      	cmp	r4, #45	@ 0x2d
 801e7f2:	d110      	bne.n	801e816 <_strtoul_l.isra.0+0x3e>
 801e7f4:	782c      	ldrb	r4, [r5, #0]
 801e7f6:	2701      	movs	r7, #1
 801e7f8:	1c85      	adds	r5, r0, #2
 801e7fa:	f033 0010 	bics.w	r0, r3, #16
 801e7fe:	d115      	bne.n	801e82c <_strtoul_l.isra.0+0x54>
 801e800:	2c30      	cmp	r4, #48	@ 0x30
 801e802:	d10d      	bne.n	801e820 <_strtoul_l.isra.0+0x48>
 801e804:	7828      	ldrb	r0, [r5, #0]
 801e806:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801e80a:	2858      	cmp	r0, #88	@ 0x58
 801e80c:	d108      	bne.n	801e820 <_strtoul_l.isra.0+0x48>
 801e80e:	786c      	ldrb	r4, [r5, #1]
 801e810:	3502      	adds	r5, #2
 801e812:	2310      	movs	r3, #16
 801e814:	e00a      	b.n	801e82c <_strtoul_l.isra.0+0x54>
 801e816:	2c2b      	cmp	r4, #43	@ 0x2b
 801e818:	bf04      	itt	eq
 801e81a:	782c      	ldrbeq	r4, [r5, #0]
 801e81c:	1c85      	addeq	r5, r0, #2
 801e81e:	e7ec      	b.n	801e7fa <_strtoul_l.isra.0+0x22>
 801e820:	2b00      	cmp	r3, #0
 801e822:	d1f6      	bne.n	801e812 <_strtoul_l.isra.0+0x3a>
 801e824:	2c30      	cmp	r4, #48	@ 0x30
 801e826:	bf14      	ite	ne
 801e828:	230a      	movne	r3, #10
 801e82a:	2308      	moveq	r3, #8
 801e82c:	f04f 38ff 	mov.w	r8, #4294967295
 801e830:	2600      	movs	r6, #0
 801e832:	fbb8 f8f3 	udiv	r8, r8, r3
 801e836:	fb03 f908 	mul.w	r9, r3, r8
 801e83a:	ea6f 0909 	mvn.w	r9, r9
 801e83e:	4630      	mov	r0, r6
 801e840:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801e844:	f1bc 0f09 	cmp.w	ip, #9
 801e848:	d810      	bhi.n	801e86c <_strtoul_l.isra.0+0x94>
 801e84a:	4664      	mov	r4, ip
 801e84c:	42a3      	cmp	r3, r4
 801e84e:	dd1e      	ble.n	801e88e <_strtoul_l.isra.0+0xb6>
 801e850:	f1b6 3fff 	cmp.w	r6, #4294967295
 801e854:	d007      	beq.n	801e866 <_strtoul_l.isra.0+0x8e>
 801e856:	4580      	cmp	r8, r0
 801e858:	d316      	bcc.n	801e888 <_strtoul_l.isra.0+0xb0>
 801e85a:	d101      	bne.n	801e860 <_strtoul_l.isra.0+0x88>
 801e85c:	45a1      	cmp	r9, r4
 801e85e:	db13      	blt.n	801e888 <_strtoul_l.isra.0+0xb0>
 801e860:	fb00 4003 	mla	r0, r0, r3, r4
 801e864:	2601      	movs	r6, #1
 801e866:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e86a:	e7e9      	b.n	801e840 <_strtoul_l.isra.0+0x68>
 801e86c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801e870:	f1bc 0f19 	cmp.w	ip, #25
 801e874:	d801      	bhi.n	801e87a <_strtoul_l.isra.0+0xa2>
 801e876:	3c37      	subs	r4, #55	@ 0x37
 801e878:	e7e8      	b.n	801e84c <_strtoul_l.isra.0+0x74>
 801e87a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801e87e:	f1bc 0f19 	cmp.w	ip, #25
 801e882:	d804      	bhi.n	801e88e <_strtoul_l.isra.0+0xb6>
 801e884:	3c57      	subs	r4, #87	@ 0x57
 801e886:	e7e1      	b.n	801e84c <_strtoul_l.isra.0+0x74>
 801e888:	f04f 36ff 	mov.w	r6, #4294967295
 801e88c:	e7eb      	b.n	801e866 <_strtoul_l.isra.0+0x8e>
 801e88e:	1c73      	adds	r3, r6, #1
 801e890:	d106      	bne.n	801e8a0 <_strtoul_l.isra.0+0xc8>
 801e892:	2322      	movs	r3, #34	@ 0x22
 801e894:	f8ce 3000 	str.w	r3, [lr]
 801e898:	4630      	mov	r0, r6
 801e89a:	b932      	cbnz	r2, 801e8aa <_strtoul_l.isra.0+0xd2>
 801e89c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e8a0:	b107      	cbz	r7, 801e8a4 <_strtoul_l.isra.0+0xcc>
 801e8a2:	4240      	negs	r0, r0
 801e8a4:	2a00      	cmp	r2, #0
 801e8a6:	d0f9      	beq.n	801e89c <_strtoul_l.isra.0+0xc4>
 801e8a8:	b106      	cbz	r6, 801e8ac <_strtoul_l.isra.0+0xd4>
 801e8aa:	1e69      	subs	r1, r5, #1
 801e8ac:	6011      	str	r1, [r2, #0]
 801e8ae:	e7f5      	b.n	801e89c <_strtoul_l.isra.0+0xc4>
 801e8b0:	0801f409 	.word	0x0801f409

0801e8b4 <_strtoul_r>:
 801e8b4:	f7ff bf90 	b.w	801e7d8 <_strtoul_l.isra.0>

0801e8b8 <__ascii_wctomb>:
 801e8b8:	4603      	mov	r3, r0
 801e8ba:	4608      	mov	r0, r1
 801e8bc:	b141      	cbz	r1, 801e8d0 <__ascii_wctomb+0x18>
 801e8be:	2aff      	cmp	r2, #255	@ 0xff
 801e8c0:	d904      	bls.n	801e8cc <__ascii_wctomb+0x14>
 801e8c2:	228a      	movs	r2, #138	@ 0x8a
 801e8c4:	601a      	str	r2, [r3, #0]
 801e8c6:	f04f 30ff 	mov.w	r0, #4294967295
 801e8ca:	4770      	bx	lr
 801e8cc:	700a      	strb	r2, [r1, #0]
 801e8ce:	2001      	movs	r0, #1
 801e8d0:	4770      	bx	lr
	...

0801e8d4 <fiprintf>:
 801e8d4:	b40e      	push	{r1, r2, r3}
 801e8d6:	b503      	push	{r0, r1, lr}
 801e8d8:	4601      	mov	r1, r0
 801e8da:	ab03      	add	r3, sp, #12
 801e8dc:	4805      	ldr	r0, [pc, #20]	@ (801e8f4 <fiprintf+0x20>)
 801e8de:	f853 2b04 	ldr.w	r2, [r3], #4
 801e8e2:	6800      	ldr	r0, [r0, #0]
 801e8e4:	9301      	str	r3, [sp, #4]
 801e8e6:	f7fe ff7d 	bl	801d7e4 <_vfiprintf_r>
 801e8ea:	b002      	add	sp, #8
 801e8ec:	f85d eb04 	ldr.w	lr, [sp], #4
 801e8f0:	b003      	add	sp, #12
 801e8f2:	4770      	bx	lr
 801e8f4:	24000020 	.word	0x24000020

0801e8f8 <abort>:
 801e8f8:	b508      	push	{r3, lr}
 801e8fa:	2006      	movs	r0, #6
 801e8fc:	f000 f834 	bl	801e968 <raise>
 801e900:	2001      	movs	r0, #1
 801e902:	f7e6 f9ef 	bl	8004ce4 <_exit>

0801e906 <_malloc_usable_size_r>:
 801e906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e90a:	1f18      	subs	r0, r3, #4
 801e90c:	2b00      	cmp	r3, #0
 801e90e:	bfbc      	itt	lt
 801e910:	580b      	ldrlt	r3, [r1, r0]
 801e912:	18c0      	addlt	r0, r0, r3
 801e914:	4770      	bx	lr

0801e916 <_raise_r>:
 801e916:	291f      	cmp	r1, #31
 801e918:	b538      	push	{r3, r4, r5, lr}
 801e91a:	4605      	mov	r5, r0
 801e91c:	460c      	mov	r4, r1
 801e91e:	d904      	bls.n	801e92a <_raise_r+0x14>
 801e920:	2316      	movs	r3, #22
 801e922:	6003      	str	r3, [r0, #0]
 801e924:	f04f 30ff 	mov.w	r0, #4294967295
 801e928:	bd38      	pop	{r3, r4, r5, pc}
 801e92a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e92c:	b112      	cbz	r2, 801e934 <_raise_r+0x1e>
 801e92e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e932:	b94b      	cbnz	r3, 801e948 <_raise_r+0x32>
 801e934:	4628      	mov	r0, r5
 801e936:	f000 f831 	bl	801e99c <_getpid_r>
 801e93a:	4622      	mov	r2, r4
 801e93c:	4601      	mov	r1, r0
 801e93e:	4628      	mov	r0, r5
 801e940:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e944:	f000 b818 	b.w	801e978 <_kill_r>
 801e948:	2b01      	cmp	r3, #1
 801e94a:	d00a      	beq.n	801e962 <_raise_r+0x4c>
 801e94c:	1c59      	adds	r1, r3, #1
 801e94e:	d103      	bne.n	801e958 <_raise_r+0x42>
 801e950:	2316      	movs	r3, #22
 801e952:	6003      	str	r3, [r0, #0]
 801e954:	2001      	movs	r0, #1
 801e956:	e7e7      	b.n	801e928 <_raise_r+0x12>
 801e958:	2100      	movs	r1, #0
 801e95a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801e95e:	4620      	mov	r0, r4
 801e960:	4798      	blx	r3
 801e962:	2000      	movs	r0, #0
 801e964:	e7e0      	b.n	801e928 <_raise_r+0x12>
	...

0801e968 <raise>:
 801e968:	4b02      	ldr	r3, [pc, #8]	@ (801e974 <raise+0xc>)
 801e96a:	4601      	mov	r1, r0
 801e96c:	6818      	ldr	r0, [r3, #0]
 801e96e:	f7ff bfd2 	b.w	801e916 <_raise_r>
 801e972:	bf00      	nop
 801e974:	24000020 	.word	0x24000020

0801e978 <_kill_r>:
 801e978:	b538      	push	{r3, r4, r5, lr}
 801e97a:	4d07      	ldr	r5, [pc, #28]	@ (801e998 <_kill_r+0x20>)
 801e97c:	2300      	movs	r3, #0
 801e97e:	4604      	mov	r4, r0
 801e980:	4608      	mov	r0, r1
 801e982:	4611      	mov	r1, r2
 801e984:	602b      	str	r3, [r5, #0]
 801e986:	f7e6 f99d 	bl	8004cc4 <_kill>
 801e98a:	1c43      	adds	r3, r0, #1
 801e98c:	d102      	bne.n	801e994 <_kill_r+0x1c>
 801e98e:	682b      	ldr	r3, [r5, #0]
 801e990:	b103      	cbz	r3, 801e994 <_kill_r+0x1c>
 801e992:	6023      	str	r3, [r4, #0]
 801e994:	bd38      	pop	{r3, r4, r5, pc}
 801e996:	bf00      	nop
 801e998:	240141f4 	.word	0x240141f4

0801e99c <_getpid_r>:
 801e99c:	f7e6 b98a 	b.w	8004cb4 <_getpid>

0801e9a0 <_init>:
 801e9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e9a2:	bf00      	nop
 801e9a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e9a6:	bc08      	pop	{r3}
 801e9a8:	469e      	mov	lr, r3
 801e9aa:	4770      	bx	lr

0801e9ac <_fini>:
 801e9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e9ae:	bf00      	nop
 801e9b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e9b2:	bc08      	pop	{r3}
 801e9b4:	469e      	mov	lr, r3
 801e9b6:	4770      	bx	lr
