-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "09/29/2015 10:46:44"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	newSevSegSysTop IS
    PORT (
	CLOCK2_50 : IN std_logic;
	CLOCK3_50 : IN std_logic;
	CLOCK4_50 : IN std_logic;
	CLOCK_50 : IN std_logic;
	DRAM_ADDR : BUFFER std_logic_vector(12 DOWNTO 0);
	DRAM_BA : BUFFER std_logic_vector(1 DOWNTO 0);
	DRAM_CAS_N : BUFFER std_logic;
	DRAM_CKE : BUFFER std_logic;
	DRAM_CLK : BUFFER std_logic;
	DRAM_CS_N : BUFFER std_logic;
	DRAM_DQ : BUFFER std_logic_vector(15 DOWNTO 0);
	DRAM_LDQM : BUFFER std_logic;
	DRAM_RAS_N : BUFFER std_logic;
	DRAM_UDQM : BUFFER std_logic;
	DRAM_WE_N : BUFFER std_logic;
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HPS_CONV_USB_N : BUFFER std_logic;
	HPS_DDR3_ADDR : BUFFER std_logic_vector(14 DOWNTO 0);
	HPS_DDR3_BA : BUFFER std_logic_vector(2 DOWNTO 0);
	HPS_DDR3_CAS_N : BUFFER std_logic;
	HPS_DDR3_CKE : BUFFER std_logic;
	HPS_DDR3_CK_N : BUFFER std_logic;
	HPS_DDR3_CK_P : BUFFER std_logic;
	HPS_DDR3_CS_N : BUFFER std_logic;
	HPS_DDR3_DM : BUFFER std_logic_vector(3 DOWNTO 0);
	HPS_DDR3_DQ : BUFFER std_logic_vector(31 DOWNTO 0);
	HPS_DDR3_DQS_N : BUFFER std_logic_vector(3 DOWNTO 0);
	HPS_DDR3_DQS_P : BUFFER std_logic_vector(3 DOWNTO 0);
	HPS_DDR3_ODT : BUFFER std_logic;
	HPS_DDR3_RAS_N : BUFFER std_logic;
	HPS_DDR3_RESET_N : BUFFER std_logic;
	HPS_DDR3_RZQ : IN std_logic;
	HPS_DDR3_WE_N : BUFFER std_logic;
	HPS_ENET_GTX_CLK : BUFFER std_logic;
	HPS_ENET_INT_N : BUFFER std_logic;
	HPS_ENET_MDC : BUFFER std_logic;
	HPS_ENET_MDIO : BUFFER std_logic;
	HPS_ENET_RX_CLK : IN std_logic;
	HPS_ENET_RX_DATA : IN std_logic_vector(3 DOWNTO 0);
	HPS_ENET_RX_DV : IN std_logic;
	HPS_ENET_TX_DATA : BUFFER std_logic_vector(3 DOWNTO 0);
	HPS_ENET_TX_EN : BUFFER std_logic;
	HPS_FLASH_DATA : BUFFER std_logic_vector(3 DOWNTO 0);
	HPS_FLASH_DCLK : BUFFER std_logic;
	HPS_FLASH_NCSO : BUFFER std_logic;
	HPS_GSENSOR_INT : BUFFER std_logic;
	HPS_I2C1_SCLK : BUFFER std_logic;
	HPS_I2C1_SDAT : BUFFER std_logic;
	HPS_I2C2_SCLK : BUFFER std_logic;
	HPS_I2C2_SDAT : BUFFER std_logic;
	HPS_I2C_CONTROL : BUFFER std_logic;
	HPS_KEY : BUFFER std_logic;
	HPS_LED : BUFFER std_logic;
	HPS_LTC_GPIO : BUFFER std_logic;
	HPS_SD_CLK : BUFFER std_logic;
	HPS_SD_CMD : BUFFER std_logic;
	HPS_SD_DATA : BUFFER std_logic_vector(3 DOWNTO 0);
	HPS_SPIM_CLK : BUFFER std_logic;
	HPS_SPIM_MISO : IN std_logic;
	HPS_SPIM_MOSI : BUFFER std_logic;
	HPS_SPIM_SS : BUFFER std_logic;
	HPS_UART_RX : IN std_logic;
	HPS_UART_TX : BUFFER std_logic;
	HPS_USB_CLKOUT : IN std_logic;
	HPS_USB_DATA : BUFFER std_logic_vector(7 DOWNTO 0);
	HPS_USB_DIR : IN std_logic;
	HPS_USB_NXT : IN std_logic;
	HPS_USB_STP : BUFFER std_logic
	);
END newSevSegSysTop;

-- Design Ports Information
-- CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_DDR3_ADDR[0]	=>  Location: PIN_F26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[1]	=>  Location: PIN_G30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[2]	=>  Location: PIN_F28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[3]	=>  Location: PIN_F30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[4]	=>  Location: PIN_J25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[5]	=>  Location: PIN_J27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[6]	=>  Location: PIN_F29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[7]	=>  Location: PIN_E28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[8]	=>  Location: PIN_H27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[9]	=>  Location: PIN_G26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[10]	=>  Location: PIN_D29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[11]	=>  Location: PIN_C30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[12]	=>  Location: PIN_B30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[13]	=>  Location: PIN_C29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR[14]	=>  Location: PIN_H25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_BA[0]	=>  Location: PIN_E29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_BA[1]	=>  Location: PIN_J24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_BA[2]	=>  Location: PIN_J23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_CAS_N	=>  Location: PIN_E27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_CKE	=>  Location: PIN_L29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_CK_N	=>  Location: PIN_L23,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_CK_P	=>  Location: PIN_M23,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_CS_N	=>  Location: PIN_H24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_DM[0]	=>  Location: PIN_K28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DM[1]	=>  Location: PIN_M28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DM[2]	=>  Location: PIN_R28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DM[3]	=>  Location: PIN_W30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_ODT	=>  Location: PIN_H28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_RAS_N	=>  Location: PIN_D30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_RESET_N	=>  Location: PIN_P30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_WE_N	=>  Location: PIN_C28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_ENET_GTX_CLK	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_MDC	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_TX_DATA[0]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_TX_DATA[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_TX_DATA[2]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_TX_DATA[3]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_TX_EN	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_FLASH_DCLK	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_FLASH_NCSO	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SD_CLK	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SPIM_CLK	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SPIM_MOSI	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_UART_TX	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_STP	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_CONV_USB_N	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_DDR3_DQ[0]	=>  Location: PIN_K23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[1]	=>  Location: PIN_K22,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[2]	=>  Location: PIN_H30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[3]	=>  Location: PIN_G28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[4]	=>  Location: PIN_L25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[5]	=>  Location: PIN_L24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[6]	=>  Location: PIN_J30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[7]	=>  Location: PIN_J29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[8]	=>  Location: PIN_K26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[9]	=>  Location: PIN_L26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[10]	=>  Location: PIN_K29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[11]	=>  Location: PIN_K27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[12]	=>  Location: PIN_M26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[13]	=>  Location: PIN_M27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[14]	=>  Location: PIN_L28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[15]	=>  Location: PIN_M30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[16]	=>  Location: PIN_U26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[17]	=>  Location: PIN_T26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[18]	=>  Location: PIN_N29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[19]	=>  Location: PIN_N28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[20]	=>  Location: PIN_P26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[21]	=>  Location: PIN_P27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[22]	=>  Location: PIN_N27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[23]	=>  Location: PIN_R29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[24]	=>  Location: PIN_P24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[25]	=>  Location: PIN_P25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[26]	=>  Location: PIN_T29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[27]	=>  Location: PIN_T28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[28]	=>  Location: PIN_R27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[29]	=>  Location: PIN_R26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[30]	=>  Location: PIN_V30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ[31]	=>  Location: PIN_W29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_N[0]	=>  Location: PIN_M19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_N[1]	=>  Location: PIN_N24,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_N[2]	=>  Location: PIN_R18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_N[3]	=>  Location: PIN_R21,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_P[0]	=>  Location: PIN_N18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_P[1]	=>  Location: PIN_N25,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_P[2]	=>  Location: PIN_R19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_P[3]	=>  Location: PIN_R22,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_ENET_INT_N	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_MDIO	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_FLASH_DATA[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_FLASH_DATA[1]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_FLASH_DATA[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_FLASH_DATA[3]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_GSENSOR_INT	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_I2C1_SCLK	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_I2C1_SDAT	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_I2C2_SCLK	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_I2C2_SDAT	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_I2C_CONTROL	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_KEY	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_LED	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_LTC_GPIO	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SD_CMD	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SD_DATA[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SD_DATA[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SD_DATA[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SD_DATA[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SPIM_SS	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_DATA[0]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_DATA[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_DATA[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_DATA[3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_DATA[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_DATA[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_DATA[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_DATA[7]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_RX_DATA[0]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_RX_DATA[1]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_RX_DATA[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_RX_DATA[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_RX_CLK	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_ENET_RX_DV	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_SPIM_MISO	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_UART_RX	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_CLKOUT	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_DIR	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_USB_NXT	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HPS_DDR3_RZQ	=>  Location: PIN_D27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF newSevSegSysTop IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK2_50 : std_logic;
SIGNAL ww_CLOCK3_50 : std_logic;
SIGNAL ww_CLOCK4_50 : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_DQ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HPS_CONV_USB_N : std_logic;
SIGNAL ww_HPS_DDR3_ADDR : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_HPS_DDR3_BA : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_HPS_DDR3_CAS_N : std_logic;
SIGNAL ww_HPS_DDR3_CKE : std_logic;
SIGNAL ww_HPS_DDR3_CK_N : std_logic;
SIGNAL ww_HPS_DDR3_CK_P : std_logic;
SIGNAL ww_HPS_DDR3_CS_N : std_logic;
SIGNAL ww_HPS_DDR3_DM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HPS_DDR3_DQ : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_HPS_DDR3_DQS_N : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HPS_DDR3_DQS_P : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HPS_DDR3_ODT : std_logic;
SIGNAL ww_HPS_DDR3_RAS_N : std_logic;
SIGNAL ww_HPS_DDR3_RESET_N : std_logic;
SIGNAL ww_HPS_DDR3_RZQ : std_logic;
SIGNAL ww_HPS_DDR3_WE_N : std_logic;
SIGNAL ww_HPS_ENET_GTX_CLK : std_logic;
SIGNAL ww_HPS_ENET_INT_N : std_logic;
SIGNAL ww_HPS_ENET_MDC : std_logic;
SIGNAL ww_HPS_ENET_MDIO : std_logic;
SIGNAL ww_HPS_ENET_RX_CLK : std_logic;
SIGNAL ww_HPS_ENET_RX_DATA : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HPS_ENET_RX_DV : std_logic;
SIGNAL ww_HPS_ENET_TX_DATA : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HPS_ENET_TX_EN : std_logic;
SIGNAL ww_HPS_FLASH_DATA : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HPS_FLASH_DCLK : std_logic;
SIGNAL ww_HPS_FLASH_NCSO : std_logic;
SIGNAL ww_HPS_GSENSOR_INT : std_logic;
SIGNAL ww_HPS_I2C1_SCLK : std_logic;
SIGNAL ww_HPS_I2C1_SDAT : std_logic;
SIGNAL ww_HPS_I2C2_SCLK : std_logic;
SIGNAL ww_HPS_I2C2_SDAT : std_logic;
SIGNAL ww_HPS_I2C_CONTROL : std_logic;
SIGNAL ww_HPS_KEY : std_logic;
SIGNAL ww_HPS_LED : std_logic;
SIGNAL ww_HPS_LTC_GPIO : std_logic;
SIGNAL ww_HPS_SD_CLK : std_logic;
SIGNAL ww_HPS_SD_CMD : std_logic;
SIGNAL ww_HPS_SD_DATA : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HPS_SPIM_CLK : std_logic;
SIGNAL ww_HPS_SPIM_MISO : std_logic;
SIGNAL ww_HPS_SPIM_MOSI : std_logic;
SIGNAL ww_HPS_SPIM_SS : std_logic;
SIGNAL ww_HPS_UART_RX : std_logic;
SIGNAL ww_HPS_UART_TX : std_logic;
SIGNAL ww_HPS_USB_CLKOUT : std_logic;
SIGNAL ww_HPS_USB_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HPS_USB_DIR : std_logic;
SIGNAL ww_HPS_USB_NXT : std_logic;
SIGNAL ww_HPS_USB_STP : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|stm_event_STM_EVENT_bus\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|boot_from_fpga_BSEL_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|boot_from_fpga_CSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|fpga2hps_PORT_SIZE_CONFIG_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_PORT_SIZE_CONFIG_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram_CFG_AXI_MM_SELECT_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_RFIFO_MAP_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_TYPE_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_WFIFO_MAP_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram_CFG_PORT_WIDTH_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram_CFG_RFIFO_CPORT_MAP_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram_CFG_WFIFO_CPORT_MAP_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|interrupts_IRQ_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_BID_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_BRESP_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_RDATA_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_RID_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_RRESP_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_RXD_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|qspi_inst_QSPI_SS_N_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_I_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_I_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_GPIO0_PORTA_I_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_GPIO2_PORTA_I_bus\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_I_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_GPIO0_PORTA_OE_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_GPIO2_PORTA_O_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_GPIO0_PORTA_O_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_GPIO2_PORTA_OE_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIADDR_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIBA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICKE_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICSN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDM_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDQSBURST_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIODT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAEN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAENFULL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATA_bus\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATAVALID_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLADDRESS_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLWRITEDATA_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGADDLAT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGBANKADDRWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCASWRLAT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCOLADDRWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCSADDRWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDEVICEWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDRAMCONFIG_bus\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGINTERFACEWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGROWADDRWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTCL_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTMRD_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTREFI_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTRFC_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTWR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQDIN_bus\ : std_logic_vector(179 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQSLOGICRDATAVALID_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTADDRDOUT_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTBADOUT_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCASNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKEDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCSNDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDMDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQDOUT_bus\ : std_logic_vector(179 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQOE_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBOE_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICDQSENA_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICFIFORESET_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCRDATAEN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCWRPTR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICOCT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICREADLATENCY_bus\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSOE_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTODTDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRASNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRESETNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTWENDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\ : std_logic_vector(179 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATA_bus\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFISEQBUSY_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWLAT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN1_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN2_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN3_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA0_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA1_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA2_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA3_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA4_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA5_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA0_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA1_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA2_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA3_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALDEEPPOWERDNCHIP_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALREFRESHCHIP_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALSELFRFSHCHIP_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRBURSTCOUNT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRWDATA_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCBURSTCOUNT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCWDATA_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|stm_event~fake_dout\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~trace_data\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|boot_from_fpga~fake_dout\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|fpga2hps~arready\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~araddr\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|interrupts~fake_dout\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|sdio_inst~O_SDMMC_PWR_EN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|uart0_inst~UARTRTSN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I0\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I2\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I3\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I4\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I5\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I6\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I7\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I8\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I9\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I10\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I11\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I12\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I13\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I14\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I15\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I16\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I17\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I18\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I19\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I20\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I21\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I22\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I23\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I24\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I25\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I26\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I27\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I28\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\ : std_logic;
SIGNAL \CLOCK2_50~input_o\ : std_logic;
SIGNAL \CLOCK3_50~input_o\ : std_logic;
SIGNAL \CLOCK4_50~input_o\ : std_logic;
SIGNAL \DRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \HPS_SPIM_SS~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \HPS_DDR3_RZQ~input_o\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ : std_logic;
SIGNAL \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ : std_logic;
SIGNAL \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\ : std_logic;
SIGNAL \HPS_SPIM_MISO~input_o\ : std_logic;
SIGNAL \HPS_ENET_RX_CLK~input_o\ : std_logic;
SIGNAL \HPS_ENET_RX_DV~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input_o\ : std_logic;
SIGNAL \HPS_ENET_RX_DATA[0]~input_o\ : std_logic;
SIGNAL \HPS_ENET_RX_DATA[1]~input_o\ : std_logic;
SIGNAL \HPS_ENET_RX_DATA[2]~input_o\ : std_logic;
SIGNAL \HPS_ENET_RX_DATA[3]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input_o\ : std_logic;
SIGNAL \HPS_USB_CLKOUT~input_o\ : std_logic;
SIGNAL \HPS_USB_DIR~input_o\ : std_logic;
SIGNAL \HPS_USB_NXT~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[71]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[71]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[71]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[71]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[71]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[71]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|always1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~26\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~6\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~10\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~14\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~18\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~22\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~26\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~6\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~10\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~14\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~18\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~22\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always9~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~25_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout\ : std_logic;
SIGNAL \rtl~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \rtl~16_combout\ : std_logic;
SIGNAL \rtl~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~26\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~18\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~22\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~6\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout\ : std_logic;
SIGNAL \rtl~18_combout\ : std_logic;
SIGNAL \rtl~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~14\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[70]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[70]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data[70]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|sink1_ready~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux6~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux7~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux5~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux8~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|Mux0~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|Mux7~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|Mux1~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|Mux2~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|Mux3~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|Mux4~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|Mux5~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|Mux6~0_combout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_CLK_TX\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_GMII_MDC\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|emac1_inst~emac_phy_txd\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD2\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD3\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TX_OE\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SCLK\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SS_N0\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|sdio_inst~sdmmc_cclk\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|spim1_inst~O_SPI_MASTER_SCLK\ : std_logic;
SIGNAL \HPS_UART_RX~input_o\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|uart0_inst~uart_txd\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|usb1_inst~usb_ulpi_stp\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|spim1_inst~O_SPI_MASTER_SS_0_N\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\ : std_logic_vector(179 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|intermediate\ : std_logic_vector(55 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_BREADY\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_rst_n\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_ARID\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_WLAST\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_RREADY\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\ : std_logic_vector(84 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_AWID\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data\ : std_logic_vector(111 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_WVALID\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload\ : std_logic_vector(115 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|sevseg_0|display\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|sevseg_0|fsm\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|ALT_INV_leveled_dqs_clocks\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][41]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg_dly[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\ : std_logic_vector(69 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oebout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oeout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|hps_io|border|ALT_INV_intermediate\ : std_logic_vector(41 DOWNTO 38);
SIGNAL \u0|sevseg_0|ALT_INV_fsm\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|sevseg_0|ALT_INV_display\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_aligned_address_bits\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][44]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_burstwrap_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][43]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[65]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_cp_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\ : std_logic_vector(84 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_write~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem[1][7]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][72]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][70]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][69]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][67]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][66]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][65]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][64]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][63]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][62]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][32]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][44]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][10]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][83]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][84]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][43]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][9]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][82]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][36]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][37]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][38]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][39]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][40]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][41]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][42]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][33]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][86]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][85]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_endofpacket~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_endofpacket_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[36]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[38]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[37]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[41]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[41]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[42]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[42]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[68]~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[67]~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[66]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[39]~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[40]~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\ : std_logic_vector(6 DOWNTO 2);
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\ : std_logic_vector(79 DOWNTO 32);
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add6~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add6~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[69]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[2]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[3]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[4]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_address_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_IDLE~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_always4~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_grant[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|sevseg_0|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \u0|sevseg_0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_out_data[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem[0][0]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_LessThan15~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_endofpacket~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][32]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_base\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][10]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][83]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][84]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][9]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_first_packet_beat~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][82]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][36]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][37]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][38]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][39]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][41]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][42]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][30]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][86]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][85]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_in_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_eop_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_bytecount_reg_zero~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_TRANS~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_endofpacket~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[66]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_burstwrap_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg_dly\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WSTRB\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARADDR\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WVALID\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WLAST\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_RREADY\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_BREADY\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWVALID\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARVALID\ : std_logic_vector(0 DOWNTO 0);

BEGIN

ww_CLOCK2_50 <= CLOCK2_50;
ww_CLOCK3_50 <= CLOCK3_50;
ww_CLOCK4_50 <= CLOCK4_50;
ww_CLOCK_50 <= CLOCK_50;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_BA <= ww_DRAM_BA;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_CKE <= ww_DRAM_CKE;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_DQ <= ww_DRAM_DQ;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_WE_N <= ww_DRAM_WE_N;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HPS_CONV_USB_N <= ww_HPS_CONV_USB_N;
HPS_DDR3_ADDR <= ww_HPS_DDR3_ADDR;
HPS_DDR3_BA <= ww_HPS_DDR3_BA;
HPS_DDR3_CAS_N <= ww_HPS_DDR3_CAS_N;
HPS_DDR3_CKE <= ww_HPS_DDR3_CKE;
HPS_DDR3_CK_N <= ww_HPS_DDR3_CK_N;
HPS_DDR3_CK_P <= ww_HPS_DDR3_CK_P;
HPS_DDR3_CS_N <= ww_HPS_DDR3_CS_N;
HPS_DDR3_DM <= ww_HPS_DDR3_DM;
HPS_DDR3_DQ <= ww_HPS_DDR3_DQ;
HPS_DDR3_DQS_N <= ww_HPS_DDR3_DQS_N;
HPS_DDR3_DQS_P <= ww_HPS_DDR3_DQS_P;
HPS_DDR3_ODT <= ww_HPS_DDR3_ODT;
HPS_DDR3_RAS_N <= ww_HPS_DDR3_RAS_N;
HPS_DDR3_RESET_N <= ww_HPS_DDR3_RESET_N;
ww_HPS_DDR3_RZQ <= HPS_DDR3_RZQ;
HPS_DDR3_WE_N <= ww_HPS_DDR3_WE_N;
HPS_ENET_GTX_CLK <= ww_HPS_ENET_GTX_CLK;
HPS_ENET_INT_N <= ww_HPS_ENET_INT_N;
HPS_ENET_MDC <= ww_HPS_ENET_MDC;
HPS_ENET_MDIO <= ww_HPS_ENET_MDIO;
ww_HPS_ENET_RX_CLK <= HPS_ENET_RX_CLK;
ww_HPS_ENET_RX_DATA <= HPS_ENET_RX_DATA;
ww_HPS_ENET_RX_DV <= HPS_ENET_RX_DV;
HPS_ENET_TX_DATA <= ww_HPS_ENET_TX_DATA;
HPS_ENET_TX_EN <= ww_HPS_ENET_TX_EN;
HPS_FLASH_DATA <= ww_HPS_FLASH_DATA;
HPS_FLASH_DCLK <= ww_HPS_FLASH_DCLK;
HPS_FLASH_NCSO <= ww_HPS_FLASH_NCSO;
HPS_GSENSOR_INT <= ww_HPS_GSENSOR_INT;
HPS_I2C1_SCLK <= ww_HPS_I2C1_SCLK;
HPS_I2C1_SDAT <= ww_HPS_I2C1_SDAT;
HPS_I2C2_SCLK <= ww_HPS_I2C2_SCLK;
HPS_I2C2_SDAT <= ww_HPS_I2C2_SDAT;
HPS_I2C_CONTROL <= ww_HPS_I2C_CONTROL;
HPS_KEY <= ww_HPS_KEY;
HPS_LED <= ww_HPS_LED;
HPS_LTC_GPIO <= ww_HPS_LTC_GPIO;
HPS_SD_CLK <= ww_HPS_SD_CLK;
HPS_SD_CMD <= ww_HPS_SD_CMD;
HPS_SD_DATA <= ww_HPS_SD_DATA;
HPS_SPIM_CLK <= ww_HPS_SPIM_CLK;
ww_HPS_SPIM_MISO <= HPS_SPIM_MISO;
HPS_SPIM_MOSI <= ww_HPS_SPIM_MOSI;
HPS_SPIM_SS <= ww_HPS_SPIM_SS;
ww_HPS_UART_RX <= HPS_UART_RX;
HPS_UART_TX <= ww_HPS_UART_TX;
ww_HPS_USB_CLKOUT <= HPS_USB_CLKOUT;
HPS_USB_DATA <= ww_HPS_USB_DATA;
ww_HPS_USB_DIR <= HPS_USB_DIR;
ww_HPS_USB_NXT <= HPS_USB_NXT;
HPS_USB_STP <= ww_HPS_USB_STP;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|hps_0|fpga_interfaces|stm_event_STM_EVENT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|fpga_interfaces|tpiu~trace_data\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(0);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(1);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(2);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(3);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(4);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(5);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(6);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(7);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(8);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(9);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(10);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(11);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(12);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(13);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(14);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(15);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(16);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(17);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(18);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(19);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(20);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(21);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(22);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(23);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(24);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(25);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(26);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(27);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(28);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(29);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(30);
\u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31\ <= \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(31);

\u0|hps_0|fpga_interfaces|boot_from_fpga_BSEL_bus\ <= (gnd & gnd & vcc);

\u0|hps_0|fpga_interfaces|boot_from_fpga_CSEL_bus\ <= (gnd & vcc);

\u0|hps_0|fpga_interfaces|fpga2hps_PORT_SIZE_CONFIG_bus\ <= (vcc & vcc);

\u0|hps_0|fpga_interfaces|hps2fpga_PORT_SIZE_CONFIG_bus\ <= (vcc & vcc);

\u0|hps_0|fpga_interfaces|hps2fpga~araddr\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(0);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(1);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(2);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(3);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(4);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(5);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(6);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(7);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(8);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(9);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(10);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(11);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(12);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(13);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(14);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(15);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(16);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(17);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(18);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(19);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(20);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(21);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(22);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(23);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(24);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(25);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(26);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(27);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(28);
\u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29\ <= \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(29);

\u0|hps_0|fpga_interfaces|f2sdram_CFG_AXI_MM_SELECT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_RFIFO_MAP_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_TYPE_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_WFIFO_MAP_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|fpga_interfaces|f2sdram_CFG_PORT_WIDTH_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|fpga_interfaces|f2sdram_CFG_RFIFO_CPORT_MAP_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|fpga_interfaces|f2sdram_CFG_WFIFO_CPORT_MAP_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10\ <= \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\(0);
\u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11\ <= \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\(1);
\u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12\ <= \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\(2);
\u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13\ <= \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\(3);

\u0|hps_0|fpga_interfaces|interrupts_IRQ_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_BID_bus\ <= (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~q\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~q\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~q\);

\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_BRESP_bus\ <= (gnd & gnd);

\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_RDATA_bus\ <= (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout\ & gnd & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout\ & gnd & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout\ & gnd & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout\ & gnd & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout\ & gnd & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout\ & gnd & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout\ & gnd & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout\ & gnd & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout\ & gnd & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout\ & gnd & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout\ & gnd & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout\ & gnd & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout\);

\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_RID_bus\ <= (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~q\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~q\ & 
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~q\);

\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_RRESP_bus\ <= (gnd & gnd);

\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(1);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(2) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(2);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(3) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(3);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(4) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(4);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(5) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(5);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(6) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(6);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(7) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(7);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(8) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(8);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(9) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(9);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(10) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(10);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(11) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(11);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(12) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(12);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(13) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(13);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(14) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(14);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(15) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(15);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(16) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(16);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(17) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(17);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(18) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(18);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(19) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(19);
\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(20) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\(20);

\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus\(1);

\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(1);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(2) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(2);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(3) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(3);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(4) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(4);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(5) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(5);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(6) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(6);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(7) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(7);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(8) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(8);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(9) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(9);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(10) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(10);
\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(11) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\(11);

\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus\(1);
\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus\(2);
\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(3) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus\(3);

\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus\(1);
\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus\(2);

\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus\(1);

\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus\(1);

\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(1);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(2) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(2);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(3) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(3);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(4) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(4);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(5) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(5);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(6) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(6);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(7) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(7);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(8) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(8);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(9) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(9);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(10) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(10);
\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(11) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\(11);

\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus\(1);
\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus\(2);
\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus\(3);

\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus\(1);
\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus\(2);

\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(1);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(2) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(2);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(3) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(3);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(8) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(8);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(9) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(9);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(10) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(10);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(11) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(11);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(16) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(16);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(17) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(17);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(18) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(18);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(19) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(19);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(24) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(24);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(25) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(25);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(26) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(26);
\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(27) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\(27);

\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(0) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus\(0);
\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(1) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus\(1);
\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(2) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus\(2);
\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(3) <= \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus\(3);

\u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_RXD_bus\ <= (\HPS_ENET_RX_DATA[3]~input_o\ & \HPS_ENET_RX_DATA[2]~input_o\ & \HPS_ENET_RX_DATA[1]~input_o\ & \HPS_ENET_RX_DATA[0]~input_o\);

\u0|hps_0|hps_io|border|emac1_inst~emac_phy_txd\ <= \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus\(0);
\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD1\ <= \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus\(1);
\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD2\ <= \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus\(2);
\u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD3\ <= \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus\(3);

\u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SS_N0\ <= \u0|hps_0|hps_io|border|qspi_inst_QSPI_SS_N_bus\(0);

\u0|hps_0|hps_io|border|intermediate\(3) <= \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus\(0);
\u0|hps_0|hps_io|border|intermediate\(5) <= \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus\(1);
\u0|hps_0|hps_io|border|intermediate\(7) <= \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus\(2);
\u0|hps_0|hps_io|border|intermediate\(9) <= \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus\(3);

\u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_I_bus\ <= (gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input_o\ & \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input_o\ & \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input_o\ & 
\u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input_o\);

\u0|hps_0|hps_io|border|intermediate\(13) <= \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus\(0);
\u0|hps_0|hps_io|border|intermediate\(15) <= \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus\(1);
\u0|hps_0|hps_io|border|intermediate\(17) <= \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus\(2);
\u0|hps_0|hps_io|border|intermediate\(19) <= \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus\(3);

\u0|hps_0|hps_io|border|intermediate\(12) <= \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus\(0);
\u0|hps_0|hps_io|border|intermediate\(14) <= \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus\(1);
\u0|hps_0|hps_io|border|intermediate\(16) <= \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus\(2);
\u0|hps_0|hps_io|border|intermediate\(18) <= \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus\(3);

\u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_I_bus\ <= (\u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input_o\ & \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input_o\ & \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input_o\ & 
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input_o\ & \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input_o\ & \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input_o\ & \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input_o\ & 
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input_o\);

\u0|hps_0|hps_io|border|intermediate\(20) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\(0);
\u0|hps_0|hps_io|border|intermediate\(22) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\(1);
\u0|hps_0|hps_io|border|intermediate\(24) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\(2);
\u0|hps_0|hps_io|border|intermediate\(26) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\(3);
\u0|hps_0|hps_io|border|intermediate\(28) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\(4);
\u0|hps_0|hps_io|border|intermediate\(30) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\(5);
\u0|hps_0|hps_io|border|intermediate\(32) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\(6);
\u0|hps_0|hps_io|border|intermediate\(34) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\(7);

\u0|hps_0|hps_io|border|intermediate\(21) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\(0);
\u0|hps_0|hps_io|border|intermediate\(23) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\(1);
\u0|hps_0|hps_io|border|intermediate\(25) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\(2);
\u0|hps_0|hps_io|border|intermediate\(27) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\(3);
\u0|hps_0|hps_io|border|intermediate\(29) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\(4);
\u0|hps_0|hps_io|border|intermediate\(31) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\(5);
\u0|hps_0|hps_io|border|intermediate\(33) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\(6);
\u0|hps_0|hps_io|border|intermediate\(35) <= \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\(7);

\u0|hps_0|hps_io|border|gpio_inst_GPIO0_PORTA_I_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input_o\ & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|gpio_inst_GPIO2_PORTA_I_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input_o\
& gnd & gnd & gnd);

\u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_I_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o\ & \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o\ & gnd & gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input_o\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input_o\ & gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input_o\ & gnd
& gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|intermediate\(44) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\(6);
\u0|hps_0|hps_io|border|intermediate\(46) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\(11);
\u0|hps_0|hps_io|border|intermediate\(48) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\(19);
\u0|hps_0|hps_io|border|intermediate\(50) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\(24);
\u0|hps_0|hps_io|border|intermediate\(52) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\(25);

\u0|hps_0|hps_io|border|intermediate\(43) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO0_PORTA_OE_bus\(9);

\u0|hps_0|hps_io|border|intermediate\(54) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO2_PORTA_O_bus\(3);

\u0|hps_0|hps_io|border|intermediate\(42) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO0_PORTA_O_bus\(9);

\u0|hps_0|hps_io|border|intermediate\(55) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO2_PORTA_OE_bus\(3);

\u0|hps_0|hps_io|border|intermediate\(45) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\(6);
\u0|hps_0|hps_io|border|intermediate\(47) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\(11);
\u0|hps_0|hps_io|border|intermediate\(49) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\(19);
\u0|hps_0|hps_io|border|intermediate\(51) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\(24);
\u0|hps_0|hps_io|border|intermediate\(53) <= \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\(25);

\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I0\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(0);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I1\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(1);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I2\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(2);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I3\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(3);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I4\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(4);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I5\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(5);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I6\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(6);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I7\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(7);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I8\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(8);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I9\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(9);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I10\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(10);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I11\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(11);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I12\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(12);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I13\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(13);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I14\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(14);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I15\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(15);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I16\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(16);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I17\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(17);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I18\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(18);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I19\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(19);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I20\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(20);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I21\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(21);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I22\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(22);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I23\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(23);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I24\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(24);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I25\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(25);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I26\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(26);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I27\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(27);
\u0|hps_0|hps_io|border|gpio_inst~LOANIO0_I28\ <= \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(28);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\
& \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIADDR_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(19) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(18) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(17) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(16) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(15) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(14) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(13) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(12) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(10) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(9) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(6) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(5) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIBA_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICKE_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICSN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDM_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(9) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(7)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(6) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDQSBURST_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIODT_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAEN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAENFULL_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATA_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(79) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(78) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(77) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(76) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(75) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(74)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(73) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(72) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(71) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(70)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(69) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(68) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(67) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(66)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(65) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(64) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(63) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(62)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(61) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(60) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(59) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(58)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(57) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(56) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(55) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(54)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(53) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(52) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(51) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(50)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(49) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(48) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(47) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(46)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(45) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(44) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(43) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(42)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(41) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(40) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(39) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(38)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(37) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(36) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(35) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(34)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(33) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(32) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(31) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(30)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(29) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(28) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(27) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(26)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(25) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(24) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(23) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(22)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(21) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(20) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(19) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(18)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(17) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(16) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(15) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(14)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(13) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(12) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(10)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(9) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(6)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(2)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATAVALID_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLADDRESS_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLWRITEDATA_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGADDLAT_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGBANKADDRWIDTH_bus\ <= (gnd & gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCASWRLAT_bus\ <= (gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCOLADDRWIDTH_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCSADDRWIDTH_bus\ <= (gnd & gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(1)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDEVICEWIDTH_bus\ <= (gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDRAMCONFIG_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(20) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(19) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(18) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(17) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(16) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(15) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(14) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(13) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(12) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(10) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(9) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(7) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(6) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGINTERFACEWIDTH_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(6) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGROWADDRWIDTH_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTCL_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTMRD_bus\ <= (gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTREFI_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(12) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(11) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(10) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(9) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(8) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(6) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(5) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTRFC_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(6) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(2)
& \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTWR_bus\ <= (gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQDIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) & gnd & gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) & gnd & gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) & gnd & gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQSLOGICRDATAVALID_bus\ <= (vcc & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTADDRDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTBADOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCASNDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKEDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKNDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCSNDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDMDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQOE_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBOE_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICDQSENA_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICFIFORESET_bus\ <= (gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCRDATAEN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCWRPTR_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICOCT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICREADLATENCY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSOE_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTODTDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRASNDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRESETNDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTWENDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(16);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(17);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(18);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(19);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(20);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(21) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(21);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(22) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(22);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(23) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(23);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(24) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(24);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(25) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(25);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(26) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(26);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(27) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(27);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(28) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(28);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(29) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(29);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(30) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(30);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(31) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(31);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(32) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(32);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(33) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(33);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(34) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(34);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(35) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(35);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(36) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(36);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(37) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(37);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(38) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(38);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(39) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(39);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(40) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(40);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(41) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(41);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(42) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(42);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(43) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(43);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(44) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(44);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(45) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(45);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(46) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(46);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(47) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(47);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(48) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(48);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(49) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(49);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(50) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(50);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(51) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(51);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(52) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(52);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(53) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(53);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(54) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(54);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(55) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(55);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(56) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(56);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(57) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(57);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(58) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(58);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(59) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(59);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(60) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(60);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(61) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(61);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(62) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(62);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(63) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(63);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(64) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(64);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(65) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(65);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(66) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(66);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(67) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(67);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(68) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(68);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(69) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(69);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(70) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(70);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(71) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(71);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(72) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(72);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(73) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(73);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(74) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(74);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(75) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(75);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(76) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(76);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(77) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(77);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(78) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(78);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(79) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(79);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(16);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(17);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(18);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(19);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(20);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(21) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(21);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(22) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(22);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(23) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(23);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(24) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(24);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(25) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(25);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(26) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(26);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(27) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(27);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(28) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(28);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(29) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(29);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(30) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(30);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(31) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(31);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(32) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(32);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(33) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(33);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(34) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(34);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(35) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(35);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(36) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(36);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(37) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(37);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(38) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(38);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(39) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(39);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(40) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(40);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(41) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(41);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(42) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(42);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(43) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(43);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(44) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(44);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(45) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(45);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(46) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(46);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(47) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(47);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(48) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(48);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(49) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(49);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(50) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(50);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(51) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(51);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(52) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(52);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(53) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(53);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(54) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(54);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(55) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(55);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(56) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(56);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(57) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(57);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(58) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(58);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(59) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(59);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(11);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(15);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(16);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(17);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(18);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(19);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(20);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(21) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(21);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(22) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(22);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(23) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(23);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(24) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(24);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(25) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(25);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(26) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(26);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(27) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(27);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(28) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(28);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(29) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(29);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(30) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(30);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(31) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(31);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(36) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(36);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(37) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(37);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(38) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(38);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(39) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(39);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(40) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(40);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(41) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(41);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(42) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(42);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(43) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(43);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(44) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(44);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(45) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(45);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(46) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(46);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(47) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(47);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(48) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(48);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(49) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(49);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(50) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(50);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(51) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(51);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(52) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(52);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(53) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(53);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(54) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(54);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(55) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(55);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(56) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(56);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(57) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(57);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(58) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(58);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(59) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(59);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(60) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(60);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(61) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(61);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(62) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(62);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(63) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(63);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(64) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(64);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(65) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(65);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(66) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(66);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(67) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(67);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(72) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(72);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(73) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(73);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(74) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(74);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(75) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(75);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(76) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(76);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(77) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(77);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(78) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(78);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(79) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(79);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(80) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(80);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(81) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(81);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(82) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(82);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(83) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(83);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(84) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(84);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(85) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(85);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(86) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(86);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(87) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(87);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(88) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(88);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(89) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(89);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(90) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(90);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(91) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(91);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(92) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(92);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(93) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(93);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(94) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(94);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(95) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(95);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(96) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(96);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(97) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(97);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(98) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(98);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(99) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(99);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(100) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(100);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(101) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(101);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(102) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(102);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(103) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(103);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(108) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(108);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(109) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(109);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(110) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(110);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(111) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(111);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(112) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(112);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(113) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(113);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(114) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(114);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(115) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(115);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(116) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(116);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(117) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(117);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(118) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(118);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(119) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(119);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(120) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(120);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(121) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(121);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(122) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(122);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(123) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(123);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(124) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(124);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(125) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(125);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(126) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(126);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(127) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(127);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(128) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(128);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(129) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(129);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(130) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(130);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(131) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(131);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(132) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(132);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(133) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(133);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(134) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(134);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(135) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(135);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(136) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(136);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(137) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(137);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(138) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(138);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(139) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(139);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(18);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(19);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(20);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(21) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(21);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(22) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(22);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(23) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(23);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(24) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(24);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(25) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(25);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(26) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(26);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(27) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(27);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(28) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(28);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(29) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(29);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(30) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(30);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(31) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(31);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(32) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(32);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(33) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(33);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(36) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(36);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(37) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(37);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(38) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(38);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(39) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(39);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(40) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(40);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(41) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(41);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(42) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(42);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(43) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(43);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(44) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(44);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(45) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(45);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(46) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(46);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(47) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(47);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(48) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(48);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(49) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(49);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(50) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(50);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(51) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(51);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(54) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(54);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(55) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(55);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(56) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(56);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(57) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(57);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(58) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(58);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(59) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(59);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(60) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(60);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(61) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(61);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(62) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(62);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(63) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(63);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(64) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(64);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(65) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(65);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(66) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(66);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(67) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(67);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(68) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(68);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(69) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(69);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(15);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(7);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(7);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(7);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(7);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(16);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(17);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(18);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(19);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(7);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATA_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(79) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(78) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(77) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(76) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(75) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(74) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(73) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(72) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(71) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(70) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(69) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(68) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(67) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(66) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(65) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(64) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(63) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(62) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(61) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(60) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(59) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(58) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(57) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(56) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(55) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(54) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(53) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(52) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(51) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(50) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(49) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(48) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(47) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(46) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(45) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(44) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(43) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(42) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(41) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(40) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(39) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(38) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(37) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(36) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(35) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(34) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(33) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(32) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(31) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(30) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(29) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(28) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(27) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(26) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(25) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(24) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(23) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(22) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(21) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(20) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(19) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(18) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(17) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(16) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(15) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(14) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(13) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(12) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(10) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(9) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(6) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFISEQBUSY_bus\ <= (gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWLAT_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN1_bus\ <= (gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN2_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN3_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA0_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA1_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA2_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA3_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA4_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA5_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA0_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA1_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA2_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA3_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALDEEPPOWERDNCHIP_bus\ <= (gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALREFRESHCHIP_bus\ <= (gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALSELFRFSHCHIP_bus\ <= (gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRADDR_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRBURSTCOUNT_bus\ <= (gnd & vcc);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRWDATA_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCADDR_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCBURSTCOUNT_bus\ <= (gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCWDATA_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(16);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(17);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(18);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(19);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(9);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(16);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(17);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(18);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(19);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(20);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(21) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(21);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(22) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(22);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(23) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(23);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(24) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(24);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(25) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(25);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(26) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(26);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(27) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(27);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(28) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(28);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(29) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(29);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(30) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(30);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(31) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(31);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(32) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(32);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(33) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(33);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(34) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(34);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(35) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(35);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(36) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(36);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(37) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(37);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(38) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(38);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(39) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(39);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(40) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(40);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(41) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(41);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(42) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(42);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(43) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(43);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(44) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(44);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(45) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(45);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(46) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(46);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(47) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(47);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(48) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(48);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(49) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(49);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(50) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(50);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(51) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(51);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(52) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(52);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(53) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(53);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(54) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(54);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(55) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(55);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(56) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(56);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(57) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(57);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(58) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(58);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(59) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(59);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(60) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(60);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(61) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(61);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(62) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(62);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(63) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(63);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(64) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(64);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(65) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(65);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(66) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(66);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(67) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(67);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(68) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(68);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(69) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(69);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(70) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(70);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(71) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(71);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(72) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(72);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(73) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(73);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(74) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(74);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(75) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(75);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(76) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(76);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(77) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(77);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(78) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(78);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(79) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(79);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(7);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(12);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(7);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus\(0);

\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(16);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(17);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(18);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(19);
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(20);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_DELAYCTRLIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(9) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(8) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(7) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(6) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(5));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(14) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(13) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(12) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(10));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(19) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(18) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(17) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(16) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(15));

\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(6);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(2);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(4);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_DELAYCTRLIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(1) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(2) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(3) <= \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\(3);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ <= (gnd & gnd & gnd & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ <= (\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ <= (gnd & gnd & gnd & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\);

\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ <= (
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(3) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(2) & 
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(1) & \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(0);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(1);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(2);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(3);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(4);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(5);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(6);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(7);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(8);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(9);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(10);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(11);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(12);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(13);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(14);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(15);

\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(0);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(1);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(2);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(3);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(4);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(5);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(6);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(7);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(8);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(9);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(10);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(11);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(12);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(13);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(14);
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ <= \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(15);

\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(0);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(1);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(2);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(3);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(4);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(5);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(6);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(7);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(8);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(9);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(10);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(11);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(12);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(13);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(14);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(15);

\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(0);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(1);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(2);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(3);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(4);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(5);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(6);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(7);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(8);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(9);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(10);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(11);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(12);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(13);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(14);
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ <= \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|ALT_INV_leveled_dqs_clocks\(0) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg[6]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE_q\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][41]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~DUPLICATE_q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE_q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg_dly[0]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE_q\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\;
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(7) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(6) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(5) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(4) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(3) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(2) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(1) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(0) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(69) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(69);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(68) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(68);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(67) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(67);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(66) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(66);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(65) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(65);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(64) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(64);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(63) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(63);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(62) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(62);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(61) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(61);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(60) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(60);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(59) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(59);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(58) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(58);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(57) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(57);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(56) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(56);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(55) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(55);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(54) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(54);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(51) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(51);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(50) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(50);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(49) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(49);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(48) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(48);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(47) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(47);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(46) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(46);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(45) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(45);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(44) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(44);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(43) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(43);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(42) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(42);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(41) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(41);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(40) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(40);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(39) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(39);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(38) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(38);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(37) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(37);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(36) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(36);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(33) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(33);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(32) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(32);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(31) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(31);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(30) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(30);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(29) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(29);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(28) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(28);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(27) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(27);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(26) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(26);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(25) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(25);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(24) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(24);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(23) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(23);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(22) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(22);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(21) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(21);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(20) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(20);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(19) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(19);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(18) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(18);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(15) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(15);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(14) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(14);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(13) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(13);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(12) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(12);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(11) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(11);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(10) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(10);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(9) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(9);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(8) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(8);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(7) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(7);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(6) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(6);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(5) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(5);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(4) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(4);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(3) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(3);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(2) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(2);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(1) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(1);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(0) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oebout\(0) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout\(0);
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oeout\(0) <= NOT \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout\(0);
\u0|hps_0|hps_io|border|ALT_INV_intermediate\(40) <= NOT \u0|hps_0|hps_io|border|intermediate\(40);
\u0|hps_0|hps_io|border|ALT_INV_intermediate\(41) <= NOT \u0|hps_0|hps_io|border|intermediate\(41);
\u0|hps_0|hps_io|border|ALT_INV_intermediate\(38) <= NOT \u0|hps_0|hps_io|border|intermediate\(38);
\u0|hps_0|hps_io|border|ALT_INV_intermediate\(39) <= NOT \u0|hps_0|hps_io|border|intermediate\(39);
\u0|sevseg_0|ALT_INV_fsm\(3) <= NOT \u0|sevseg_0|fsm\(3);
\u0|sevseg_0|ALT_INV_fsm\(2) <= NOT \u0|sevseg_0|fsm\(2);
\u0|sevseg_0|ALT_INV_fsm\(1) <= NOT \u0|sevseg_0|fsm\(1);
\u0|sevseg_0|ALT_INV_fsm\(0) <= NOT \u0|sevseg_0|fsm\(0);
\u0|sevseg_0|ALT_INV_display\(6) <= NOT \u0|sevseg_0|display\(6);
\u0|sevseg_0|ALT_INV_display\(5) <= NOT \u0|sevseg_0|display\(5);
\u0|sevseg_0|ALT_INV_display\(4) <= NOT \u0|sevseg_0|display\(4);
\u0|sevseg_0|ALT_INV_display\(3) <= NOT \u0|sevseg_0|display\(3);
\u0|sevseg_0|ALT_INV_display\(2) <= NOT \u0|sevseg_0|display\(2);
\u0|sevseg_0|ALT_INV_display\(1) <= NOT \u0|sevseg_0|display\(1);
\u0|sevseg_0|ALT_INV_display\(0) <= NOT \u0|sevseg_0|display\(0);
\u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~9_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[71]~9_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~8_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[71]~8_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~7_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[71]~7_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder1~1_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~6_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[70]~6_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~5_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[70]~5_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~7_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder1~0_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~9_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout\;
\ALT_INV_rtl~19_combout\ <= NOT \rtl~19_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~8_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~7_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~6_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_aligned_address_bits\(1) <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits\(1);
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~1_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~4_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~0_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~3_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout\;
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][44]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_burstwrap_reg\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(1);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~4_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[71]~4_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~3_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[71]~3_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~2_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[71]~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~27_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][43]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_burstwrap_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(0);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[70]~1_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~6_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~5_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~4_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[1]~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[65]~4_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_cp_ready~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Selector20~0_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_LessThan10~0_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout\;
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0);
\u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg[0]~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(3) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(3);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(2) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(2);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_write~combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem[1][7]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~26_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(72) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(72);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][72]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~25_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(71) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(71);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][71]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~24_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(70) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(70);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][70]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~23_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(69) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(69);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][69]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(68) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(68);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][68]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(67) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(67);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][67]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~20_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(66) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(66);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][66]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(65) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(65);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][65]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~18_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(64) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(64);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][64]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(63) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(63);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][63]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~16_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(62) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(62);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][62]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~15_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(61) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(61);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][61]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][32]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][44]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~13_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][10]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(83) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(83);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][83]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(84) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(84);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][84]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][43]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][9]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(82) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(82);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][82]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][36]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][37]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][38]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][39]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][40]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][41]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][42]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][33]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][86]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][85]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_read~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_endofpacket~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_endofpacket_reg~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~3_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[36]~8_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[38]~7_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(2) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(2);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[37]~6_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[41]~5_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(5) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(5);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[41]~4_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~5_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~4_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~3_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[42]~3_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(6) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(6);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[42]~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~3_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[68]~3_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\;
\ALT_INV_rtl~18_combout\ <= NOT \rtl~18_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~2_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[67]~2_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\;
\ALT_INV_rtl~8_combout\ <= NOT \rtl~8_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[66]~1_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[39]~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\;
\ALT_INV_rtl~16_combout\ <= NOT \rtl~16_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(3) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(3);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[40]~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(4) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(4);
\ALT_INV_rtl~15_combout\ <= NOT \rtl~15_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add2~2_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(3) <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(3);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(67) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(67);
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add2~1_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add6~1_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(4) <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(4);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(68) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(68);
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add2~0_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add6~0_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(5) <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(69) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(69);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[69]~0_combout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(6) <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(6);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(65) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(65);
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(2) <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(2);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~3_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector2~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector2~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector2~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector3~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[2]~4_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[3]~3_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[4]~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[0]~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter[1]~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(33) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~3_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(1) <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_address_reg\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(0) <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0);
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_address_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(0);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(35) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(35);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(34) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(34);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(33) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(33);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(32) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(32);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector1~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector1~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_IDLE~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_valid~combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_always4~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_update_grant~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\ <= NOT \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload\(0) <= NOT \u0|mm_interconnect_0|cmd_mux|src_payload\(0);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\;
\u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_grant[1]~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\;
\u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(0) <= NOT \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0);
\u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(1) <= NOT \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1);
\u0|sevseg_0|ALT_INV_Mux6~0_combout\ <= NOT \u0|sevseg_0|Mux6~0_combout\;
\u0|sevseg_0|ALT_INV_Mux5~0_combout\ <= NOT \u0|sevseg_0|Mux5~0_combout\;
\u0|sevseg_0|ALT_INV_Mux4~0_combout\ <= NOT \u0|sevseg_0|Mux4~0_combout\;
\u0|sevseg_0|ALT_INV_Mux3~0_combout\ <= NOT \u0|sevseg_0|Mux3~0_combout\;
\u0|sevseg_0|ALT_INV_Mux2~0_combout\ <= NOT \u0|sevseg_0|Mux2~0_combout\;
\u0|sevseg_0|ALT_INV_Mux1~0_combout\ <= NOT \u0|sevseg_0|Mux1~0_combout\;
\u0|sevseg_0|ALT_INV_Mux7~0_combout\ <= NOT \u0|sevseg_0|Mux7~0_combout\;
\u0|sevseg_0|ALT_INV_Mux0~0_combout\ <= NOT \u0|sevseg_0|Mux0~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_out_data[0]~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem[0][0]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_LessThan15~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~3_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_endofpacket~combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~4_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout\;
\u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][32]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_base\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][10]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][83]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][84]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_base\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][9]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_first_packet_beat~combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][82]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][36]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][37]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][38]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][39]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][41]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][42]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][30]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][86]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][85]~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_in_ready~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_eop_reg~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_bytecount_reg_zero~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~1_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_TRANS~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(32) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(79);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(78);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77) <= NOT \u0|mm_interconnect_0|cmd_mux|src_data\(77);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0) <= NOT \u0|mm_interconnect_0|cmd_mux|saved_grant\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_endofpacket~0_combout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_count\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_count\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(1);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1) <= NOT \u0|mm_interconnect_0|cmd_mux|saved_grant\(1);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[66]~10_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_burstwrap_reg\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg\(1);
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add4~5_sumout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add5~5_sumout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add0~5_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_burstwrap_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg\(0);
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add4~1_sumout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add5~1_sumout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add0~1_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~29_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~29_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(6) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(6);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(5) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(5);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(4) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(4);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(3) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(3);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(2) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(2);
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add1~5_sumout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add0~5_sumout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add1~1_sumout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout\;
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add0~1_sumout\ <= NOT \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add2~5_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg_dly\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add2~1_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg_dly\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~25_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~25_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~21_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~21_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~17_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~17_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~13_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~13_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~9_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~9_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~5_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~5_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~1_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~1_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(7) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~25_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~21_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~17_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~13_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~9_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~5_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~1_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~25_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~21_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~17_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~13_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~9_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~5_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~1_sumout\ <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\;
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(6) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(6);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(5) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(2) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(2);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(3) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(3);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(4) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\(16) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(16);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\(8) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(8);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(6) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(6);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(5) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(5);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(4) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(4);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(3) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(3);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(2) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(2);
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(1) <= NOT \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WSTRB\(3) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(3);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WSTRB\(2) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(2);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WSTRB\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WSTRB\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(27) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(27);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(26) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(26);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(25) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(25);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(24) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(24);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(19) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(19);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(18) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(18);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(17) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(17);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(16) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(16);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(11) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(11);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(10) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(10);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(9) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(9);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(8) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(8);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(3) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(3);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(2) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(2);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(2) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(3) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(2) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(11) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(11);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(10) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(10);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(9) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(9);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(8) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(8);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(7) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(7);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(6) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(6);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(5) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(5);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(4) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(4);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(3) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(3);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(2) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(2);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(2) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(3) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(3);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(2) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(11) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(11);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(10) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(10);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(9) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(9);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(8) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(8);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(7) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(7);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(6) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(6);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(5) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(5);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(4) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(4);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(3) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(3);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(2) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(2);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARADDR\(1) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(1);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARADDR\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WVALID\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WLAST\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_WLAST\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_RREADY\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_RREADY\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_BREADY\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_BREADY\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWVALID\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0);
\u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARVALID\(0) <= NOT \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0);

-- Location: IOOBUF_X89_Y42_N79
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\,
	oe => VCC,
	dynamicterminationcontrol => GND,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DM(3));

-- Location: IOOBUF_X89_Y49_N79
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\,
	oe => VCC,
	dynamicterminationcontrol => GND,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DM(2));

-- Location: IOOBUF_X89_Y56_N79
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\,
	oe => VCC,
	dynamicterminationcontrol => GND,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DM(1));

-- Location: IOOBUF_X89_Y63_N79
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\,
	oe => VCC,
	dynamicterminationcontrol => GND,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DM(0));

-- Location: IOOBUF_X89_Y73_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar\(0),
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oebout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CK_N);

-- Location: IOOBUF_X89_Y73_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o\(0),
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oeout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CK_P);

-- Location: IOOBUF_X74_Y81_N3
\u0|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(36),
	oe => \u0|hps_0|hps_io|border|intermediate\(37),
	devoe => ww_devoe,
	o => ww_HPS_SPIM_MOSI);

-- Location: IOOBUF_X40_Y0_N53
\DRAM_ADDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(0));

-- Location: IOOBUF_X30_Y0_N19
\DRAM_ADDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(1));

-- Location: IOOBUF_X38_Y0_N2
\DRAM_ADDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(2));

-- Location: IOOBUF_X24_Y0_N19
\DRAM_ADDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(3));

-- Location: IOOBUF_X28_Y0_N2
\DRAM_ADDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(4));

-- Location: IOOBUF_X28_Y0_N19
\DRAM_ADDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(5));

-- Location: IOOBUF_X24_Y0_N2
\DRAM_ADDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(6));

-- Location: IOOBUF_X32_Y0_N19
\DRAM_ADDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(7));

-- Location: IOOBUF_X38_Y0_N19
\DRAM_ADDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(8));

-- Location: IOOBUF_X26_Y0_N59
\DRAM_ADDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(9));

-- Location: IOOBUF_X26_Y0_N42
\DRAM_ADDR[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(10));

-- Location: IOOBUF_X30_Y0_N2
\DRAM_ADDR[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(11));

-- Location: IOOBUF_X40_Y0_N36
\DRAM_ADDR[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(12));

-- Location: IOOBUF_X22_Y0_N19
\DRAM_BA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA(0));

-- Location: IOOBUF_X38_Y0_N53
\DRAM_BA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA(1));

-- Location: IOOBUF_X18_Y0_N42
\DRAM_CAS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CAS_N);

-- Location: IOOBUF_X36_Y0_N53
\DRAM_CKE~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CKE);

-- Location: IOOBUF_X38_Y0_N36
\DRAM_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CLK);

-- Location: IOOBUF_X18_Y0_N59
\DRAM_CS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CS_N);

-- Location: IOOBUF_X20_Y0_N19
\DRAM_LDQM~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_LDQM);

-- Location: IOOBUF_X22_Y0_N2
\DRAM_RAS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_RAS_N);

-- Location: IOOBUF_X36_Y0_N36
\DRAM_UDQM~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_UDQM);

-- Location: IOOBUF_X20_Y0_N2
\DRAM_WE_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_WE_N);

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sevseg_0|display\(0),
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sevseg_0|display\(1),
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sevseg_0|display\(2),
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sevseg_0|display\(3),
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sevseg_0|display\(4),
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sevseg_0|display\(5),
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sevseg_0|display\(6),
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y71_N79
\HPS_DDR3_ADDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(0));

-- Location: IOOBUF_X89_Y71_N96
\HPS_DDR3_ADDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(1),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(1));

-- Location: IOOBUF_X89_Y72_N39
\HPS_DDR3_ADDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(2),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(2));

-- Location: IOOBUF_X89_Y72_N56
\HPS_DDR3_ADDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(3),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(3));

-- Location: IOOBUF_X89_Y72_N5
\HPS_DDR3_ADDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(4),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(4));

-- Location: IOOBUF_X89_Y72_N22
\HPS_DDR3_ADDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(5),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(5));

-- Location: IOOBUF_X89_Y73_N39
\HPS_DDR3_ADDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(6),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(6));

-- Location: IOOBUF_X89_Y73_N56
\HPS_DDR3_ADDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(7),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(7));

-- Location: IOOBUF_X89_Y78_N5
\HPS_DDR3_ADDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(8),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(8));

-- Location: IOOBUF_X89_Y78_N22
\HPS_DDR3_ADDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(9),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(9));

-- Location: IOOBUF_X89_Y78_N39
\HPS_DDR3_ADDR[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(10),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(10));

-- Location: IOOBUF_X89_Y78_N56
\HPS_DDR3_ADDR[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(11),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(11));

-- Location: IOOBUF_X89_Y79_N39
\HPS_DDR3_ADDR[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(12),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(12));

-- Location: IOOBUF_X89_Y79_N56
\HPS_DDR3_ADDR[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(13),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(13));

-- Location: IOOBUF_X89_Y80_N5
\HPS_DDR3_ADDR[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(14),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR(14));

-- Location: IOOBUF_X89_Y74_N39
\HPS_DDR3_BA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_BA(0));

-- Location: IOOBUF_X89_Y74_N5
\HPS_DDR3_BA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(1),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_BA(1));

-- Location: IOOBUF_X89_Y74_N22
\HPS_DDR3_BA[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(2),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_BA(2));

-- Location: IOOBUF_X89_Y77_N79
\HPS_DDR3_CAS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(4),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CAS_N);

-- Location: IOOBUF_X89_Y57_N56
\HPS_DDR3_CKE~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(1),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CKE);

-- Location: IOOBUF_X89_Y79_N5
\HPS_DDR3_CS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CS_N);

-- Location: IOOBUF_X89_Y65_N39
\HPS_DDR3_ODT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(2),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ODT);

-- Location: IOOBUF_X89_Y77_N96
\HPS_DDR3_RAS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(3),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_RAS_N);

-- Location: IOOBUF_X89_Y51_N39
\HPS_DDR3_RESET_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_RESET_N);

-- Location: IOOBUF_X89_Y80_N39
\HPS_DDR3_WE_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(5),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_WE_N);

-- Location: IOOBUF_X71_Y81_N3
\HPS_ENET_GTX_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_CLK_TX\,
	devoe => ww_devoe,
	o => ww_HPS_ENET_GTX_CLK);

-- Location: IOOBUF_X69_Y81_N12
\HPS_ENET_MDC~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_GMII_MDC\,
	devoe => ww_devoe,
	o => ww_HPS_ENET_MDC);

-- Location: IOOBUF_X71_Y81_N9
\HPS_ENET_TX_DATA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|emac1_inst~emac_phy_txd\,
	devoe => ww_devoe,
	o => ww_HPS_ENET_TX_DATA(0));

-- Location: IOOBUF_X71_Y81_N6
\HPS_ENET_TX_DATA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD1\,
	devoe => ww_devoe,
	o => ww_HPS_ENET_TX_DATA(1));

-- Location: IOOBUF_X71_Y81_N12
\HPS_ENET_TX_DATA[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD2\,
	devoe => ww_devoe,
	o => ww_HPS_ENET_TX_DATA(2));

-- Location: IOOBUF_X69_Y81_N3
\HPS_ENET_TX_DATA[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TXD3\,
	devoe => ww_devoe,
	o => ww_HPS_ENET_TX_DATA(3));

-- Location: IOOBUF_X68_Y81_N9
\HPS_ENET_TX_EN~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TX_OE\,
	devoe => ww_devoe,
	o => ww_HPS_ENET_TX_EN);

-- Location: IOOBUF_X60_Y81_N3
\HPS_FLASH_DCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SCLK\,
	devoe => ww_devoe,
	o => ww_HPS_FLASH_DCLK);

-- Location: IOOBUF_X63_Y81_N12
\HPS_FLASH_NCSO~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SS_N0\,
	devoe => ww_devoe,
	o => ww_HPS_FLASH_NCSO);

-- Location: IOOBUF_X55_Y81_N9
\HPS_SD_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|sdio_inst~sdmmc_cclk\,
	devoe => ww_devoe,
	o => ww_HPS_SD_CLK);

-- Location: IOOBUF_X76_Y81_N12
\HPS_SPIM_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|spim1_inst~O_SPI_MASTER_SCLK\,
	devoe => ww_devoe,
	o => ww_HPS_SPIM_CLK);

-- Location: IOOBUF_X79_Y81_N6
\HPS_UART_TX~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|uart0_inst~uart_txd\,
	devoe => ww_devoe,
	o => ww_HPS_UART_TX);

-- Location: IOOBUF_X52_Y81_N12
\HPS_USB_STP~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|usb1_inst~usb_ulpi_stp\,
	devoe => ww_devoe,
	o => ww_HPS_USB_STP);

-- Location: IOOBUF_X24_Y0_N53
\DRAM_DQ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(0));

-- Location: IOOBUF_X26_Y0_N93
\DRAM_DQ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(1));

-- Location: IOOBUF_X28_Y0_N36
\DRAM_DQ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(2));

-- Location: IOOBUF_X28_Y0_N53
\DRAM_DQ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(3));

-- Location: IOOBUF_X30_Y0_N53
\DRAM_DQ[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(4));

-- Location: IOOBUF_X18_Y0_N76
\DRAM_DQ[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(5));

-- Location: IOOBUF_X34_Y0_N59
\DRAM_DQ[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(6));

-- Location: IOOBUF_X34_Y0_N42
\DRAM_DQ[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(7));

-- Location: IOOBUF_X34_Y0_N76
\DRAM_DQ[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(8));

-- Location: IOOBUF_X34_Y0_N93
\DRAM_DQ[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(9));

-- Location: IOOBUF_X30_Y0_N36
\DRAM_DQ[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(10));

-- Location: IOOBUF_X18_Y0_N93
\DRAM_DQ[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(11));

-- Location: IOOBUF_X32_Y0_N53
\DRAM_DQ[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(12));

-- Location: IOOBUF_X32_Y0_N36
\DRAM_DQ[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(13));

-- Location: IOOBUF_X26_Y0_N76
\DRAM_DQ[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(14));

-- Location: IOOBUF_X24_Y0_N36
\DRAM_DQ[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(15));

-- Location: IOOBUF_X52_Y81_N9
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(42),
	oe => \u0|hps_0|hps_io|border|intermediate\(43),
	devoe => ww_devoe,
	o => ww_HPS_CONV_USB_N);

-- Location: IOOBUF_X89_Y66_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(0));

-- Location: IOOBUF_X89_Y66_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(1));

-- Location: IOOBUF_X89_Y66_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(2));

-- Location: IOOBUF_X89_Y65_N56
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(3));

-- Location: IOOBUF_X89_Y64_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(4));

-- Location: IOOBUF_X89_Y64_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(5));

-- Location: IOOBUF_X89_Y64_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(6));

-- Location: IOOBUF_X89_Y63_N96
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(7));

-- Location: IOOBUF_X89_Y59_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(8));

-- Location: IOOBUF_X89_Y59_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(9));

-- Location: IOOBUF_X89_Y59_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(10));

-- Location: IOOBUF_X89_Y58_N56
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(11));

-- Location: IOOBUF_X89_Y57_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(12));

-- Location: IOOBUF_X89_Y57_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(13));

-- Location: IOOBUF_X89_Y57_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(14));

-- Location: IOOBUF_X89_Y56_N96
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(15));

-- Location: IOOBUF_X89_Y52_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(16));

-- Location: IOOBUF_X89_Y52_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(17));

-- Location: IOOBUF_X89_Y52_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(18));

-- Location: IOOBUF_X89_Y51_N56
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(19));

-- Location: IOOBUF_X89_Y50_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(20));

-- Location: IOOBUF_X89_Y50_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(21));

-- Location: IOOBUF_X89_Y50_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(22));

-- Location: IOOBUF_X89_Y49_N96
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(23));

-- Location: IOOBUF_X89_Y45_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(24));

-- Location: IOOBUF_X89_Y45_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(25));

-- Location: IOOBUF_X89_Y45_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(26));

-- Location: IOOBUF_X89_Y44_N56
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(27));

-- Location: IOOBUF_X89_Y43_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(28));

-- Location: IOOBUF_X89_Y43_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(29));

-- Location: IOOBUF_X89_Y43_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(30));

-- Location: IOOBUF_X89_Y42_N96
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQ(31));

-- Location: IOOBUF_X89_Y65_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQS_N(0));

-- Location: IOOBUF_X89_Y58_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQS_N(1));

-- Location: IOOBUF_X89_Y51_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQS_N(2));

-- Location: IOOBUF_X89_Y44_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQS_N(3));

-- Location: IOOBUF_X89_Y65_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQS_P(0));

-- Location: IOOBUF_X89_Y58_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQS_P(1));

-- Location: IOOBUF_X89_Y51_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQS_P(2));

-- Location: IOOBUF_X89_Y44_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\,
	dynamicterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	seriesterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DQS_P(3));

-- Location: IOOBUF_X60_Y81_N9
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(44),
	oe => \u0|hps_0|hps_io|border|intermediate\(45),
	devoe => ww_devoe,
	o => ww_HPS_ENET_INT_N);

-- Location: IOOBUF_X69_Y81_N6
\u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(0),
	oe => \u0|hps_0|hps_io|border|intermediate\(1),
	devoe => ww_devoe,
	o => ww_HPS_ENET_MDIO);

-- Location: IOOBUF_X66_Y81_N12
\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(2),
	oe => \u0|hps_0|hps_io|border|intermediate\(3),
	devoe => ww_devoe,
	o => ww_HPS_FLASH_DATA(0));

-- Location: IOOBUF_X63_Y81_N3
\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(4),
	oe => \u0|hps_0|hps_io|border|intermediate\(5),
	devoe => ww_devoe,
	o => ww_HPS_FLASH_DATA(1));

-- Location: IOOBUF_X63_Y81_N9
\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(6),
	oe => \u0|hps_0|hps_io|border|intermediate\(7),
	devoe => ww_devoe,
	o => ww_HPS_FLASH_DATA(2));

-- Location: IOOBUF_X63_Y81_N6
\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(8),
	oe => \u0|hps_0|hps_io|border|intermediate\(9),
	devoe => ww_devoe,
	o => ww_HPS_FLASH_DATA(3));

-- Location: IOOBUF_X76_Y81_N9
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(54),
	oe => \u0|hps_0|hps_io|border|intermediate\(55),
	devoe => ww_devoe,
	o => ww_HPS_GSENSOR_INT);

-- Location: IOOBUF_X77_Y81_N3
\u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|ALT_INV_intermediate\(39),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_HPS_I2C1_SCLK);

-- Location: IOOBUF_X78_Y81_N12
\u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|ALT_INV_intermediate\(38),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_HPS_I2C1_SDAT);

-- Location: IOOBUF_X78_Y81_N3
\u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|ALT_INV_intermediate\(41),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_HPS_I2C2_SCLK);

-- Location: IOOBUF_X79_Y81_N12
\u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|ALT_INV_intermediate\(40),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_HPS_I2C2_SDAT);

-- Location: IOOBUF_X79_Y81_N3
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(48),
	oe => \u0|hps_0|hps_io|border|intermediate\(49),
	devoe => ww_devoe,
	o => ww_HPS_I2C_CONTROL);

-- Location: IOOBUF_X78_Y81_N6
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(52),
	oe => \u0|hps_0|hps_io|border|intermediate\(53),
	devoe => ww_devoe,
	o => ww_HPS_KEY);

-- Location: IOOBUF_X78_Y81_N9
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(50),
	oe => \u0|hps_0|hps_io|border|intermediate\(51),
	devoe => ww_devoe,
	o => ww_HPS_LED);

-- Location: IOOBUF_X57_Y81_N3
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(46),
	oe => \u0|hps_0|hps_io|border|intermediate\(47),
	devoe => ww_devoe,
	o => ww_HPS_LTC_GPIO);

-- Location: IOOBUF_X58_Y81_N3
\u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(10),
	oe => \u0|hps_0|hps_io|border|intermediate\(11),
	devoe => ww_devoe,
	o => ww_HPS_SD_CMD);

-- Location: IOOBUF_X58_Y81_N6
\u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(12),
	oe => \u0|hps_0|hps_io|border|intermediate\(13),
	devoe => ww_devoe,
	o => ww_HPS_SD_DATA(0));

-- Location: IOOBUF_X58_Y81_N12
\u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(14),
	oe => \u0|hps_0|hps_io|border|intermediate\(15),
	devoe => ww_devoe,
	o => ww_HPS_SD_DATA(1));

-- Location: IOOBUF_X55_Y81_N6
\u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(16),
	oe => \u0|hps_0|hps_io|border|intermediate\(17),
	devoe => ww_devoe,
	o => ww_HPS_SD_DATA(2));

-- Location: IOOBUF_X55_Y81_N12
\u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(18),
	oe => \u0|hps_0|hps_io|border|intermediate\(19),
	devoe => ww_devoe,
	o => ww_HPS_SD_DATA(3));

-- Location: IOOBUF_X74_Y81_N6
\HPS_SPIM_SS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|spim1_inst~O_SPI_MASTER_SS_0_N\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_HPS_SPIM_SS);

-- Location: IOOBUF_X54_Y81_N9
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(20),
	oe => \u0|hps_0|hps_io|border|intermediate\(21),
	devoe => ww_devoe,
	o => ww_HPS_USB_DATA(0));

-- Location: IOOBUF_X54_Y81_N6
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(22),
	oe => \u0|hps_0|hps_io|border|intermediate\(23),
	devoe => ww_devoe,
	o => ww_HPS_USB_DATA(1));

-- Location: IOOBUF_X54_Y81_N12
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(24),
	oe => \u0|hps_0|hps_io|border|intermediate\(25),
	devoe => ww_devoe,
	o => ww_HPS_USB_DATA(2));

-- Location: IOOBUF_X53_Y81_N3
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(26),
	oe => \u0|hps_0|hps_io|border|intermediate\(27),
	devoe => ww_devoe,
	o => ww_HPS_USB_DATA(3));

-- Location: IOOBUF_X53_Y81_N9
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(28),
	oe => \u0|hps_0|hps_io|border|intermediate\(29),
	devoe => ww_devoe,
	o => ww_HPS_USB_DATA(4));

-- Location: IOOBUF_X53_Y81_N6
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(30),
	oe => \u0|hps_0|hps_io|border|intermediate\(31),
	devoe => ww_devoe,
	o => ww_HPS_USB_DATA(5));

-- Location: IOOBUF_X53_Y81_N12
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(32),
	oe => \u0|hps_0|hps_io|border|intermediate\(33),
	devoe => ww_devoe,
	o => ww_HPS_USB_DATA(6));

-- Location: IOOBUF_X52_Y81_N3
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|hps_0|hps_io|border|intermediate\(34),
	oe => \u0|hps_0|hps_io|border|intermediate\(35),
	devoe => ww_devoe,
	o => ww_HPS_USB_DATA(7));

-- Location: HPSSDRAMPLL_X84_Y41_N111
\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll\ : cyclonev_hps_sdram_pll
PORT MAP (
	clk_out => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\);

-- Location: DLL_X89_Y81_N3
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\ : cyclonev_dll
-- pragma translate_off
GENERIC MAP (
	delayctrlout_mode => "normal",
	input_frequency => "2500 ps",
	jitter_reduction => "true",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175,
	sim_valid_lock => 16,
	sim_valid_lockcount => 0,
	static_delay_ctrl => 8,
	upndnout_mode => "clock",
	use_upndnin => "false",
	use_upndninclkena => "false")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\,
	aload => VCC,
	delayctrlout => \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\);

-- Location: LEVELINGDELAYCHAIN_X89_Y69_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "dqs",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_DELAYCTRLIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\);

-- Location: LEVELINGDELAYCHAIN_X89_Y69_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "hr",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\);

-- Location: HMC_X89_Y80_N111
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\ : cyclonev_hmc
-- pragma translate_off
GENERIC MAP (
	attr_counter_one_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	attr_counter_one_match => "0000000000000000000000000000000000000000000000000000000000000000",
	attr_counter_one_reset => "disabled",
	attr_counter_zero_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	attr_counter_zero_match => "0000000000000000000000000000000000000000000000000000000000000000",
	attr_counter_zero_reset => "disabled",
	attr_debug_select_byte => "00000000000000000000000000000000",
	attr_static_config_valid => "disabled",
	auto_pch_enable_0 => "disabled",
	auto_pch_enable_1 => "disabled",
	auto_pch_enable_2 => "disabled",
	auto_pch_enable_3 => "disabled",
	auto_pch_enable_4 => "disabled",
	auto_pch_enable_5 => "disabled",
	cal_req => "disabled",
	cfg_burst_length => "bl_8",
	cfg_interface_width => "dwidth_32",
	cfg_self_rfsh_exit_cycles => "self_rfsh_exit_cycles_512",
	cfg_starve_limit => "starve_limit_10",
	cfg_type => "ddr3",
	clr_intr => "no_clr_intr",
	cmd_port_in_use_0 => "false",
	cmd_port_in_use_1 => "false",
	cmd_port_in_use_2 => "false",
	cmd_port_in_use_3 => "false",
	cmd_port_in_use_4 => "false",
	cmd_port_in_use_5 => "false",
	cport0_rdy_almost_full => "not_full",
	cport0_rfifo_map => "fifo_0",
	cport0_type => "disable",
	cport0_wfifo_map => "fifo_0",
	cport1_rdy_almost_full => "not_full",
	cport1_rfifo_map => "fifo_0",
	cport1_type => "disable",
	cport1_wfifo_map => "fifo_0",
	cport2_rdy_almost_full => "not_full",
	cport2_rfifo_map => "fifo_0",
	cport2_type => "disable",
	cport2_wfifo_map => "fifo_0",
	cport3_rdy_almost_full => "not_full",
	cport3_rfifo_map => "fifo_0",
	cport3_type => "disable",
	cport3_wfifo_map => "fifo_0",
	cport4_rdy_almost_full => "not_full",
	cport4_rfifo_map => "fifo_0",
	cport4_type => "disable",
	cport4_wfifo_map => "fifo_0",
	cport5_rdy_almost_full => "not_full",
	cport5_rfifo_map => "fifo_0",
	cport5_type => "disable",
	cport5_wfifo_map => "fifo_0",
	ctl_addr_order => "chip_row_bank_col",
	ctl_ecc_enabled => "ctl_ecc_disabled",
	ctl_ecc_rmw_enabled => "ctl_ecc_rmw_disabled",
	ctl_regdimm_enabled => "regdimm_disabled",
	ctl_usr_refresh => "ctl_usr_refresh_disabled",
	ctrl_width => "data_width_64_bit",
	cyc_to_rld_jars_0 => 1,
	cyc_to_rld_jars_1 => 1,
	cyc_to_rld_jars_2 => 1,
	cyc_to_rld_jars_3 => 1,
	cyc_to_rld_jars_4 => 1,
	cyc_to_rld_jars_5 => 1,
	delay_bonding => "bonding_latency_0",
	dfx_bypass_enable => "dfx_bypass_disabled",
	disable_merging => "merging_enabled",
	ecc_dq_width => "ecc_dq_width_0",
	enable_atpg => "disabled",
	enable_bonding_0 => "disabled",
	enable_bonding_1 => "disabled",
	enable_bonding_2 => "disabled",
	enable_bonding_3 => "disabled",
	enable_bonding_4 => "disabled",
	enable_bonding_5 => "disabled",
	enable_bonding_wrapback => "disabled",
	enable_burst_interrupt => "disabled",
	enable_burst_terminate => "disabled",
	enable_dqs_tracking => "enabled",
	enable_ecc_code_overwrites => "disabled",
	enable_fast_exit_ppd => "disabled",
	enable_intr => "disabled",
	enable_no_dm => "disabled",
	enable_pipelineglobal => "disabled",
	extra_ctl_clk_act_to_act => 0,
	extra_ctl_clk_act_to_act_diff_bank => 0,
	extra_ctl_clk_act_to_pch => 0,
	extra_ctl_clk_act_to_rdwr => 0,
	extra_ctl_clk_arf_period => 0,
	extra_ctl_clk_arf_to_valid => 0,
	extra_ctl_clk_four_act_to_act => 0,
	extra_ctl_clk_pch_all_to_valid => 0,
	extra_ctl_clk_pch_to_valid => 0,
	extra_ctl_clk_pdn_period => 0,
	extra_ctl_clk_pdn_to_valid => 0,
	extra_ctl_clk_rd_ap_to_valid => 0,
	extra_ctl_clk_rd_to_pch => 0,
	extra_ctl_clk_rd_to_rd => 0,
	extra_ctl_clk_rd_to_rd_diff_chip => 0,
	extra_ctl_clk_rd_to_wr => 2,
	extra_ctl_clk_rd_to_wr_bc => 2,
	extra_ctl_clk_rd_to_wr_diff_chip => 2,
	extra_ctl_clk_srf_to_valid => 0,
	extra_ctl_clk_srf_to_zq_cal => 0,
	extra_ctl_clk_wr_ap_to_valid => 0,
	extra_ctl_clk_wr_to_pch => 0,
	extra_ctl_clk_wr_to_rd => 3,
	extra_ctl_clk_wr_to_rd_bc => 3,
	extra_ctl_clk_wr_to_rd_diff_chip => 3,
	extra_ctl_clk_wr_to_wr => 0,
	extra_ctl_clk_wr_to_wr_diff_chip => 0,
	gen_dbe => "gen_dbe_disabled",
	gen_sbe => "gen_sbe_disabled",
	inc_sync => "fifo_set_2",
	local_if_cs_width => "addr_width_0",
	mask_corr_dropped_intr => "disabled",
	mask_dbe_intr => "disabled",
	mask_sbe_intr => "disabled",
	mem_auto_pd_cycles => 0,
	mem_clk_entry_cycles => 10,
	mem_if_al => "al_0",
	mem_if_bankaddr_width => "addr_width_3",
	mem_if_burstlength => "mem_if_burstlength_8",
	mem_if_coladdr_width => "addr_width_10",
	mem_if_cs_per_rank => "mem_if_cs_per_rank_1",
	mem_if_cs_width => "mem_if_cs_width_1",
	mem_if_dq_per_chip => "mem_if_dq_per_chip_8",
	mem_if_dqs_width => "dqs_width_4",
	mem_if_dwidth => "mem_if_dwidth_32",
	mem_if_memtype => "ddr3_sdram",
	mem_if_rowaddr_width => "addr_width_15",
	mem_if_speedbin => "ddr3_1600_8_8_8",
	mem_if_tccd => "tccd_4",
	mem_if_tcl => "tcl_11",
	mem_if_tcwl => "tcwl_8",
	mem_if_tfaw => "tfaw_12",
	mem_if_tmrd => "tmrd_4",
	mem_if_tras => "tras_14",
	mem_if_trc => "trc_20",
	mem_if_trcd => "trcd_6",
	mem_if_trefi => 3120,
	mem_if_trfc => 104,
	mem_if_trp => "trp_6",
	mem_if_trrd => "trrd_3",
	mem_if_trtp => "trtp_3",
	mem_if_twr => "twr_6",
	mem_if_twtr => "twtr_4",
	mmr_cfg_mem_bl => "mp_bl_8",
	output_regd => "disabled",
	pdn_exit_cycles => "slow_exit",
	port0_width => "port_32_bit",
	port1_width => "port_32_bit",
	port2_width => "port_32_bit",
	port3_width => "port_32_bit",
	port4_width => "port_32_bit",
	port5_width => "port_32_bit",
	power_saving_exit_cycles => 5,
	priority_0_0 => "weight_0",
	priority_0_1 => "weight_0",
	priority_0_2 => "weight_0",
	priority_0_3 => "weight_0",
	priority_0_4 => "weight_0",
	priority_0_5 => "weight_0",
	priority_1_0 => "weight_0",
	priority_1_1 => "weight_0",
	priority_1_2 => "weight_0",
	priority_1_3 => "weight_0",
	priority_1_4 => "weight_0",
	priority_1_5 => "weight_0",
	priority_2_0 => "weight_0",
	priority_2_1 => "weight_0",
	priority_2_2 => "weight_0",
	priority_2_3 => "weight_0",
	priority_2_4 => "weight_0",
	priority_2_5 => "weight_0",
	priority_3_0 => "weight_0",
	priority_3_1 => "weight_0",
	priority_3_2 => "weight_0",
	priority_3_3 => "weight_0",
	priority_3_4 => "weight_0",
	priority_3_5 => "weight_0",
	priority_4_0 => "weight_0",
	priority_4_1 => "weight_0",
	priority_4_2 => "weight_0",
	priority_4_3 => "weight_0",
	priority_4_4 => "weight_0",
	priority_4_5 => "weight_0",
	priority_5_0 => "weight_0",
	priority_5_1 => "weight_0",
	priority_5_2 => "weight_0",
	priority_5_3 => "weight_0",
	priority_5_4 => "weight_0",
	priority_5_5 => "weight_0",
	priority_6_0 => "weight_0",
	priority_6_1 => "weight_0",
	priority_6_2 => "weight_0",
	priority_6_3 => "weight_0",
	priority_6_4 => "weight_0",
	priority_6_5 => "weight_0",
	priority_7_0 => "weight_0",
	priority_7_1 => "weight_0",
	priority_7_2 => "weight_0",
	priority_7_3 => "weight_0",
	priority_7_4 => "weight_0",
	priority_7_5 => "weight_0",
	priority_remap => 0,
	rcfg_static_weight_0 => "weight_0",
	rcfg_static_weight_1 => "weight_0",
	rcfg_static_weight_2 => "weight_0",
	rcfg_static_weight_3 => "weight_0",
	rcfg_static_weight_4 => "weight_0",
	rcfg_static_weight_5 => "weight_0",
	rcfg_sum_wt_priority_0 => 0,
	rcfg_sum_wt_priority_1 => 0,
	rcfg_sum_wt_priority_2 => 0,
	rcfg_sum_wt_priority_3 => 0,
	rcfg_sum_wt_priority_4 => 0,
	rcfg_sum_wt_priority_5 => 0,
	rcfg_sum_wt_priority_6 => 0,
	rcfg_sum_wt_priority_7 => 0,
	rcfg_user_priority_0 => "priority_1",
	rcfg_user_priority_1 => "priority_1",
	rcfg_user_priority_2 => "priority_1",
	rcfg_user_priority_3 => "priority_1",
	rcfg_user_priority_4 => "priority_1",
	rcfg_user_priority_5 => "priority_1",
	rd_dwidth_0 => "dwidth_0",
	rd_dwidth_1 => "dwidth_0",
	rd_dwidth_2 => "dwidth_0",
	rd_dwidth_3 => "dwidth_0",
	rd_dwidth_4 => "dwidth_0",
	rd_dwidth_5 => "dwidth_0",
	rd_fifo_in_use_0 => "false",
	rd_fifo_in_use_1 => "false",
	rd_fifo_in_use_2 => "false",
	rd_fifo_in_use_3 => "false",
	rd_port_info_0 => "use_no",
	rd_port_info_1 => "use_no",
	rd_port_info_2 => "use_no",
	rd_port_info_3 => "use_no",
	rd_port_info_4 => "use_no",
	rd_port_info_5 => "use_no",
	read_odt_chip => "odt_disabled",
	reorder_data => "data_reordering",
	rfifo0_cport_map => "cmd_port_0",
	rfifo1_cport_map => "cmd_port_0",
	rfifo2_cport_map => "cmd_port_0",
	rfifo3_cport_map => "cmd_port_0",
	single_ready_0 => "concatenate_rdy",
	single_ready_1 => "concatenate_rdy",
	single_ready_2 => "concatenate_rdy",
	single_ready_3 => "concatenate_rdy",
	static_weight_0 => "weight_0",
	static_weight_1 => "weight_0",
	static_weight_2 => "weight_0",
	static_weight_3 => "weight_0",
	static_weight_4 => "weight_0",
	static_weight_5 => "weight_0",
	sum_wt_priority_0 => 0,
	sum_wt_priority_1 => 0,
	sum_wt_priority_2 => 0,
	sum_wt_priority_3 => 0,
	sum_wt_priority_4 => 0,
	sum_wt_priority_5 => 0,
	sum_wt_priority_6 => 0,
	sum_wt_priority_7 => 0,
	sync_mode_0 => "asynchronous",
	sync_mode_1 => "asynchronous",
	sync_mode_2 => "asynchronous",
	sync_mode_3 => "asynchronous",
	sync_mode_4 => "asynchronous",
	sync_mode_5 => "asynchronous",
	test_mode => "normal_mode",
	thld_jar1_0 => "threshold_32",
	thld_jar1_1 => "threshold_32",
	thld_jar1_2 => "threshold_32",
	thld_jar1_3 => "threshold_32",
	thld_jar1_4 => "threshold_32",
	thld_jar1_5 => "threshold_32",
	thld_jar2_0 => "threshold_16",
	thld_jar2_1 => "threshold_16",
	thld_jar2_2 => "threshold_16",
	thld_jar2_3 => "threshold_16",
	thld_jar2_4 => "threshold_16",
	thld_jar2_5 => "threshold_16",
	use_almost_empty_0 => "empty",
	use_almost_empty_1 => "empty",
	use_almost_empty_2 => "empty",
	use_almost_empty_3 => "empty",
	user_ecc_en => "disable",
	user_priority_0 => "priority_1",
	user_priority_1 => "priority_1",
	user_priority_2 => "priority_1",
	user_priority_3 => "priority_1",
	user_priority_4 => "priority_1",
	user_priority_5 => "priority_1",
	wfifo0_cport_map => "cmd_port_0",
	wfifo0_rdy_almost_full => "not_full",
	wfifo1_cport_map => "cmd_port_0",
	wfifo1_rdy_almost_full => "not_full",
	wfifo2_cport_map => "cmd_port_0",
	wfifo2_rdy_almost_full => "not_full",
	wfifo3_cport_map => "cmd_port_0",
	wfifo3_rdy_almost_full => "not_full",
	wr_dwidth_0 => "dwidth_0",
	wr_dwidth_1 => "dwidth_0",
	wr_dwidth_2 => "dwidth_0",
	wr_dwidth_3 => "dwidth_0",
	wr_dwidth_4 => "dwidth_0",
	wr_dwidth_5 => "dwidth_0",
	wr_fifo_in_use_0 => "false",
	wr_fifo_in_use_1 => "false",
	wr_fifo_in_use_2 => "false",
	wr_fifo_in_use_3 => "false",
	wr_port_info_0 => "use_no",
	wr_port_info_1 => "use_no",
	wr_port_info_2 => "use_no",
	wr_port_info_3 => "use_no",
	wr_port_info_4 => "use_no",
	wr_port_info_5 => "use_no",
	write_odt_chip => "write_chip0_odt0_chip1")
-- pragma translate_on
PORT MAP (
	afirdatavalid => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid\(0),
	ctlcalfail => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail\,
	ctlcalsuccess => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success\,
	ctlclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0),
	ctlresetn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n\,
	iavstcmdresetn0 => VCC,
	iavstcmdresetn1 => VCC,
	iavstcmdresetn2 => VCC,
	iavstcmdresetn3 => VCC,
	iavstcmdresetn4 => VCC,
	iavstcmdresetn5 => VCC,
	iavstrdclk0 => GND,
	iavstrdclk1 => GND,
	iavstrdclk2 => GND,
	iavstrdclk3 => GND,
	iavstrdready0 => VCC,
	iavstrdready1 => VCC,
	iavstrdready2 => VCC,
	iavstrdready3 => VCC,
	iavstrdresetn0 => VCC,
	iavstrdresetn1 => VCC,
	iavstrdresetn2 => VCC,
	iavstrdresetn3 => VCC,
	iavstwrackready0 => VCC,
	iavstwrackready1 => VCC,
	iavstwrackready2 => VCC,
	iavstwrackready3 => VCC,
	iavstwrackready4 => VCC,
	iavstwrackready5 => VCC,
	iavstwrclk0 => GND,
	iavstwrclk1 => GND,
	iavstwrclk2 => GND,
	iavstwrclk3 => GND,
	iavstwrresetn0 => VCC,
	iavstwrresetn1 => VCC,
	iavstwrresetn2 => VCC,
	iavstwrresetn3 => VCC,
	localdeeppowerdnreq => GND,
	localrefreshreq => GND,
	localselfrfshreq => GND,
	mmrbe => GND,
	mmrburstbegin => VCC,
	mmrclk => GND,
	mmrreadreq => GND,
	mmrresetn => VCC,
	mmrwritereq => GND,
	portclk0 => GND,
	portclk1 => GND,
	portclk2 => GND,
	portclk3 => GND,
	portclk4 => GND,
	portclk5 => GND,
	scanenable => GND,
	scbe => GND,
	scburstbegin => GND,
	scclk => GND,
	screadreq => GND,
	scresetn => VCC,
	scwritereq => GND,
	afirdata => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATA_bus\,
	afiseqbusy => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFISEQBUSY_bus\,
	afiwlat => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWLAT_bus\,
	bondingin1 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN1_bus\,
	bondingin2 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN2_bus\,
	bondingin3 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN3_bus\,
	iavstcmddata0 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA0_bus\,
	iavstcmddata1 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA1_bus\,
	iavstcmddata2 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA2_bus\,
	iavstcmddata3 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA3_bus\,
	iavstcmddata4 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA4_bus\,
	iavstcmddata5 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA5_bus\,
	iavstwrdata0 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA0_bus\,
	iavstwrdata1 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA1_bus\,
	iavstwrdata2 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA2_bus\,
	iavstwrdata3 => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA3_bus\,
	localdeeppowerdnchip => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALDEEPPOWERDNCHIP_bus\,
	localrefreshchip => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALREFRESHCHIP_bus\,
	localselfrfshchip => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALSELFRFSHCHIP_bus\,
	mmraddr => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRADDR_bus\,
	mmrburstcount => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRBURSTCOUNT_bus\,
	mmrwdata => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRWDATA_bus\,
	scaddr => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCADDR_bus\,
	scburstcount => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCBURSTCOUNT_bus\,
	scwdata => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCWDATA_bus\,
	aficasn => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n\(0),
	afirasn => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n\(0),
	afirstn => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n\(0),
	afiwen => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n\(0),
	afiaddr => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\,
	afiba => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\,
	aficke => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus\,
	aficsn => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus\,
	afidm => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\,
	afidqsburst => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\,
	afiodt => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus\,
	afirdataen => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\,
	afirdataenfull => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\,
	afiwdata => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\,
	afiwdatavalid => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\,
	cfgaddlat => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\,
	cfgbankaddrwidth => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\,
	cfgcaswrlat => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\,
	cfgcoladdrwidth => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\,
	cfgcsaddrwidth => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\,
	cfgdevicewidth => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\,
	cfginterfacewidth => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\,
	cfgrowaddrwidth => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\,
	cfgtcl => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\,
	cfgtmrd => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\,
	cfgtrefi => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\,
	cfgtrfc => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\,
	cfgtwr => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\,
	ctlmemclkdisable => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus\,
	dramconfig => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\);

-- Location: CLKPHASESELECT_X89_Y63_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\);

-- Location: CLKPHASESELECT_X89_Y63_N9
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "hr",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\);

-- Location: IOCONFIG_X89_Y63_N40
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y66_N36
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y65_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	differential_mode => "true",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQS_P(0),
	ibar => ww_HPS_DDR3_DQS_N(0),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\);

-- Location: IOIBUF_X89_Y66_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(0),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\);

-- Location: DELAYCHAIN_X89_Y66_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0));

-- Location: DDIOINCELL_X89_Y66_N34
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y66_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y66_N19
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y66_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(1),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\);

-- Location: DELAYCHAIN_X89_Y66_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1));

-- Location: DDIOINCELL_X89_Y66_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y66_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y66_N53
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y66_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(2),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\);

-- Location: DELAYCHAIN_X89_Y66_N50
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2));

-- Location: DDIOINCELL_X89_Y66_N51
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y66_N52
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y65_N70
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y65_N55
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(3),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\);

-- Location: DELAYCHAIN_X89_Y65_N67
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3));

-- Location: DDIOINCELL_X89_Y65_N68
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y65_N69
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y64_N36
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y64_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(4),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\);

-- Location: DELAYCHAIN_X89_Y64_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4));

-- Location: DDIOINCELL_X89_Y64_N34
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y64_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N31
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y64_N19
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y64_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(5),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\);

-- Location: DELAYCHAIN_X89_Y64_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5));

-- Location: DDIOINCELL_X89_Y64_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y64_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y64_N53
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y64_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(6),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\);

-- Location: DELAYCHAIN_X89_Y64_N50
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6));

-- Location: DDIOINCELL_X89_Y64_N51
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y64_N52
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y63_N110
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y63_N95
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(7),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\);

-- Location: DELAYCHAIN_X89_Y63_N107
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7));

-- Location: DDIOINCELL_X89_Y63_N108
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y63_N109
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y56_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\);

-- Location: CLKPHASESELECT_X89_Y56_N9
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "hr",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\);

-- Location: IOCONFIG_X89_Y56_N40
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y59_N36
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y58_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	differential_mode => "true",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQS_P(1),
	ibar => ww_HPS_DDR3_DQS_N(1),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\);

-- Location: IOIBUF_X89_Y59_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(8),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\);

-- Location: DELAYCHAIN_X89_Y59_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0));

-- Location: DDIOINCELL_X89_Y59_N34
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y59_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y59_N19
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y59_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(9),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\);

-- Location: DELAYCHAIN_X89_Y59_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1));

-- Location: DDIOINCELL_X89_Y59_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y59_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y59_N53
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y59_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(10),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\);

-- Location: DELAYCHAIN_X89_Y59_N50
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2));

-- Location: DDIOINCELL_X89_Y59_N51
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y59_N52
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y58_N70
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y58_N55
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(11),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\);

-- Location: DELAYCHAIN_X89_Y58_N67
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3));

-- Location: DDIOINCELL_X89_Y58_N68
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y58_N69
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y57_N36
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y57_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(12),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\);

-- Location: DELAYCHAIN_X89_Y57_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4));

-- Location: DDIOINCELL_X89_Y57_N34
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y57_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N31
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y57_N19
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y57_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(13),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\);

-- Location: DELAYCHAIN_X89_Y57_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5));

-- Location: DDIOINCELL_X89_Y57_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y57_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y57_N53
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y57_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(14),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\);

-- Location: DELAYCHAIN_X89_Y57_N50
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6));

-- Location: DDIOINCELL_X89_Y57_N51
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y57_N52
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y56_N110
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y56_N95
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(15),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\);

-- Location: DELAYCHAIN_X89_Y56_N107
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7));

-- Location: DDIOINCELL_X89_Y56_N108
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y56_N109
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\);

-- Location: LEVELINGDELAYCHAIN_X89_Y42_N112
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "dqs",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_DELAYCTRLIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y49_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\);

-- Location: LEVELINGDELAYCHAIN_X89_Y42_N114
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "hr",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y49_N9
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "hr",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\);

-- Location: IOCONFIG_X89_Y49_N40
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y52_N36
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y51_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	differential_mode => "true",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQS_P(2),
	ibar => ww_HPS_DDR3_DQS_N(2),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\);

-- Location: IOIBUF_X89_Y52_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(16),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\);

-- Location: DELAYCHAIN_X89_Y52_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0));

-- Location: DDIOINCELL_X89_Y52_N34
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y52_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y52_N19
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y52_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(17),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\);

-- Location: DELAYCHAIN_X89_Y52_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1));

-- Location: DDIOINCELL_X89_Y52_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y52_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y52_N53
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y52_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(18),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\);

-- Location: DELAYCHAIN_X89_Y52_N50
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2));

-- Location: DDIOINCELL_X89_Y52_N51
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y52_N52
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y51_N70
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y51_N55
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(19),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\);

-- Location: DELAYCHAIN_X89_Y51_N67
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3));

-- Location: DDIOINCELL_X89_Y51_N68
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y51_N69
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y50_N36
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y50_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(20),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\);

-- Location: DELAYCHAIN_X89_Y50_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4));

-- Location: DDIOINCELL_X89_Y50_N34
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y50_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N31
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y50_N19
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y50_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(21),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\);

-- Location: DELAYCHAIN_X89_Y50_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5));

-- Location: DDIOINCELL_X89_Y50_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y50_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y50_N53
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y50_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(22),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\);

-- Location: DELAYCHAIN_X89_Y50_N50
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6));

-- Location: DDIOINCELL_X89_Y50_N51
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y50_N52
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y49_N110
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y49_N95
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(23),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\);

-- Location: DELAYCHAIN_X89_Y49_N107
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7));

-- Location: DDIOINCELL_X89_Y49_N108
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y49_N109
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y42_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\);

-- Location: CLKPHASESELECT_X89_Y42_N9
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "hr",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\);

-- Location: IOCONFIG_X89_Y42_N40
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y45_N36
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y44_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	differential_mode => "true",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQS_P(3),
	ibar => ww_HPS_DDR3_DQS_N(3),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\);

-- Location: IOIBUF_X89_Y45_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(24),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\);

-- Location: DELAYCHAIN_X89_Y45_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0));

-- Location: DDIOINCELL_X89_Y45_N34
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y45_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N39
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y45_N19
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y45_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(25),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\);

-- Location: DELAYCHAIN_X89_Y45_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1));

-- Location: DDIOINCELL_X89_Y45_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y45_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y45_N53
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y45_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(26),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\);

-- Location: DELAYCHAIN_X89_Y45_N50
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2));

-- Location: DDIOINCELL_X89_Y45_N51
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y45_N52
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y44_N70
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y44_N55
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(27),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\);

-- Location: DELAYCHAIN_X89_Y44_N67
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3));

-- Location: DDIOINCELL_X89_Y44_N68
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y44_N69
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y43_N36
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y43_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(28),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\);

-- Location: DELAYCHAIN_X89_Y43_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4));

-- Location: DDIOINCELL_X89_Y43_N34
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y43_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N31
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y43_N19
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y43_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(29),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\);

-- Location: DELAYCHAIN_X89_Y43_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5));

-- Location: DDIOINCELL_X89_Y43_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y43_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N33
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y43_N53
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y43_N38
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(30),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\);

-- Location: DELAYCHAIN_X89_Y43_N50
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6));

-- Location: DDIOINCELL_X89_Y43_N51
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y43_N52
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\,
	padtoinputregisterdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y42_N110
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y42_N95
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_DQ(31),
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\);

-- Location: DELAYCHAIN_X89_Y42_N107
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7));

-- Location: DDIOINCELL_X89_Y42_N108
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0),
	regouthi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y42_N109
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\,
	readenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\,
	dynfifomode => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\,
	dout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\);

-- Location: MEMPHY_X89_Y80_N112
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\ : cyclonev_mem_phy
-- pragma translate_off
GENERIC MAP (
	hphy_ac_ddr_disable => "true",
	hphy_atpg_en => "false",
	hphy_csr_pipelineglobalenable => "true",
	hphy_datapath_ac_delay => "one_and_half_cycles",
	hphy_datapath_delay => "one_cycle",
	hphy_reset_delay_en => "false",
	hphy_use_hphy => "true",
	hphy_wrap_back_en => "false",
	m_hphy_ac_rom_content => "100000011100000000000000000000100000011110000000000000000000010000000010000000010001110001010000000010000000010101110000010000000010010000000000000110010000000010100000001000011000010000000010110000000000000000010000001110000000010000000000010000000010000000010001101001010000000010000000010011101000010000000010100000000000000110010000000010010000001000011000010000000010110000000000000000110000011110000000000000000000111000011110000000000000000000110000011110000000000000000000010000011010000000000000000000010000011010110000000000000000010000001010000000010000000000010000010010000000000000000000011100100110000000000000000000011100100110110000000000000000011100100110000000000000001000011100100110110000000000001000111000111110000000000000000000111100111110000000000000000000111000011110000000000000000000011000000110000000000000000000011000100110000000000000000000010011010110000000000000000000010011010110110000000000000000010011010110000000000000001000010011010110110000000000001000110011011110000000000000000000010000010110000000000000001000010000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	m_hphy_ac_rom_init_file => "hps_ac_rom.hex",
	m_hphy_inst_rom_content => "1000000000000000000010000000011010000000000010000001100000000000100000100000000000001000001010000000000010000011000000000000100000111000000000001000000100000000000010000100100000000000100001010000000000001000010110000000000010000110000000000000100001000000000000000000100000000000000010000110100000000000000010001000000000001010011010000000100000000110100000000000000010010000000010000000011010000000000000001001100000000000101001101000000000001000011010000000100000000110100000000000000010110110100000001100110011101000000000001010111010000000100011001110100000000000101110001000000011101100100010000000000010100000100000001010110010001000100000000110100000000000110011100000000000001100110110000000000011100111000000000000000011000000000000100000110011100000001000001100111000000010000011001110000000100000110011100000000000001101000000000000000001101000000000000000011010000000000000000110100000000000000001101000000001100000111010000000011000010000100000000110000100001000000001100001000010000000000010100110100000000000100001101000000010000000011010000000000011001110000000000000110011011000000000001110011100000000000000001100000000000011000011001110000000110000110011100000001100001100111000000011000011001110000000000000110100000000000000000110100000000000000001101000000000000000011010000000000000000110100000000111000011101000000001110001000010000000011100010000100000000111000100001000000000001010011010000000000010000110100000001000000001101000000000000001000101011000000000000110110110001000000001101000000000000001000101101000000000000111111010000000000001111110100000001000011111101000010000001111111010000100000100001110100001000001000011101000010000010000111010000000000100010110100000000000011111101000000000000111111010000000101001111110100010000000011010000000010000001110100010000100000100001000100001000001000010001000010000010000100010000100000011110110100001000001000011101000010000010000111010000100000100001110100000001010011010000000010000001111111010000100000100001110100001000001000011101000010000010000111010000100000100000000100001000001000010001000010000010000100010000100000100001000100000000001000100000000000011000110100000000000100001101000000000001110011010000000100000000110100000000000000000000000000000001000000000000000000010100000000000000000110000000000000010000000000000000000000000000000100000000000100000001000000000001010000010000000000011000000100000001000000000001000000000001001000110000000000010000110100000000000101001101000000010000000011010000000010000001111000010001000000001101000000000000000000000000000",
	m_hphy_inst_rom_init_file => "hps_inst_rom.hex")
-- pragma translate_on
PORT MAP (
	aficasn => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n\(0),
	afimemclkdisable => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable\(0),
	afirasn => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n\(0),
	afirstn => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n\(0),
	afiwen => \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n\(0),
	avlread => GND,
	avlresetn => GND,
	avlwrite => GND,
	globalresetn => GND,
	plladdrcmdclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|ALT_INV_leveled_dqs_clocks\(0),
	pllaficlk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0),
	pllavlclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(0),
	plllocked => GND,
	softresetn => GND,
	afiaddr => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIADDR_bus\,
	afiba => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIBA_bus\,
	aficke => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICKE_bus\,
	aficsn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICSN_bus\,
	afidm => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDM_bus\,
	afidqsburst => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDQSBURST_bus\,
	afiodt => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIODT_bus\,
	afirdataen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAEN_bus\,
	afirdataenfull => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAENFULL_bus\,
	afiwdata => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATA_bus\,
	afiwdatavalid => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATAVALID_bus\,
	avladdress => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLADDRESS_bus\,
	avlwritedata => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLWRITEDATA_bus\,
	cfgaddlat => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGADDLAT_bus\,
	cfgbankaddrwidth => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGBANKADDRWIDTH_bus\,
	cfgcaswrlat => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCASWRLAT_bus\,
	cfgcoladdrwidth => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCOLADDRWIDTH_bus\,
	cfgcsaddrwidth => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCSADDRWIDTH_bus\,
	cfgdevicewidth => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDEVICEWIDTH_bus\,
	cfgdramconfig => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDRAMCONFIG_bus\,
	cfginterfacewidth => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGINTERFACEWIDTH_bus\,
	cfgrowaddrwidth => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGROWADDRWIDTH_bus\,
	cfgtcl => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTCL_bus\,
	cfgtmrd => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTMRD_bus\,
	cfgtrefi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTREFI_bus\,
	cfgtrfc => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTRFC_bus\,
	cfgtwr => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTWR_bus\,
	ddiophydqdin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQDIN_bus\,
	ddiophydqslogicrdatavalid => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQSLOGICRDATAVALID_bus\,
	iointaddrdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTADDRDOUT_bus\,
	iointbadout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTBADOUT_bus\,
	iointcasndout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCASNDOUT_bus\,
	iointckdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKDOUT_bus\,
	iointckedout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKEDOUT_bus\,
	iointckndout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKNDOUT_bus\,
	iointcsndout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCSNDOUT_bus\,
	iointdmdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDMDOUT_bus\,
	iointdqdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQDOUT_bus\,
	iointdqoe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQOE_bus\,
	iointdqsbdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBDOUT_bus\,
	iointdqsboe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBOE_bus\,
	iointdqsdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSDOUT_bus\,
	iointdqslogicdqsena => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICDQSENA_bus\,
	iointdqslogicfiforeset => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICFIFORESET_bus\,
	iointdqslogicincrdataen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCRDATAEN_bus\,
	iointdqslogicincwrptr => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCWRPTR_bus\,
	iointdqslogicoct => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICOCT_bus\,
	iointdqslogicreadlatency => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICREADLATENCY_bus\,
	iointdqsoe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSOE_bus\,
	iointodtdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTODTDOUT_bus\,
	iointrasndout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRASNDOUT_bus\,
	iointresetndout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRESETNDOUT_bus\,
	iointwendout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTWENDOUT_bus\,
	aficalfail => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail\,
	aficalsuccess => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success\,
	afirdatavalid => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid\(0),
	ctlresetn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n\,
	afirdata => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\,
	afiwlat => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\,
	phyddioaddrdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\,
	phyddiobadout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\,
	phyddiocasndout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\,
	phyddiockdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus\,
	phyddiockedout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\,
	phyddiocsndout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\,
	phyddiodmdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\,
	phyddiodqdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\,
	phyddiodqoe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\,
	phyddiodqsdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\,
	phyddiodqslogicaclrfifoctrl => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\,
	phyddiodqslogicaclrpstamble => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\,
	phyddiodqslogicdqsena => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\,
	phyddiodqslogicfiforeset => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\,
	phyddiodqslogicincrdataen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\,
	phyddiodqslogicincwrptr => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\,
	phyddiodqslogicoct => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\,
	phyddiodqslogicreadlatency => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\,
	phyddiodqsoe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\,
	phyddioodtdout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\,
	phyddiorasndout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\,
	phyddioresetndout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\,
	phyddiowendout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\);

-- Location: DQSCONFIG_X89_Y42_N26
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\ : cyclonev_dqs_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	postamblephaseinvert => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	dqshalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	enadqsenablephasetransferreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\,
	dqsbusoutdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\,
	postamblephasesetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\,
	octdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\,
	dqsenablegatingdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\,
	dqsenableungatingdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y42_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(6),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\);

-- Location: LFIFO_X89_Y42_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\ : cyclonev_lfifo
-- pragma translate_off
GENERIC MAP (
	oct_lfifo_enable => -1)
-- pragma translate_on
PORT MAP (
	rdataen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\,
	rdataenfull => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(3),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	rdlatency => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\,
	rdatavalid => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\,
	rden => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	octlfifo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\);

-- Location: DQSCONFIG_X89_Y49_N26
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\ : cyclonev_dqs_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	postamblephaseinvert => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	dqshalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	enadqsenablephasetransferreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\,
	dqsbusoutdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\,
	postamblephasesetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\,
	octdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\,
	dqsenablegatingdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\,
	dqsenableungatingdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y49_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(5),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\);

-- Location: LFIFO_X89_Y49_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\ : cyclonev_lfifo
-- pragma translate_off
GENERIC MAP (
	oct_lfifo_enable => -1)
-- pragma translate_on
PORT MAP (
	rdataen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\,
	rdataenfull => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(2),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	rdlatency => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\,
	rdatavalid => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\,
	rden => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	octlfifo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\);

-- Location: DQSCONFIG_X89_Y56_N26
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\ : cyclonev_dqs_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	postamblephaseinvert => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	dqshalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	enadqsenablephasetransferreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\,
	dqsbusoutdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\,
	postamblephasesetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\,
	octdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\,
	dqsenablegatingdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\,
	dqsenableungatingdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y56_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(2),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\);

-- Location: LFIFO_X89_Y56_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\ : cyclonev_lfifo
-- pragma translate_off
GENERIC MAP (
	oct_lfifo_enable => -1)
-- pragma translate_on
PORT MAP (
	rdataen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\,
	rdataenfull => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(1),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	rdlatency => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\,
	rdatavalid => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\,
	rden => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	octlfifo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\);

-- Location: DQSCONFIG_X89_Y63_N26
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\ : cyclonev_dqs_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	postamblephaseinvert => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	dqshalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	enadqsenablephasetransferreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\,
	dqsbusoutdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\,
	postamblephasesetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\,
	octdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\,
	dqsenablegatingdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\,
	dqsenableungatingdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y63_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(1),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\);

-- Location: LFIFO_X89_Y63_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\ : cyclonev_lfifo
-- pragma translate_off
GENERIC MAP (
	oct_lfifo_enable => -1)
-- pragma translate_on
PORT MAP (
	rdataen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\,
	rdataenfull => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(0),
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	rdlatency => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\,
	rdatavalid => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\,
	rden => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	octlfifo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\);

-- Location: DDIOOUT_X89_Y42_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(6),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\);

-- Location: DDIOOUT_X89_Y42_N14
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(6),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\);

-- Location: CLKPHASESELECT_X89_Y42_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "pst_0p",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	dqsin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\,
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\);

-- Location: VFIFO_X89_Y42_N20
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\ : cyclonev_vfifo
PORT MAP (
	incwrptr => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\,
	qvldin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\,
	rdclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(3),
	wrclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	qvldreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\);

-- Location: CLKPHASESELECT_X89_Y42_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "dynamic",
	phase_setting => 0,
	physical_clock_source => "pst",
	use_dqs_input => "false",
	use_phasectrlin => "true")
-- pragma translate_on
PORT MAP (
	phaseinvertctrl => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	phasectrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\,
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\);

-- Location: DQSENABLECTRL_X89_Y42_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\ : cyclonev_dqs_enable_ctrl
-- pragma translate_off
GENERIC MAP (
	add_phase_transfer_reg => "dynamic",
	delay_dqs_enable => "one_and_half_cycle")
-- pragma translate_on
PORT MAP (
	dqsenablein => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\,
	zerophaseclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	enaphasetransferreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	levelingclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\,
	dqsenableout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\);

-- Location: DELAYCHAIN_X89_Y42_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\);

-- Location: DELAYCHAIN_X89_Y42_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\);

-- Location: DQSDELAYCHAIN_X89_Y42_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\ : cyclonev_dqs_delay_chain
-- pragma translate_off
GENERIC MAP (
	dqs_ctrl_latches_enable => "false",
	dqs_delay_chain_bypass => "true",
	dqs_delay_chain_test_mode => "off",
	dqs_input_frequency => "0",
	dqs_phase_shift => 0,
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	dqsin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\,
	dqsenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\,
	dqsdisablen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\,
	dqsbusout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\);

-- Location: DELAYCHAIN_X89_Y42_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\);

-- Location: DDIOOUT_X89_Y42_N23
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(6),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\);

-- Location: DDIOOUT_X89_Y49_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(5),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\);

-- Location: DDIOOUT_X89_Y49_N14
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(5),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\);

-- Location: CLKPHASESELECT_X89_Y49_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "pst_0p",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	dqsin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\,
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\);

-- Location: VFIFO_X89_Y49_N20
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\ : cyclonev_vfifo
PORT MAP (
	incwrptr => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\,
	qvldin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\,
	rdclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(2),
	wrclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	qvldreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\);

-- Location: CLKPHASESELECT_X89_Y49_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "dynamic",
	phase_setting => 0,
	physical_clock_source => "pst",
	use_dqs_input => "false",
	use_phasectrlin => "true")
-- pragma translate_on
PORT MAP (
	phaseinvertctrl => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	phasectrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\,
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\);

-- Location: DQSENABLECTRL_X89_Y49_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\ : cyclonev_dqs_enable_ctrl
-- pragma translate_off
GENERIC MAP (
	add_phase_transfer_reg => "dynamic",
	delay_dqs_enable => "one_and_half_cycle")
-- pragma translate_on
PORT MAP (
	dqsenablein => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\,
	zerophaseclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	enaphasetransferreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	levelingclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\,
	dqsenableout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\);

-- Location: DELAYCHAIN_X89_Y49_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\);

-- Location: DELAYCHAIN_X89_Y49_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\);

-- Location: DQSDELAYCHAIN_X89_Y49_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\ : cyclonev_dqs_delay_chain
-- pragma translate_off
GENERIC MAP (
	dqs_ctrl_latches_enable => "false",
	dqs_delay_chain_bypass => "true",
	dqs_delay_chain_test_mode => "off",
	dqs_input_frequency => "0",
	dqs_phase_shift => 0,
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	dqsin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\,
	dqsenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\,
	dqsdisablen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\,
	dqsbusout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\);

-- Location: DELAYCHAIN_X89_Y49_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\);

-- Location: DDIOOUT_X89_Y49_N23
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(5),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\);

-- Location: DDIOOUT_X89_Y56_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(2),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\);

-- Location: DDIOOUT_X89_Y56_N14
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(2),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\);

-- Location: CLKPHASESELECT_X89_Y56_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "pst_0p",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	dqsin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\,
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\);

-- Location: VFIFO_X89_Y56_N20
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\ : cyclonev_vfifo
PORT MAP (
	incwrptr => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\,
	qvldin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\,
	rdclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(1),
	wrclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	qvldreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\);

-- Location: CLKPHASESELECT_X89_Y56_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "dynamic",
	phase_setting => 0,
	physical_clock_source => "pst",
	use_dqs_input => "false",
	use_phasectrlin => "true")
-- pragma translate_on
PORT MAP (
	phaseinvertctrl => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	phasectrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\,
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\);

-- Location: DQSENABLECTRL_X89_Y56_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\ : cyclonev_dqs_enable_ctrl
-- pragma translate_off
GENERIC MAP (
	add_phase_transfer_reg => "dynamic",
	delay_dqs_enable => "one_and_half_cycle")
-- pragma translate_on
PORT MAP (
	dqsenablein => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\,
	zerophaseclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	enaphasetransferreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	levelingclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\,
	dqsenableout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\);

-- Location: DELAYCHAIN_X89_Y56_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\);

-- Location: DELAYCHAIN_X89_Y56_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\);

-- Location: DQSDELAYCHAIN_X89_Y56_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\ : cyclonev_dqs_delay_chain
-- pragma translate_off
GENERIC MAP (
	dqs_ctrl_latches_enable => "false",
	dqs_delay_chain_bypass => "true",
	dqs_delay_chain_test_mode => "off",
	dqs_input_frequency => "0",
	dqs_phase_shift => 0,
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	dqsin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\,
	dqsenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\,
	dqsdisablen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\,
	dqsbusout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\);

-- Location: DELAYCHAIN_X89_Y56_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\);

-- Location: DDIOOUT_X89_Y56_N23
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(2),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\);

-- Location: DDIOOUT_X89_Y63_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(1),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\);

-- Location: DDIOOUT_X89_Y63_N14
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(1),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\);

-- Location: CLKPHASESELECT_X89_Y63_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "pst_0p",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	dqsin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\,
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\);

-- Location: VFIFO_X89_Y63_N20
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\ : cyclonev_vfifo
PORT MAP (
	incwrptr => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\,
	qvldin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\,
	rdclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	rstn => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(0),
	wrclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	qvldreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\);

-- Location: CLKPHASESELECT_X89_Y63_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "dynamic",
	phase_setting => 0,
	physical_clock_source => "pst",
	use_dqs_input => "false",
	use_phasectrlin => "true")
-- pragma translate_on
PORT MAP (
	phaseinvertctrl => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	phasectrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\,
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\);

-- Location: DQSENABLECTRL_X89_Y63_N16
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\ : cyclonev_dqs_enable_ctrl
-- pragma translate_off
GENERIC MAP (
	add_phase_transfer_reg => "dynamic",
	delay_dqs_enable => "one_and_half_cycle")
-- pragma translate_on
PORT MAP (
	dqsenablein => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\,
	zerophaseclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	enaphasetransferreg => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	levelingclk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\,
	dqsenableout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\);

-- Location: DELAYCHAIN_X89_Y63_N17
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\);

-- Location: DELAYCHAIN_X89_Y63_N18
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\);

-- Location: DQSDELAYCHAIN_X89_Y63_N21
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\ : cyclonev_dqs_delay_chain
-- pragma translate_off
GENERIC MAP (
	dqs_ctrl_latches_enable => "false",
	dqs_delay_chain_bypass => "true",
	dqs_delay_chain_test_mode => "off",
	dqs_input_frequency => "0",
	dqs_phase_shift => 0,
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	dqsin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\,
	dqsenable => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\,
	dqsdisablen => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\,
	dqsbusout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\);

-- Location: DELAYCHAIN_X89_Y63_N22
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\);

-- Location: DDIOOUT_X89_Y63_N23
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(1),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\);

-- Location: IOCONFIG_X89_Y42_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y42_N85
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(15),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(13),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y42_N86
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(14),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(12),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\);

-- Location: LEVELINGDELAYCHAIN_X89_Y42_N113
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "dq",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y42_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dq",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\);

-- Location: DDIOOUTCELL_X89_Y42_N87
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\);

-- Location: DELAYCHAIN_X89_Y42_N89
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\);

-- Location: IOIBUF_X89_Y80_N55
\HPS_DDR3_RZQ~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_RZQ,
	o => \HPS_DDR3_RZQ~input_o\);

-- Location: TERMINATION_X89_Y34_N3
\u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\ : cyclonev_termination
PORT MAP (
	rzqin => \HPS_DDR3_RZQ~input_o\,
	clkusrdftout => \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT\,
	serdataout => \u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout\(0));

-- Location: TERMINATIONLOGIC_X89_Y42_N115
\HPS_DDR3_DM[2]~_s2p_logic_blk\ : cyclonev_termination_logic
PORT MAP (
	serdata => \u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout\(0),
	parallelterminationcontrol => \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\,
	seriesterminationcontrol => \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\);

-- Location: IOCONFIG_X89_Y49_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y49_N85
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(11),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(9),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y49_N86
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(10),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(8),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y49_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dq",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\);

-- Location: DDIOOUTCELL_X89_Y49_N87
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\);

-- Location: DELAYCHAIN_X89_Y49_N89
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\);

-- Location: IOCONFIG_X89_Y56_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y56_N85
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(5),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y56_N86
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(6),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\);

-- Location: LEVELINGDELAYCHAIN_X89_Y69_N5
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "dq",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y56_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dq",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\);

-- Location: DDIOOUTCELL_X89_Y56_N87
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\);

-- Location: DELAYCHAIN_X89_Y56_N89
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\);

-- Location: TERMINATIONLOGIC_X89_Y69_N7
\HPS_DDR3_DM[0]~_s2p_logic_blk\ : cyclonev_termination_logic
PORT MAP (
	serdata => \u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout\(0),
	parallelterminationcontrol => \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\,
	seriesterminationcontrol => \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\);

-- Location: IOCONFIG_X89_Y63_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y63_N85
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y63_N86
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y63_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dq",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\);

-- Location: DDIOOUTCELL_X89_Y63_N87
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\);

-- Location: DELAYCHAIN_X89_Y63_N89
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\);

-- Location: CLKPHASESELECT_X89_Y71_N4
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\(0));

-- Location: DDIOOUTCELL_X89_Y73_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\(1),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\(0),
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\(0),
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout\(0));

-- Location: PSEUDODIFFOUT_X89_Y73_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout\(0),
	oein => GND,
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o\(0),
	obar => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar\(0),
	oeout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout\(0),
	oebout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout\(0));

-- Location: DDIOOUT_X89_Y66_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y66_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y66_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y66_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\);

-- Location: DDIOOUT_X89_Y66_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(1),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\);

-- Location: DDIOOECELL_X89_Y66_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y66_N27
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y63_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(1),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\);

-- Location: DDIOOECELL_X89_Y63_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\ : cyclonev_ddio_oe
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	disable_second_level_register => "true",
	power_up => "low",
	sync_mode => "none")
-- pragma translate_on
PORT MAP (
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	octreadcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\);

-- Location: DELAYCHAIN_X89_Y63_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\);

-- Location: DDIOOUT_X89_Y66_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(5),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y66_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(6),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y66_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y66_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\);

-- Location: DDIOOUT_X89_Y66_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(2),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\);

-- Location: DDIOOECELL_X89_Y66_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y66_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y66_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(11),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(9),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y66_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(10),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(8),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y66_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y66_N49
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\);

-- Location: DDIOOUT_X89_Y66_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(5),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\);

-- Location: DDIOOECELL_X89_Y66_N42
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y66_N44
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y65_N62
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(15),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(13),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y65_N63
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(14),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(12),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y65_N64
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y65_N66
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\);

-- Location: DDIOOUT_X89_Y65_N58
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(6),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\);

-- Location: DDIOOECELL_X89_Y65_N59
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y65_N61
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y64_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(19),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(17),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y64_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(18),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(16),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y64_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y64_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\);

-- Location: DDIOOUT_X89_Y64_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(9),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(8),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\);

-- Location: DDIOOECELL_X89_Y64_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y64_N27
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y64_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(23),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(21),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y64_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(22),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(20),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y64_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y64_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\);

-- Location: DDIOOUT_X89_Y64_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(11),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(10),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\);

-- Location: DDIOOECELL_X89_Y64_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y64_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y64_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(27),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(25),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y64_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(26),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(24),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y64_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y64_N49
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\);

-- Location: DDIOOUT_X89_Y64_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(13),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(12),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\);

-- Location: DDIOOECELL_X89_Y64_N42
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y64_N44
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y63_N102
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(31),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(29),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y63_N103
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(30),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(28),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y63_N104
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y63_N106
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\);

-- Location: DDIOOUT_X89_Y63_N98
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(15),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(14),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\);

-- Location: DDIOOECELL_X89_Y63_N99
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y63_N101
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y59_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(39),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(37),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y59_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(38),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(36),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y59_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y59_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\);

-- Location: DDIOOUT_X89_Y59_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(19),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(18),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\);

-- Location: DDIOOECELL_X89_Y59_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y59_N27
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y56_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(2),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\);

-- Location: DDIOOECELL_X89_Y56_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\ : cyclonev_ddio_oe
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	disable_second_level_register => "true",
	power_up => "low",
	sync_mode => "none")
-- pragma translate_on
PORT MAP (
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	octreadcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\);

-- Location: DELAYCHAIN_X89_Y56_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\);

-- Location: DDIOOUT_X89_Y59_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(43),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(41),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y59_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(42),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(40),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y59_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y59_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\);

-- Location: DDIOOUT_X89_Y59_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(21),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(20),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\);

-- Location: DDIOOECELL_X89_Y59_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y59_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y59_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(47),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(45),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y59_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(46),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(44),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y59_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y59_N49
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\);

-- Location: DDIOOUT_X89_Y59_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(23),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(22),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\);

-- Location: DDIOOECELL_X89_Y59_N42
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y59_N44
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y58_N62
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(51),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(49),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y58_N63
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(50),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(48),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y58_N64
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y58_N66
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\);

-- Location: DDIOOUT_X89_Y58_N58
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(25),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(24),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\);

-- Location: DDIOOECELL_X89_Y58_N59
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y58_N61
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y57_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(55),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(53),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y57_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(54),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(52),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y57_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y57_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\);

-- Location: DDIOOUT_X89_Y57_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(27),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(26),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\);

-- Location: DDIOOECELL_X89_Y57_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y57_N27
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y57_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(59),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(57),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y57_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(58),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(56),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y57_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y57_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\);

-- Location: DDIOOUT_X89_Y57_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(29),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(28),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\);

-- Location: DDIOOECELL_X89_Y57_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y57_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y57_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(63),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(61),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y57_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(62),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(60),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y57_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y57_N49
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\);

-- Location: DDIOOUT_X89_Y57_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(31),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(30),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\);

-- Location: DDIOOECELL_X89_Y57_N42
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y57_N44
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y56_N102
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(67),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(65),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y56_N103
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(66),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(64),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y56_N104
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y56_N106
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\);

-- Location: DDIOOUT_X89_Y56_N98
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(33),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(32),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\);

-- Location: DDIOOECELL_X89_Y56_N99
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y56_N101
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y52_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(75),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(73),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y52_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(74),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(72),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y52_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y52_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\);

-- Location: DDIOOUT_X89_Y52_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(37),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(36),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\);

-- Location: DDIOOECELL_X89_Y52_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y52_N27
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y49_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(5),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\);

-- Location: DDIOOECELL_X89_Y49_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\ : cyclonev_ddio_oe
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	disable_second_level_register => "true",
	power_up => "low",
	sync_mode => "none")
-- pragma translate_on
PORT MAP (
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	octreadcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\);

-- Location: DELAYCHAIN_X89_Y49_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\);

-- Location: DDIOOUT_X89_Y52_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(79),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(77),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y52_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(78),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(76),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y52_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y52_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\);

-- Location: DDIOOUT_X89_Y52_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(39),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(38),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\);

-- Location: DDIOOECELL_X89_Y52_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y52_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y52_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(83),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(81),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y52_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(82),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(80),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y52_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y52_N49
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\);

-- Location: DDIOOUT_X89_Y52_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(41),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(40),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\);

-- Location: DDIOOECELL_X89_Y52_N42
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y52_N44
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y51_N62
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(87),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(85),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y51_N63
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(86),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(84),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y51_N64
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y51_N66
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\);

-- Location: DDIOOUT_X89_Y51_N58
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(43),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(42),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\);

-- Location: DDIOOECELL_X89_Y51_N59
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y51_N61
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y50_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(91),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(89),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y50_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(90),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(88),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y50_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y50_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\);

-- Location: DDIOOUT_X89_Y50_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(45),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(44),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\);

-- Location: DDIOOECELL_X89_Y50_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y50_N27
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y50_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(95),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(93),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y50_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(94),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(92),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y50_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y50_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\);

-- Location: DDIOOUT_X89_Y50_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(47),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(46),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\);

-- Location: DDIOOECELL_X89_Y50_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y50_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y50_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(99),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(97),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y50_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(98),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(96),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y50_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y50_N49
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\);

-- Location: DDIOOUT_X89_Y50_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(49),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(48),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\);

-- Location: DDIOOECELL_X89_Y50_N42
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y50_N44
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y49_N102
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(103),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(101),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y49_N103
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(102),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(100),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y49_N104
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y49_N106
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\);

-- Location: DDIOOUT_X89_Y49_N98
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(51),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(50),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\);

-- Location: DDIOOECELL_X89_Y49_N99
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y49_N101
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y45_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(111),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(109),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y45_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(110),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(108),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y45_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y45_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\);

-- Location: DDIOOUT_X89_Y45_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(55),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(54),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\);

-- Location: DDIOOECELL_X89_Y45_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y45_N27
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y42_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(6),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\);

-- Location: DDIOOECELL_X89_Y42_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\ : cyclonev_ddio_oe
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	disable_second_level_register => "true",
	power_up => "low",
	sync_mode => "none")
-- pragma translate_on
PORT MAP (
	oe => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	octreadcontrol => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\);

-- Location: DELAYCHAIN_X89_Y42_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\);

-- Location: DDIOOUT_X89_Y45_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(115),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(113),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y45_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(114),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(112),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y45_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y45_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\);

-- Location: DDIOOUT_X89_Y45_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(57),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(56),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\);

-- Location: DDIOOECELL_X89_Y45_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y45_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y45_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(119),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(117),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y45_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(118),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(116),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y45_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y45_N49
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\);

-- Location: DDIOOUT_X89_Y45_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(59),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(58),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\);

-- Location: DDIOOECELL_X89_Y45_N42
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y45_N44
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y44_N62
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(123),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(121),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y44_N63
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(122),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(120),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y44_N64
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y44_N66
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\);

-- Location: DDIOOUT_X89_Y44_N58
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(61),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(60),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\);

-- Location: DDIOOECELL_X89_Y44_N59
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y44_N61
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y43_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(127),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(125),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y43_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(126),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(124),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y43_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y43_N32
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\);

-- Location: DDIOOUT_X89_Y43_N24
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(63),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(62),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\);

-- Location: DDIOOECELL_X89_Y43_N25
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y43_N27
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y43_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(131),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(129),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y43_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(130),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(128),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y43_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y43_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\);

-- Location: DDIOOUT_X89_Y43_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(65),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(64),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\);

-- Location: DDIOOECELL_X89_Y43_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y43_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y43_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(135),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(133),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y43_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(134),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(132),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y43_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y43_N49
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\);

-- Location: DDIOOUT_X89_Y43_N41
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(67),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(66),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\);

-- Location: DDIOOECELL_X89_Y43_N42
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y43_N44
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y42_N102
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(139),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(137),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y42_N103
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(138),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(136),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y42_N104
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y42_N106
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\);

-- Location: DDIOOUT_X89_Y42_N98
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(69),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(68),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\);

-- Location: DDIOOECELL_X89_Y42_N99
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y42_N101
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y65_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\);

-- Location: DDIOOUT_X89_Y65_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\);

-- Location: DDIOOUTCELL_X89_Y65_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\);

-- Location: IOCONFIG_X89_Y63_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DELAYCHAIN_X89_Y65_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\);

-- Location: DDIOOUT_X89_Y65_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(1),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\);

-- Location: DDIOOECELL_X89_Y65_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y65_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\);

-- Location: PSEUDODIFFOUT_X89_Y65_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\,
	oein => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\,
	dtcin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	obar => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oeout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\,
	oebout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\,
	dtc => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	dtcbar => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\);

-- Location: DDIOOUT_X89_Y58_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(5),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\);

-- Location: DDIOOUT_X89_Y58_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(6),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\);

-- Location: DDIOOUTCELL_X89_Y58_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\);

-- Location: IOCONFIG_X89_Y56_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DELAYCHAIN_X89_Y58_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\);

-- Location: DDIOOUT_X89_Y58_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(2),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\);

-- Location: DDIOOECELL_X89_Y58_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y58_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\);

-- Location: PSEUDODIFFOUT_X89_Y58_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\,
	oein => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\,
	dtcin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	obar => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oeout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\,
	oebout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\,
	dtc => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	dtcbar => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\);

-- Location: DDIOOUT_X89_Y51_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(11),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(9),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\);

-- Location: DDIOOUT_X89_Y51_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(10),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(8),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\);

-- Location: DDIOOUTCELL_X89_Y51_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\);

-- Location: IOCONFIG_X89_Y49_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DELAYCHAIN_X89_Y51_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\);

-- Location: DDIOOUT_X89_Y51_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(5),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\);

-- Location: DDIOOECELL_X89_Y51_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y51_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\);

-- Location: PSEUDODIFFOUT_X89_Y51_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\,
	oein => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\,
	dtcin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	obar => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oeout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\,
	oebout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\,
	dtc => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	dtcbar => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\);

-- Location: DDIOOUT_X89_Y44_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(15),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(13),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\);

-- Location: DDIOOUT_X89_Y44_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(14),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(12),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\);

-- Location: DDIOOUTCELL_X89_Y44_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\);

-- Location: IOCONFIG_X89_Y42_N35
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\,
	outputenabledelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DELAYCHAIN_X89_Y44_N15
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\);

-- Location: DDIOOUT_X89_Y44_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(6),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\);

-- Location: DDIOOECELL_X89_Y44_N8
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	d => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y44_N10
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\,
	delayctrlin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\);

-- Location: PSEUDODIFFOUT_X89_Y44_N6
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\,
	oein => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\,
	dtcin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	o => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	obar => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oeout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\,
	oebout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\,
	dtc => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	dtcbar => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\);

-- Location: IOIBUF_X74_Y81_N8
\HPS_SPIM_MISO~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_SPIM_MISO,
	o => \HPS_SPIM_MISO~input_o\);

-- Location: HPSPERIPHERALSPIMASTER_X87_Y53_N111
\u0|hps_0|hps_io|border|spim1_inst\ : cyclonev_hps_peripheral_spi_master
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	spi_master_rxd => \HPS_SPIM_MISO~input_o\,
	spi_master_sclk => \u0|hps_0|hps_io|border|spim1_inst~O_SPI_MASTER_SCLK\,
	spi_master_ss_0_n => \u0|hps_0|hps_io|border|spim1_inst~O_SPI_MASTER_SS_0_N\,
	spi_master_txd => \u0|hps_0|hps_io|border|intermediate\(36),
	spi_master_ssi_oe_n => \u0|hps_0|hps_io|border|intermediate\(37));

-- Location: IOIBUF_X68_Y81_N5
\HPS_ENET_RX_CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_ENET_RX_CLK,
	o => \HPS_ENET_RX_CLK~input_o\);

-- Location: IOIBUF_X68_Y81_N2
\HPS_ENET_RX_DV~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_ENET_RX_DV,
	o => \HPS_ENET_RX_DV~input_o\);

-- Location: IOIBUF_X69_Y81_N5
\u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_ENET_MDIO,
	o => \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input_o\);

-- Location: IOIBUF_X69_Y81_N8
\HPS_ENET_RX_DATA[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_ENET_RX_DATA(0),
	o => \HPS_ENET_RX_DATA[0]~input_o\);

-- Location: IOIBUF_X68_Y81_N11
\HPS_ENET_RX_DATA[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_ENET_RX_DATA(1),
	o => \HPS_ENET_RX_DATA[1]~input_o\);

-- Location: IOIBUF_X66_Y81_N2
\HPS_ENET_RX_DATA[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_ENET_RX_DATA(2),
	o => \HPS_ENET_RX_DATA[2]~input_o\);

-- Location: IOIBUF_X66_Y81_N8
\HPS_ENET_RX_DATA[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_ENET_RX_DATA(3),
	o => \HPS_ENET_RX_DATA[3]~input_o\);

-- Location: HPSPERIPHERALEMAC_X77_Y39_N111
\u0|hps_0|hps_io|border|emac1_inst\ : cyclonev_hps_peripheral_emac
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	emac_clk_rx => \HPS_ENET_RX_CLK~input_o\,
	emac_phy_rxdv => \HPS_ENET_RX_DV~input_o\,
	emac_gmii_mdo_i => \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input_o\,
	emac_phy_rxd => \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_RXD_bus\,
	emac_clk_tx => \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_CLK_TX\,
	emac_phy_tx_oe => \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_PHY_TX_OE\,
	emac_gmii_mdo_o => \u0|hps_0|hps_io|border|intermediate\(0),
	emac_gmii_mdo_oe => \u0|hps_0|hps_io|border|intermediate\(1),
	emac_gmii_mdc => \u0|hps_0|hps_io|border|emac1_inst~O_EMAC_GMII_MDC\,
	emac_phy_txd => \u0|hps_0|hps_io|border|emac1_inst_EMAC_PHY_TXD_bus\);

-- Location: IOIBUF_X66_Y81_N11
\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_FLASH_DATA(0),
	o => \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input_o\);

-- Location: IOIBUF_X63_Y81_N2
\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_FLASH_DATA(1),
	o => \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input_o\);

-- Location: IOIBUF_X63_Y81_N8
\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_FLASH_DATA(2),
	o => \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input_o\);

-- Location: IOIBUF_X63_Y81_N5
\u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_FLASH_DATA(3),
	o => \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input_o\);

-- Location: HPSPERIPHERALQSPI_X87_Y58_N111
\u0|hps_0|hps_io|border|qspi_inst\ : cyclonev_hps_peripheral_qspi
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	qspi_mi0 => \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input_o\,
	qspi_mi1 => \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input_o\,
	qspi_mi2 => \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input_o\,
	qspi_mi3 => \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input_o\,
	qspi_sclk => \u0|hps_0|hps_io|border|qspi_inst~O_QSPI_SCLK\,
	qspi_mo0 => \u0|hps_0|hps_io|border|intermediate\(2),
	qspi_mo1 => \u0|hps_0|hps_io|border|intermediate\(4),
	qspi_mo2 => \u0|hps_0|hps_io|border|intermediate\(6),
	qspi_mo3 => \u0|hps_0|hps_io|border|intermediate\(8),
	qspi_ss_n => \u0|hps_0|hps_io|border|qspi_inst_QSPI_SS_N_bus\,
	qspi_mo_en_n => \u0|hps_0|hps_io|border|qspi_inst_QSPI_MO_EN_N_bus\);

-- Location: IOIBUF_X58_Y81_N2
\u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_SD_CMD,
	o => \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input_o\);

-- Location: IOIBUF_X58_Y81_N5
\u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_SD_DATA(0),
	o => \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input_o\);

-- Location: IOIBUF_X58_Y81_N11
\u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_SD_DATA(1),
	o => \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input_o\);

-- Location: IOIBUF_X55_Y81_N5
\u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_SD_DATA(2),
	o => \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input_o\);

-- Location: IOIBUF_X55_Y81_N11
\u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_SD_DATA(3),
	o => \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input_o\);

-- Location: HPSPERIPHERALSDMMC_X87_Y39_N111
\u0|hps_0|hps_io|border|sdio_inst\ : cyclonev_hps_peripheral_sdmmc
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	sdmmc_cmd_i => \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input_o\,
	sdmmc_data_i => \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_I_bus\,
	sdmmc_pwr_en => \u0|hps_0|hps_io|border|sdio_inst~O_SDMMC_PWR_EN\,
	sdmmc_cclk => \u0|hps_0|hps_io|border|sdio_inst~sdmmc_cclk\,
	sdmmc_cmd_o => \u0|hps_0|hps_io|border|intermediate\(10),
	sdmmc_cmd_oe => \u0|hps_0|hps_io|border|intermediate\(11),
	sdmmc_data_oe => \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_OE_bus\,
	sdmmc_data_o => \u0|hps_0|hps_io|border|sdio_inst_SDMMC_DATA_O_bus\);

-- Location: IOIBUF_X52_Y81_N5
\HPS_USB_CLKOUT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_CLKOUT,
	o => \HPS_USB_CLKOUT~input_o\);

-- Location: IOIBUF_X49_Y81_N1
\HPS_USB_DIR~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_DIR,
	o => \HPS_USB_DIR~input_o\);

-- Location: IOIBUF_X49_Y81_N7
\HPS_USB_NXT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_NXT,
	o => \HPS_USB_NXT~input_o\);

-- Location: IOIBUF_X54_Y81_N8
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_DATA(0),
	o => \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input_o\);

-- Location: IOIBUF_X54_Y81_N5
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_DATA(1),
	o => \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input_o\);

-- Location: IOIBUF_X54_Y81_N11
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_DATA(2),
	o => \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input_o\);

-- Location: IOIBUF_X53_Y81_N2
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_DATA(3),
	o => \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input_o\);

-- Location: IOIBUF_X53_Y81_N8
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_DATA(4),
	o => \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input_o\);

-- Location: IOIBUF_X53_Y81_N5
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_DATA(5),
	o => \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input_o\);

-- Location: IOIBUF_X53_Y81_N11
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_DATA(6),
	o => \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input_o\);

-- Location: IOIBUF_X52_Y81_N2
\u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_USB_DATA(7),
	o => \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input_o\);

-- Location: HPSPERIPHERALUSB_X55_Y39_N111
\u0|hps_0|hps_io|border|usb1_inst\ : cyclonev_hps_peripheral_usb
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	usb_ulpi_clk => \HPS_USB_CLKOUT~input_o\,
	usb_ulpi_dir => \HPS_USB_DIR~input_o\,
	usb_ulpi_nxt => \HPS_USB_NXT~input_o\,
	usb_ulpi_data_i => \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_I_bus\,
	usb_ulpi_stp => \u0|hps_0|hps_io|border|usb1_inst~usb_ulpi_stp\,
	usb_ulpi_data_o => \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_O_bus\,
	usb_ulpi_data_oe => \u0|hps_0|hps_io|border|usb1_inst_USB_ULPI_DATA_OE_bus\);

-- Location: IOIBUF_X77_Y81_N2
\u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_I2C1_SCLK,
	o => \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input_o\);

-- Location: IOIBUF_X78_Y81_N11
\u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_I2C1_SDAT,
	o => \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input_o\);

-- Location: HPSPERIPHERALI2C_X87_Y67_N111
\u0|hps_0|hps_io|border|i2c0_inst\ : cyclonev_hps_peripheral_i2c
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	i2c_clk => \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input_o\,
	i2c_data => \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input_o\,
	i2c_clk_oe => \u0|hps_0|hps_io|border|intermediate\(39),
	i2c_data_oe => \u0|hps_0|hps_io|border|intermediate\(38));

-- Location: IOIBUF_X78_Y81_N2
\u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_I2C2_SCLK,
	o => \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input_o\);

-- Location: IOIBUF_X79_Y81_N11
\u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_I2C2_SDAT,
	o => \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input_o\);

-- Location: HPSPERIPHERALI2C_X87_Y65_N111
\u0|hps_0|hps_io|border|i2c1_inst\ : cyclonev_hps_peripheral_i2c
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	i2c_clk => \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input_o\,
	i2c_data => \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input_o\,
	i2c_clk_oe => \u0|hps_0|hps_io|border|intermediate\(41),
	i2c_data_oe => \u0|hps_0|hps_io|border|intermediate\(40));

-- Location: IOIBUF_X52_Y81_N8
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_CONV_USB_N,
	o => \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input_o\);

-- Location: IOIBUF_X60_Y81_N8
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_ENET_INT_N,
	o => \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input_o\);

-- Location: IOIBUF_X57_Y81_N2
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_LTC_GPIO,
	o => \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input_o\);

-- Location: IOIBUF_X79_Y81_N2
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_I2C_CONTROL,
	o => \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input_o\);

-- Location: IOIBUF_X78_Y81_N8
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_LED,
	o => \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o\);

-- Location: IOIBUF_X78_Y81_N5
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_KEY,
	o => \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o\);

-- Location: IOIBUF_X76_Y81_N8
\u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_GSENSOR_INT,
	o => \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input_o\);

-- Location: HPSPERIPHERALGPIO_X87_Y74_N111
\u0|hps_0|hps_io|border|gpio_inst\ : cyclonev_hps_peripheral_gpio
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	gpio0_porta_i => \u0|hps_0|hps_io|border|gpio_inst_GPIO0_PORTA_I_bus\,
	gpio2_porta_i => \u0|hps_0|hps_io|border|gpio_inst_GPIO2_PORTA_I_bus\,
	gpio1_porta_i => \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_I_bus\,
	gpio1_porta_o => \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\,
	gpio0_porta_oe => \u0|hps_0|hps_io|border|gpio_inst_GPIO0_PORTA_OE_bus\,
	gpio2_porta_o => \u0|hps_0|hps_io|border|gpio_inst_GPIO2_PORTA_O_bus\,
	gpio0_porta_o => \u0|hps_0|hps_io|border|gpio_inst_GPIO0_PORTA_O_bus\,
	gpio2_porta_oe => \u0|hps_0|hps_io|border|gpio_inst_GPIO2_PORTA_OE_bus\,
	gpio1_porta_oe => \u0|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\,
	loanio0_i => \u0|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X43_Y39_N6
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: HPSINTERFACECLOCKSRESETS_X52_Y78_N111
\u0|hps_0|fpga_interfaces|clocks_resets\ : cyclonev_hps_interface_clocks_resets
-- pragma translate_off
GENERIC MAP (
	h2f_user0_clk_freq => 100,
	h2f_user1_clk_freq => 100,
	h2f_user2_clk_freq => 100)
-- pragma translate_on
PORT MAP (
	f2h_cold_rst_req_n => GND,
	f2h_dbg_rst_req_n => GND,
	f2h_pending_rst_ack => VCC,
	f2h_warm_rst_req_n => GND,
	h2f_cold_rst_n => \u0|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n\,
	h2f_rst_n => \u0|hps_0|fpga_interfaces|h2f_rst_n\(0));

-- Location: CLKCTRL_G10
\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \u0|hps_0|fpga_interfaces|h2f_rst_n\(0),
	outclk => \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk\);

-- Location: FF_X43_Y39_N8
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LABCELL_X43_Y39_N12
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X43_Y39_N13
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LABCELL_X43_Y42_N57
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X43_Y42_N59
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: MLABCELL_X47_Y44_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout\);

-- Location: FF_X47_Y44_N7
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\);

-- Location: FF_X46_Y43_N11
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q\);

-- Location: LABCELL_X46_Y43_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][32]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(32),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout\);

-- Location: FF_X47_Y44_N47
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q\);

-- Location: MLABCELL_X47_Y44_N45
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][33]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(33),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LABCELL_X42_Y43_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~1_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~feeder_combout\);

-- Location: FF_X42_Y43_N37
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\);

-- Location: FF_X50_Y42_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q\);

-- Location: FF_X50_Y42_N17
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]~q\);

-- Location: FF_X50_Y44_N11
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q\);

-- Location: FF_X50_Y44_N38
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q\);

-- Location: FF_X50_Y42_N53
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q\);

-- Location: FF_X50_Y42_N8
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q\);

-- Location: FF_X50_Y44_N44
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q\);

-- Location: FF_X46_Y44_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q\);

-- Location: LABCELL_X46_Y42_N0
\u0|mm_interconnect_0|cmd_mux|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0) & (\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))) # 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0)) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0) & (\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001101010101010101110101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARVALID\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WVALID\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWVALID\(0),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\);

-- Location: FF_X45_Y43_N19
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE_q\);

-- Location: HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
\u0|hps_0|fpga_interfaces|hps2fpga_light_weight\ : cyclonev_hps_interface_hps2fpga_light_weight
PORT MAP (
	arready => \u0|mm_interconnect_0|cmd_mux|sink1_ready~combout\,
	awready => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout\,
	bvalid => \u0|mm_interconnect_0|rsp_demux|src0_valid~1_combout\,
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	rlast => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout\,
	rvalid => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	wready => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	bid => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_BID_bus\,
	bresp => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_BRESP_bus\,
	rdata => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_RDATA_bus\,
	rid => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_RID_bus\,
	rresp => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_RRESP_bus\,
	arvalid => \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0),
	awvalid => \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0),
	bready => \u0|hps_0|fpga_interfaces|h2f_lw_BREADY\(0),
	rready => \u0|hps_0|fpga_interfaces|h2f_lw_RREADY\(0),
	wlast => \u0|hps_0|fpga_interfaces|h2f_lw_WLAST\(0),
	wvalid => \u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0),
	araddr => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus\,
	arburst => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus\,
	arid => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus\,
	arlen => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus\,
	arsize => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus\,
	awaddr => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus\,
	awburst => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus\,
	awid => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus\,
	awlen => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus\,
	awsize => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus\,
	wdata => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus\,
	wstrb => \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus\);

-- Location: LABCELL_X45_Y42_N27
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout\ = !\u0|hps_0|fpga_interfaces|h2f_lw_WLAST\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WLAST\(0),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout\);

-- Location: LABCELL_X46_Y41_N9
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X46_Y41_N11
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LABCELL_X46_Y41_N15
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = ( \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X46_Y41_N16
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X46_Y42_N56
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	clrn => \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X45_Y42_N29
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\);

-- Location: LABCELL_X45_Y42_N9
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits\(1) = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(1) & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(2),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(1),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits\(1));

-- Location: LABCELL_X45_Y42_N54
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\ = (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(0) & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(1),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(2),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\);

-- Location: LABCELL_X45_Y42_N0
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout\ = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\ ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & 
-- ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0)))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0))) ) + ( !VCC ))
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2\ = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\ ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & 
-- ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0)))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\,
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(0),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~0_combout\,
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(0),
	cin => GND,
	sumout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout\,
	cout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2\);

-- Location: LABCELL_X45_Y42_N30
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout\ = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\ ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & 
-- (((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0) & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\)))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0))) ) + ( !VCC ))
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2\ = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\ ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & 
-- (((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0) & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\)))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\,
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(0),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~0_combout\,
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~0_combout\,
	cin => GND,
	sumout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout\,
	cout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2\);

-- Location: LABCELL_X48_Y42_N12
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout\ = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & 
-- (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2) & !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(3),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(1),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(2),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(2),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(1),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout\);

-- Location: LABCELL_X43_Y42_N15
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0) & ( 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1) & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout\) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_LessThan10~0_combout\,
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\);

-- Location: LABCELL_X45_Y42_N39
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1_combout\ = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & 
-- (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\ & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0)))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\ & 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout\))))) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout\)))) ) ) # ( 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\ & 
-- ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0)))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\ & 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout\))))) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add1~1_sumout\,
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add0~1_sumout\,
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(0),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Selector20~0_combout\,
	datae => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\,
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(0),
	datag => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(0),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1_combout\);

-- Location: FF_X45_Y42_N40
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0));

-- Location: LABCELL_X45_Y42_N33
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout\ = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout\ ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & 
-- ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits\(1)))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(1))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\,
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(1),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~1_combout\,
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_aligned_address_bits\(1),
	cin => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2\,
	sumout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout\);

-- Location: LABCELL_X43_Y42_N48
\u0|mm_interconnect_0|cmd_mux|src_data[71]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\ = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout\ & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(0) & 
-- \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1)) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout\ & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1) ) ) ) # ( 
-- !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout\ & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(0),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(1),
	datae => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_LessThan10~0_combout\,
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\);

-- Location: LABCELL_X45_Y42_N3
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout\ = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(1)))) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(1))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout\ ) + ( 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\,
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(1),
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~1_combout\,
	cin => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2\,
	sumout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout\);

-- Location: LABCELL_X45_Y42_N42
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout\ = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & 
-- (((!\u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\ & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(1))) # (\u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\ & 
-- ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout\)))))) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout\)) ) ) # ( 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & (((!\u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\ & 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(1))) # (\u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\ & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout\)))))) # 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000011000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add0~5_sumout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~0_combout\,
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(1),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Add1~5_sumout\,
	datae => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\,
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(0),
	datag => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(1),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout\);

-- Location: FF_X45_Y42_N43
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(1));

-- Location: LABCELL_X45_Y42_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(1) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(1) & ( 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(1))) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(1)))))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(1) & ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(1))) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(1)))))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(1) & ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(1))) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000100000001010100010000000101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(1),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\,
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(1),
	datae => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARADDR\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout\);

-- Location: LABCELL_X48_Y42_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2) & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1)))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & ( 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2) & ((\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2) & ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1) & ((\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))) ) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2) & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000001001100000001000000110101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(2),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(1),
	datae => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(2),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout\);

-- Location: LABCELL_X50_Y41_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout\ & ( \u0|mm_interconnect_0|cmd_mux|src_data\(77) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~1_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout\);

-- Location: LABCELL_X50_Y41_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(77) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~1_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout\);

-- Location: LABCELL_X50_Y41_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout\ = (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & \u0|mm_interconnect_0|cmd_mux|src_data\(77)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout\);

-- Location: LABCELL_X50_Y41_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~1_sumout\ = SUM(( (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout\) ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~2\ = CARRY(( (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout\) ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~3_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~2_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~1_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~1_combout\,
	cin => GND,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~1_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~2\);

-- Location: LABCELL_X46_Y42_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\);

-- Location: FF_X50_Y41_N32
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~1_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(0));

-- Location: FF_X45_Y42_N28
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\);

-- Location: LABCELL_X45_Y42_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(0) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0))))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(0) & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(0) & ( 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0)))) ) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR\(0) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR\(0) & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst\(0) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000011110000001101010101010101110101111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_address_burst\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\,
	datae => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWADDR\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARADDR\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout\);

-- Location: LABCELL_X50_Y41_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( \u0|mm_interconnect_0|cmd_mux|src_data\(78) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(0) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( 
-- \u0|mm_interconnect_0|cmd_mux|src_data\(78) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(0) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) ) # ( 
-- \u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(0) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) 
-- ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout\)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_address_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\);

-- Location: LABCELL_X50_Y41_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~5_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ ) + ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout\))) ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~3_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~2_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~4_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~3_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~1_combout\,
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~2\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~5_sumout\);

-- Location: FF_X50_Y41_N35
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~5_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(1));

-- Location: LABCELL_X50_Y41_N15
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(1) & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg\(1) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000001111100011110000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~2_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_address_reg\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\);

-- Location: LABCELL_X46_Y42_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ 
-- & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[71]~9_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(1) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[71]~9_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(1) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_burstwrap_reg\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~9_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~3_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout\);

-- Location: LABCELL_X46_Y44_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\) # ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\)))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\) # 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011110000111110101111000011111011111100001111101111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\);

-- Location: FF_X46_Y42_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(1));

-- Location: LABCELL_X43_Y42_N36
\u0|mm_interconnect_0|cmd_mux|src_data[71]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[71]~4_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout\ & !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1))) # 
-- (\u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\)) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001111111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add4~5_sumout\,
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(1),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(0),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[71]~4_combout\);

-- Location: FF_X46_Y44_N49
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset\(0),
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y44_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout\);

-- Location: FF_X47_Y44_N19
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0));

-- Location: LABCELL_X46_Y42_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout\ = SUM(( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE_q\ ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2\ = CARRY(( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE_q\ ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg_dly[0]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	cin => GND,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2\);

-- Location: LABCELL_X46_Y42_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout\ = SUM(( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly\(1) ) + ( GND ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg_dly\(1),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout\);

-- Location: LABCELL_X48_Y42_N6
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout\ = (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1) & (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(0) & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(1),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(2),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout\);

-- Location: LABCELL_X48_Y42_N9
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout\ = (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1) & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(0) & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(1),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(0),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(2),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout\);

-- Location: MLABCELL_X47_Y42_N30
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout\ = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout\ ) + ( VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2\ = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder1~0_combout\,
	cin => GND,
	sumout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout\,
	cout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2\);

-- Location: MLABCELL_X47_Y42_N33
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout\ = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout\ ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder1~1_combout\,
	cin => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2\,
	sumout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout\);

-- Location: LABCELL_X48_Y42_N33
\u0|mm_interconnect_0|cmd_mux|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1) & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2) & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1) & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(3) & 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(2),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(1),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(3),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(2),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\);

-- Location: LABCELL_X46_Y42_N45
\u0|mm_interconnect_0|cmd_mux|src_data[71]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[71]~2_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(0)) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~4_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[71]~2_combout\);

-- Location: LABCELL_X46_Y42_N15
\u0|mm_interconnect_0|cmd_mux|src_data[71]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[71]~3_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1) & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout\)) # 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1) & ((!\u0|mm_interconnect_0|cmd_mux|src_data[71]~2_combout\)))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111111100110111011111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add5~5_sumout\,
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~2_combout\,
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[71]~3_combout\);

-- Location: LABCELL_X46_Y42_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset\(1) = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ 
-- & ( ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout\ & ((\u0|mm_interconnect_0|cmd_mux|src_data[71]~3_combout\) # (\u0|mm_interconnect_0|cmd_mux|src_data[71]~4_combout\)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(1)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(1) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & ( ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout\ & 
-- ((\u0|mm_interconnect_0|cmd_mux|src_data[71]~3_combout\) # (\u0|mm_interconnect_0|cmd_mux|src_data[71]~4_combout\)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(1)) ) ) ) 
-- # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(1) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(1)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(1) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010111110101111101010111010111110101011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~4_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add0~5_sumout\,
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~3_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_burstwrap_reg\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset\(1));

-- Location: FF_X46_Y42_N50
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset\(1),
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly\(1));

-- Location: FF_X46_Y42_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]~q\);

-- Location: LABCELL_X46_Y42_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg_dly\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][10]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout\);

-- Location: LABCELL_X43_Y43_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~13_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~feeder_combout\);

-- Location: FF_X43_Y43_N13
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\);

-- Location: LABCELL_X43_Y43_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout\)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][10]~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_first_packet_beat~combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][9]~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_out_data[0]~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout\);

-- Location: LABCELL_X45_Y42_N57
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout\ = (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(0) & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(2),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout\);

-- Location: LABCELL_X43_Y42_N30
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout\ = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\ ) + ( VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2\ = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~0_combout\,
	cin => GND,
	sumout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout\,
	cout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2\);

-- Location: LABCELL_X43_Y42_N33
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout\ = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout\ ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Decoder0~1_combout\,
	cin => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2\,
	sumout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout\);

-- Location: LABCELL_X43_Y42_N39
\u0|mm_interconnect_0|cmd_mux|src_data[71]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[71]~8_combout\ = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[71]~0_combout\ & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout\) # 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100001011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add4~5_sumout\,
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~0_combout\,
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[71]~8_combout\);

-- Location: LABCELL_X46_Y42_N9
\u0|mm_interconnect_0|cmd_mux|src_data[71]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[71]~7_combout\ = (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(0) & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1) & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout\)) # 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1) & ((\u0|mm_interconnect_0|cmd_mux|src_data[71]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001100100010000000110010001000000011001000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add5~5_sumout\,
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~2_combout\,
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[71]~7_combout\);

-- Location: MLABCELL_X47_Y42_N6
\u0|mm_interconnect_0|cmd_mux|src_data[71]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[71]~9_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data[71]~7_combout\ & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & !\u0|mm_interconnect_0|cmd_mux|src_data[71]~8_combout\) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|src_data[71]~7_combout\ & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & !\u0|mm_interconnect_0|cmd_mux|src_data[71]~8_combout\)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~8_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[71]~7_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[71]~9_combout\);

-- Location: FF_X47_Y42_N4
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|src_data[71]~9_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(1));

-- Location: LABCELL_X46_Y42_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout\ = 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_burstwrap_reg\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout\);

-- Location: LABCELL_X46_Y44_N45
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout\ = (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000010101010100000001010101010000000101010101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout\);

-- Location: LABCELL_X46_Y44_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_eop_reg~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\);

-- Location: MLABCELL_X47_Y44_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ & ( ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q\) 
-- # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_IDLE~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_valid~combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout\);

-- Location: FF_X47_Y44_N23
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q\);

-- Location: MLABCELL_X47_Y44_N27
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\);

-- Location: LABCELL_X43_Y44_N51
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0_combout\);

-- Location: LABCELL_X43_Y44_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0) $ (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0_combout\) # 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1))))) ) + ( !VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0) $ (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0_combout\) # 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1))))) ) + ( !VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7\ = SHARE((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0_combout\) # 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011111111111100000000000000000001000011101111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_cp_ready~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(0),
	cin => GND,
	sharein => GND,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7\);

-- Location: LABCELL_X45_Y44_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000001000000000000000011111111111111111111000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1_combout\);

-- Location: FF_X43_Y44_N2
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0));

-- Location: LABCELL_X43_Y44_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(1),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11\);

-- Location: MLABCELL_X47_Y44_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~7_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1)))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1)))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111110000001100111100000000111111111100010011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(1),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~7_combout\);

-- Location: FF_X43_Y44_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~7_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1));

-- Location: LABCELL_X43_Y44_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(2) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(2) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(2),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15\);

-- Location: FF_X43_Y44_N8
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(2));

-- Location: LABCELL_X45_Y44_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(2) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(2) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(2) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001101000000000000000011111111111111111111111100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(2),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout\);

-- Location: LABCELL_X43_Y44_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(3) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(3) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(3),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19\);

-- Location: FF_X43_Y44_N11
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(3));

-- Location: LABCELL_X45_Y44_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(3) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(3) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(3) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001101000000000000000011111111111111111111001111110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(3),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3_combout\);

-- Location: LABCELL_X43_Y44_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(4),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23\);

-- Location: LABCELL_X45_Y44_N27
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110001000000000000000011111111111111111111111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(4),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout\);

-- Location: FF_X43_Y44_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4));

-- Location: LABCELL_X43_Y44_N15
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(5),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27\);

-- Location: LABCELL_X45_Y44_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000101000000000000000011111111111111111011101110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(5),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5_combout\);

-- Location: FF_X43_Y44_N17
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5));

-- Location: LABCELL_X43_Y44_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(6) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(6),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\);

-- Location: LABCELL_X45_Y44_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(6) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\)))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(6) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(6) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000101000000000000000011111111111111111011101110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(6),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout\);

-- Location: FF_X43_Y44_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(6));

-- Location: LABCELL_X45_Y44_N57
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\))) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\);

-- Location: LABCELL_X43_Y44_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(6)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001111100000001000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(1),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(6),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(5),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout\);

-- Location: LABCELL_X43_Y44_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout\ = ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[2]~4_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[3]~3_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[0]~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt[4]~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout\);

-- Location: LABCELL_X46_Y44_N27
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_eop_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\);

-- Location: LABCELL_X43_Y44_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout\ & 
-- ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~17_sumout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~21_sumout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~5_sumout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~9_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~13_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout\);

-- Location: LABCELL_X43_Y44_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\))) ) 
-- ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000111011100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~1_sumout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~25_sumout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector3~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~3_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_TRANS~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout\);

-- Location: FF_X43_Y44_N31
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\);

-- Location: MLABCELL_X47_Y44_N15
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\)))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000000000111000100000000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_eop_reg~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_IDLE~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout\);

-- Location: MLABCELL_X47_Y44_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_eop_reg~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_TRANS~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_valid~combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout\);

-- Location: MLABCELL_X47_Y44_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout\ & ( (\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ & (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector2~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector2~1_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout\);

-- Location: LABCELL_X43_Y44_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout\ & 
-- ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout\ 
-- & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~17_sumout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~21_sumout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~5_sumout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~25_sumout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~9_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~13_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout\);

-- Location: LABCELL_X43_Y44_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\ & ( ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout\ ) 
-- ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\ & ( ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout\ 
-- & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout\ & ( 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000111110001111100001111000011110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~1_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector3~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector2~2_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_WideOr0~2_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_TRANS~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add4~1_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout\);

-- Location: FF_X43_Y44_N26
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\);

-- Location: LABCELL_X43_Y44_N39
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\ = ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_TRANS~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\);

-- Location: LABCELL_X46_Y44_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout\ = ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000011000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_eop_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_IDLE~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout\);

-- Location: LABCELL_X46_Y44_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) # 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout\))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout\) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000001010101000000001111110111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~2_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector1~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_valid~combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout\);

-- Location: FF_X46_Y44_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\);

-- Location: LABCELL_X46_Y44_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout\)) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101011101010111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout\);

-- Location: FF_X46_Y42_N8
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout\,
	asdata => \u0|mm_interconnect_0|cmd_mux|src_data[71]~9_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg\(1));

-- Location: FF_X46_Y42_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]~q\);

-- Location: LABCELL_X46_Y42_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_burstwrap_reg\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][44]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout\);

-- Location: FF_X43_Y43_N32
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q\);

-- Location: LABCELL_X42_Y43_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][44]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][10]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\);

-- Location: FF_X47_Y44_N38
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]~q\);

-- Location: MLABCELL_X47_Y44_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) 
-- & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33)))) 
-- # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32)))))) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111100000011101010110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~2_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][85]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(33),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\,
	datag => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(32),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout\);

-- Location: FF_X45_Y43_N17
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\);

-- Location: LABCELL_X45_Y43_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0))) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][85]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\);

-- Location: LABCELL_X43_Y43_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ & 
-- ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000001010000010111001100000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][9]~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][10]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_first_packet_beat~combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\);

-- Location: LABCELL_X45_Y43_N57
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|always1~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ & ( ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_endofpacket~combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_first_packet_beat~combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|always1~0_combout\);

-- Location: FF_X42_Y43_N13
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LABCELL_X43_Y43_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout\ = SUM(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0)))))) ) + ( VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~2\ = CARRY(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0)))))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][9]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(0),
	cin => GND,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~2\);

-- Location: LABCELL_X43_Y43_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout\ = SUM(( GND ) + ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))))) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][10]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(1),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~2\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout\);

-- Location: LABCELL_X43_Y43_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1) = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add2~5_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][44]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1));

-- Location: LABCELL_X45_Y43_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & ( 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_endofpacket~combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\);

-- Location: FF_X43_Y43_N44
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LABCELL_X43_Y43_N45
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_base\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout\);

-- Location: LABCELL_X46_Y43_N51
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_first_packet_beat~combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~1_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][10]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\);

-- Location: LABCELL_X46_Y43_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~2_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(16) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & ( 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_out_data[0]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~3_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\(16),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~2_combout\);

-- Location: FF_X43_Y44_N59
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q\);

-- Location: LABCELL_X43_Y44_N57
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(6))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q\))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(6),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][42]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X42_Y44_N37
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q\);

-- Location: FF_X42_Y44_N59
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q\);

-- Location: LABCELL_X42_Y44_N57
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(5))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q\))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(5),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][41]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X42_Y44_N34
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~DUPLICATE_q\);

-- Location: FF_X42_Y44_N2
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]~q\);

-- Location: LABCELL_X42_Y44_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]~q\))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(4) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][40]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(4),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: FF_X42_Y44_N31
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q\);

-- Location: FF_X42_Y44_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q\);

-- Location: LABCELL_X42_Y44_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(3))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q\))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(3),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][39]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: FF_X42_Y44_N52
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q\);

-- Location: FF_X42_Y44_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q\);

-- Location: LABCELL_X42_Y44_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(2))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q\))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(2),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][38]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: FF_X42_Y44_N43
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q\);

-- Location: FF_X42_Y44_N56
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q\);

-- Location: LABCELL_X42_Y44_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(1))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q\))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][37]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: FF_X42_Y44_N17
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q\);

-- Location: FF_X42_Y44_N23
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q\);

-- Location: LABCELL_X42_Y44_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q\)))) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg\(0)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_UNCOMP_WR_SUBBURST~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_uncomp_byte_cnt_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][36]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: FF_X42_Y44_N7
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q\);

-- Location: LABCELL_X42_Y45_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q\ ) + ( VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~26\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][36]~q\,
	cin => GND,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~26\);

-- Location: LABCELL_X42_Y45_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~26\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~2\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][37]~q\,
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~26\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~2\);

-- Location: LABCELL_X42_Y45_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~2\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~6\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][38]~q\,
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~2\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~6\);

-- Location: LABCELL_X42_Y45_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~6\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~10\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][39]~q\,
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~6\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~10\);

-- Location: LABCELL_X42_Y45_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~10\ 
-- ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~14\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~q\,
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~10\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~14\);

-- Location: LABCELL_X42_Y45_N15
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~DUPLICATE_q\ ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~14\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~18\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~DUPLICATE_q\ ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][41]~DUPLICATE_q\,
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~14\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~18\);

-- Location: LABCELL_X42_Y45_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~18\ 
-- ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~22\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q\ ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][42]~q\,
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~18\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~22\);

-- Location: LABCELL_X42_Y45_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~22\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout\);

-- Location: LABCELL_X43_Y45_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~26\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	cin => GND,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~26\);

-- Location: LABCELL_X43_Y45_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(1) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~26\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~2\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(1) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(1),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~26\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~2\);

-- Location: LABCELL_X43_Y45_N39
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout\ & 
-- ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\) # ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101110101001010101000101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(7),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~1_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~1_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout\);

-- Location: FF_X43_Y45_N41
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(1));

-- Location: LABCELL_X43_Y45_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(2) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~2\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~6\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(2) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(2),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~2\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~6\);

-- Location: LABCELL_X43_Y45_N45
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout\ & 
-- ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\) # ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101110101001010101000101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(7),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~5_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~5_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout\);

-- Location: FF_X43_Y45_N47
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(2));

-- Location: LABCELL_X43_Y45_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(3) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~6\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~10\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(3) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(3),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~6\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~10\);

-- Location: LABCELL_X43_Y45_N51
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout\ & 
-- ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0))))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110100000000000000101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(7),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~9_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~9_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout\);

-- Location: FF_X43_Y45_N53
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(3));

-- Location: LABCELL_X43_Y45_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(4) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~10\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~14\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(4) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(4),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~10\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~14\);

-- Location: LABCELL_X43_Y45_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout\ 
-- & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\) # ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011101010101001010001010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(7),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~13_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~13_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout\);

-- Location: FF_X43_Y45_N44
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(4));

-- Location: LABCELL_X43_Y45_N15
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(5) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~14\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~18\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(5) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(5),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~14\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~18\);

-- Location: LABCELL_X43_Y45_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout\ 
-- & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0))))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101001111000000001011000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(7),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~17_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~17_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout\);

-- Location: FF_X43_Y45_N50
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(5));

-- Location: LABCELL_X43_Y45_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout\ = SUM(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(6) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~18\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~22\ = CARRY(( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(6) ) + ( VCC ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(6),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~18\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~22\);

-- Location: LABCELL_X43_Y45_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~22\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout\);

-- Location: LABCELL_X43_Y45_N57
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout\ 
-- & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\) # ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101110101001010101000101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(7),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~29_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~29_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7_combout\);

-- Location: FF_X43_Y45_N59
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7));

-- Location: LABCELL_X43_Y45_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout\ 
-- & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\) # ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011101010101001010001010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(7),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~25_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~25_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout\);

-- Location: FF_X43_Y45_N55
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0));

-- Location: LABCELL_X43_Y45_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout\ 
-- & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\) # ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011101010101001010001010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(7),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add1~21_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add0~21_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout\);

-- Location: FF_X43_Y45_N38
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(6));

-- Location: LABCELL_X43_Y45_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(2) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(5) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(6) & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(1) & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(3) & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(6),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(3),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(4),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(2),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(5),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\);

-- Location: FF_X42_Y44_N35
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q\);

-- Location: LABCELL_X42_Y44_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][39]~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][41]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][42]~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][38]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout\);

-- Location: LABCELL_X42_Y44_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][36]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][37]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout\);

-- Location: LABCELL_X42_Y44_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout\)) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~1_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~2_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][30]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\);

-- Location: LABCELL_X45_Y43_N27
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~1_combout\);

-- Location: LABCELL_X45_Y43_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always9~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\))) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000101010101010101010000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always9~0_combout\);

-- Location: FF_X46_Y43_N37
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~1_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(16));

-- Location: FF_X46_Y43_N35
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q\);

-- Location: FF_X47_Y42_N25
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|src_data\(77),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(82));

-- Location: LABCELL_X46_Y43_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(82) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(82) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][82]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(82),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: FF_X46_Y43_N47
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q\);

-- Location: FF_X46_Y43_N32
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q\);

-- Location: FF_X50_Y43_N25
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(78),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(83));

-- Location: LABCELL_X46_Y43_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(83) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(83) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][83]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(83),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout\);

-- Location: FF_X46_Y43_N55
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q\);

-- Location: FF_X46_Y43_N26
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q\);

-- Location: FF_X50_Y43_N31
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|src_data\(79),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(84));

-- Location: LABCELL_X46_Y43_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(84) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(84) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(84) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][84]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(84),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout\);

-- Location: FF_X46_Y43_N44
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q\);

-- Location: LABCELL_X46_Y43_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][82]~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][83]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][84]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\);

-- Location: LABCELL_X46_Y43_N39
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(16) & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(16) & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\)))) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(16) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000101111001000100010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~2_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_out_data[0]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\(16),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_LessThan15~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout\);

-- Location: FF_X45_Y44_N1
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\);

-- Location: LABCELL_X45_Y43_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ = (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0)) # (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\);

-- Location: LABCELL_X45_Y44_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\ & ((!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- ((!\u0|hps_0|fpga_interfaces|h2f_lw_RREADY\(0)))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (!\u0|hps_0|fpga_interfaces|h2f_lw_BREADY\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000010000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~1_combout\,
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_BREADY\(0),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_RREADY\(0),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[1]~1_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_read~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2_combout\);

-- Location: FF_X45_Y44_N2
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(1));

-- Location: FF_X45_Y44_N38
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q\);

-- Location: LABCELL_X45_Y44_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout\ = (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem[1][7]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout\);

-- Location: LABCELL_X45_Y44_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE_q\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE_q\) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ & ( ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE_q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE_q\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010001010101010101110101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~1_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem[0][0]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_read~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1_combout\);

-- Location: FF_X45_Y44_N44
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q\);

-- Location: LABCELL_X45_Y44_N39
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ = (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE_q\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE_q\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100100111000011110010011100001111001001110000111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem[0][0]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\);

-- Location: LABCELL_X46_Y43_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & ( 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(8)) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_out_data[0]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~3_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\(8),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~1_combout\);

-- Location: FF_X46_Y43_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~1_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(8));

-- Location: LABCELL_X46_Y43_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(8) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(8) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111111000100001111111100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~2_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_out_data[0]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~3_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_LessThan15~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\(8),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout\);

-- Location: LABCELL_X50_Y43_N24
\u0|mm_interconnect_0|cmd_mux|src_data[78]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(78) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & ( 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1)) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1)) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(1),
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(78));

-- Location: MLABCELL_X47_Y43_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & (((\u0|mm_interconnect_0|cmd_mux|src_data\(78)) # 
-- (\u0|mm_interconnect_0|cmd_mux|src_data\(77))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(79)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0_combout\);

-- Location: MLABCELL_X47_Y43_N51
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\)) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111101010100000111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_endofpacket~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_always4~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~0_combout\);

-- Location: FF_X47_Y43_N53
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\);

-- Location: LABCELL_X45_Y42_N51
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\ = (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100100010011101110010001001110111001000100111011100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\,
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(2),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\);

-- Location: FF_X45_Y42_N53
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(2));

-- Location: MLABCELL_X47_Y42_N36
\u0|mm_interconnect_0|cmd_mux|src_data[65]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(65) = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(2) & ( ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(2) & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))) # 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))))) ) ) ) # ( 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(2) & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) 
-- ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(2) & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & 
-- (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100001010000010100000101000111011000010100011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	datae => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(2),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(65));

-- Location: MLABCELL_X47_Y45_N39
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\ = (!\u0|mm_interconnect_0|cmd_mux|src_data\(77) & (\u0|mm_interconnect_0|cmd_mux|src_data\(65) & !\u0|mm_interconnect_0|cmd_mux|src_data\(78)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(65),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\);

-- Location: MLABCELL_X47_Y45_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~25_sumout\ = SUM(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(0))))) ) + ( VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~26\ = CARRY(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(0))))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(0),
	cin => GND,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~25_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~26\);

-- Location: FF_X47_Y45_N2
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~25_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(0));

-- Location: MLABCELL_X47_Y45_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data\(65) & ( \u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(0) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(65) & ( 
-- \u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(0) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) ) # ( 
-- \u0|mm_interconnect_0|cmd_mux|src_data\(65) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (((!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & 
-- !\u0|mm_interconnect_0|cmd_mux|src_data\(77))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(0))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|src_data\(65) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(0) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101110000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(65),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout\);

-- Location: LABCELL_X46_Y45_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[36]~8_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout\);

-- Location: LABCELL_X48_Y43_N9
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout\ = !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\ $ (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[65]~4_combout\,
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[66]~1_combout\,
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout\);

-- Location: FF_X48_Y43_N10
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(3));

-- Location: LABCELL_X45_Y42_N48
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(3)))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & ( 
-- (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q\ & 
-- ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011110001101100011011000110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~q\,
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(3),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(1),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\);

-- Location: LABCELL_X48_Y42_N42
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2) & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & 
-- ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0)) # ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1))))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & 
-- (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(4))))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2) & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0) & (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1)))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(4))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111111100000111011111110000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(1),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(4),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(2),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\);

-- Location: LABCELL_X48_Y43_N6
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout\ = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\ & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\ & ( 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\ & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[65]~4_combout\,
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[66]~1_combout\,
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[67]~2_combout\,
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout\);

-- Location: FF_X48_Y43_N7
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(4));

-- Location: LABCELL_X48_Y42_N45
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout\ = !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2) $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0)) # (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111000011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(1),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(2),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout\);

-- Location: LABCELL_X48_Y42_N27
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2) & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0)) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(2),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout\);

-- Location: MLABCELL_X47_Y42_N0
\u0|mm_interconnect_0|cmd_mux|src_data[67]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(67) = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(4) & 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout\) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout\ & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout\) ) ) ) # ( 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(4) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) 
-- ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout\ & 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000101010100001111001111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(4),
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add6~1_combout\,
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add2~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datae => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(67));

-- Location: MLABCELL_X47_Y42_N15
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & ( 
-- \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout\);

-- Location: MLABCELL_X47_Y42_N24
\u0|mm_interconnect_0|cmd_mux|src_data[66]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\ = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))))))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) $ 
-- (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout\))) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(3)))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(3)))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100110000011101010000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(3),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add2~2_combout\,
	datae => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\,
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	datag => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\);

-- Location: LABCELL_X48_Y43_N3
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout\ = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\ & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\ & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\ $ (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\) 
-- # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101101001011010010110100101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[65]~4_combout\,
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[67]~2_combout\,
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[68]~3_combout\,
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[66]~1_combout\,
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout\);

-- Location: FF_X48_Y43_N4
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5));

-- Location: LABCELL_X48_Y42_N18
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & ( 
-- (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0)) # ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2))))) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5))))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) & ( 
-- \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0) & (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2)))) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5))))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) & ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5)) ) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100010000000111111110000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(2),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(5),
	datae => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(3),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(1),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\);

-- Location: LABCELL_X48_Y43_N0
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout\ = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\ & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\ & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\ $ (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout\) 
-- # ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101100001111010010110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[65]~4_combout\,
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[67]~2_combout\,
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[69]~0_combout\,
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[68]~3_combout\,
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[66]~1_combout\,
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout\);

-- Location: FF_X48_Y43_N1
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(6));

-- Location: LABCELL_X48_Y42_N0
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & ( 
-- (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2) & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0))))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & 
-- (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(6))))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & ( 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(6)) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) & 
-- ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(6)) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1) 
-- & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\,
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(2),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(6),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	datae => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(3),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(1),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\);

-- Location: LABCELL_X48_Y42_N30
\u0|mm_interconnect_0|cmd_mux|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2) & (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(2),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(3),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\);

-- Location: MLABCELL_X47_Y42_N9
\u0|mm_interconnect_0|cmd_mux|src_data[69]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(69) = ( !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[69]~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(69));

-- Location: LABCELL_X48_Y42_N54
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(3) $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2)) # 
-- (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1)))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(2),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(3),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\);

-- Location: LABCELL_X48_Y42_N15
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(1)) # 
-- (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(0)))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(2) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(3),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWLEN\(2),
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout\);

-- Location: LABCELL_X48_Y42_N36
\u0|mm_interconnect_0|cmd_mux|src_data[68]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(68) = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5) & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5) & ( 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\) ) ) ) # ( 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5) & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\)) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout\))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount\(5) & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout\)) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011000000110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add2~0_combout\,
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add6~0_combout\,
	datae => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_burst_bytecount\(5),
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_sop_enable~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(68));

-- Location: MLABCELL_X47_Y42_N42
\rtl~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~15_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data\(68) & ( \u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78)) # (\u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|src_data\(68) & ( \u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & \u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data\(68) & 
-- ( !\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ((!\u0|mm_interconnect_0|cmd_mux|src_data\(69)))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|cmd_mux|src_data\(67))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|src_data\(68) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ((!\u0|mm_interconnect_0|cmd_mux|src_data\(69)))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & 
-- (\u0|mm_interconnect_0|cmd_mux|src_data\(67))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100010001110111010001000100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(67),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[66]~10_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(69),
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(68),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	combout => \rtl~15_combout\);

-- Location: MLABCELL_X47_Y45_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\ & ( (\rtl~15_combout\) # (\u0|mm_interconnect_0|cmd_mux|src_data\(79)) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & \rtl~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datad => \ALT_INV_rtl~15_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout\);

-- Location: MLABCELL_X47_Y42_N48
\rtl~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~16_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data\(67) & ( \u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(65)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|src_data\(67) & ( \u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (\u0|mm_interconnect_0|cmd_mux|src_data\(65) & \u0|mm_interconnect_0|cmd_mux|src_data\(78)) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data\(67) & ( 
-- !\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ((\u0|mm_interconnect_0|cmd_mux|src_data\(68)))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\)) ) 
-- ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(67) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ((\u0|mm_interconnect_0|cmd_mux|src_data\(68)))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & 
-- (\u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[66]~10_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(68),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(65),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(67),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	combout => \rtl~16_combout\);

-- Location: MLABCELL_X47_Y42_N12
\rtl~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~19_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (((\u0|mm_interconnect_0|cmd_mux|src_data\(67)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(77))))) # 
-- (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|cmd_mux|src_data\(65) & (!\u0|mm_interconnect_0|cmd_mux|src_data\(77)))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[66]~10_combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ((!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ((\u0|mm_interconnect_0|cmd_mux|src_data\(67)))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|cmd_mux|src_data\(65))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000011100110111000001110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(65),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(67),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[66]~10_combout\,
	combout => \rtl~19_combout\);

-- Location: LABCELL_X50_Y43_N6
\u0|mm_interconnect_0|cmd_mux|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1)) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & ( 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\);

-- Location: LABCELL_X48_Y43_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ & ( \u0|mm_interconnect_0|cmd_mux|src_data\(65) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(78) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ & ( \u0|mm_interconnect_0|cmd_mux|src_data\(65) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(77)))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(65) & ( 
-- (!\u0|mm_interconnect_0|cmd_mux|src_data\(77) & !\u0|mm_interconnect_0|cmd_mux|src_data\(78)) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(65) & ( 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (!\u0|mm_interconnect_0|cmd_mux|src_data\(77) & (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000110000001100000000110000011100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[66]~1_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~1_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(65),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\);

-- Location: MLABCELL_X47_Y45_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~17_sumout\ = SUM(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(1))))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~26\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~18\ = CARRY(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(1))))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~2_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(1),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~26\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~17_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~18\);

-- Location: FF_X47_Y45_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~17_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(1));

-- Location: MLABCELL_X47_Y45_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~21_sumout\ = SUM(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & (\rtl~19_combout\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(2))))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~18\ 
-- ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~22\ = CARRY(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & (\rtl~19_combout\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(2))))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \ALT_INV_rtl~19_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(2),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~18\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~21_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~22\);

-- Location: FF_X47_Y45_N7
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~21_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(2));

-- Location: MLABCELL_X47_Y45_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~5_sumout\ = SUM(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ((\rtl~16_combout\)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(3))))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~22\ 
-- ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~6\ = CARRY(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ((\rtl~16_combout\)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(3))))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(3),
	datad => \ALT_INV_rtl~16_combout\,
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~22\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~5_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~6\);

-- Location: FF_X47_Y45_N11
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~5_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(3));

-- Location: MLABCELL_X47_Y45_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~1_sumout\ = SUM(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout\)) 
-- # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(4)))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~6\ 
-- ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~2\ = CARRY(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(4)))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~6_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(4),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~6\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~1_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~2\);

-- Location: FF_X47_Y45_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~1_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(4));

-- Location: MLABCELL_X47_Y45_N57
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (((\rtl~15_combout\)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(79)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(4))))) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ((\rtl~15_combout\)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(4),
	datad => \ALT_INV_rtl~15_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout\);

-- Location: MLABCELL_X47_Y42_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data\(68) & ( \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(78) $ 
-- (!\u0|mm_interconnect_0|cmd_mux|src_data\(77)) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(68) & ( \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & \u0|mm_interconnect_0|cmd_mux|src_data\(77)) 
-- ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data\(68) & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\ & 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|mm_interconnect_0|cmd_mux|src_data\(77)))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (((!\u0|mm_interconnect_0|cmd_mux|src_data\(77))))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(68) & ( 
-- !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\ & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & 
-- \u0|mm_interconnect_0|cmd_mux|src_data\(77)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000011110001000000000000111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[69]~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(68),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout\);

-- Location: LABCELL_X48_Y42_N24
\u0|mm_interconnect_0|cmd_mux|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0)) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1)))) ) ) # 
-- ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000111011100000000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(2),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\);

-- Location: LABCELL_X48_Y43_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\ = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\ & ( (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & 
-- (\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ((\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\ & ( 
-- (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|cmd_mux|src_data\(77) & \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000001000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~2_combout\,
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[67]~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\);

-- Location: LABCELL_X48_Y43_N15
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|cmd_mux|src_data\(77) & 
-- ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\) # (\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\)))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & 
-- (\u0|mm_interconnect_0|cmd_mux|src_data\(77) & \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~0_combout\,
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[69]~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout\);

-- Location: LABCELL_X48_Y42_N57
\u0|mm_interconnect_0|cmd_mux|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(3) $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(2)) # 
-- (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(1)))))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000001000011100000000100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(2),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(3),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\);

-- Location: LABCELL_X48_Y43_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (!\u0|mm_interconnect_0|cmd_mux|src_data\(77) & 
-- ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\) # (\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\)))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & 
-- (!\u0|mm_interconnect_0|cmd_mux|src_data\(77) & \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100010001000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~3_combout\,
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[68]~3_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout\);

-- Location: LABCELL_X48_Y43_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(79)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout\))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001111111001010100111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~3_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~4_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~5_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout\);

-- Location: MLABCELL_X47_Y45_N15
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~13_sumout\ = SUM(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout\)) 
-- # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(5)))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~2\ 
-- ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~14\ = CARRY(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(5)))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~8_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(5),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~2\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~13_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~14\);

-- Location: FF_X47_Y45_N16
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~13_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(5));

-- Location: LABCELL_X48_Y43_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(5) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\ & ( (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout\)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(79)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(5) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout\)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(79)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(5) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\ & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout\)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(5) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000000000001010101111111101111111000000000111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~9_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~4_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(5),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9_combout\);

-- Location: FF_X46_Y45_N17
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(5));

-- Location: LABCELL_X46_Y45_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) $ 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(0)) ) + ( !VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22\ = CARRY(( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0) 
-- $ (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(0)) ) + ( !VCC ) + ( !VCC ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23\ = SHARE((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg\(0)) 
-- # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_byte_cnt_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(0),
	cin => GND,
	sharein => GND,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23\);

-- Location: FF_X46_Y45_N2
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(0));

-- Location: LABCELL_X46_Y45_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(1) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(1) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(1),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27\);

-- Location: LABCELL_X46_Y45_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(1) & ( \u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(1) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(1) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~2_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout\);

-- Location: FF_X46_Y45_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(1));

-- Location: LABCELL_X46_Y45_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(2) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(2) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(2),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3\);

-- Location: LABCELL_X48_Y43_N18
\rtl~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~18_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(65)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout\))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (((\u0|mm_interconnect_0|cmd_mux|src_data\(65))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[67]~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(65),
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~2_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	combout => \rtl~18_combout\);

-- Location: LABCELL_X48_Y43_N51
\rtl~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~8_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|cmd_mux|src_data\(77) & ((\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout\)))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & (\u0|mm_interconnect_0|cmd_mux|src_data\(77) & 
-- \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[66]~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~1_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \rtl~8_combout\);

-- Location: MLABCELL_X47_Y45_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout\ = ( \rtl~8_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(2)))) ) ) # ( !\rtl~8_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & (\rtl~18_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101110001000101110111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \ALT_INV_rtl~18_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(2),
	dataf => \ALT_INV_rtl~8_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout\);

-- Location: FF_X46_Y45_N8
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(2));

-- Location: LABCELL_X46_Y45_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(3) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(3) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(3),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7\);

-- Location: MLABCELL_X47_Y45_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(3) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((\rtl~16_combout\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(3),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datad => \ALT_INV_rtl~16_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\);

-- Location: FF_X46_Y45_N11
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(3));

-- Location: LABCELL_X46_Y45_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(4) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(4) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(4),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11\);

-- Location: FF_X46_Y45_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(4));

-- Location: LABCELL_X46_Y45_N15
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(5) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14\ = CARRY(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(5) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10\ ))
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15\ = 
-- SHARE(\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(5),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout\,
	cout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14\,
	shareout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15\);

-- Location: LABCELL_X48_Y43_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\u0|mm_interconnect_0|cmd_mux|src_data\(77) & 
-- (!\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\)) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) 
-- & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(77) & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout\)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(77) & (((!\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ & 
-- !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout\)))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\u0|mm_interconnect_0|cmd_mux|src_data\(77) & 
-- !\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(77)) # 
-- (!\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100001100000011000010111000100010000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[69]~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~3_combout\,
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_write_cp_data[68]~3_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\);

-- Location: MLABCELL_X47_Y45_N27
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout\ = ( \rtl~8_combout\ & ( ((\u0|mm_interconnect_0|cmd_mux|src_data\(78) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\)) # 
-- (\u0|mm_interconnect_0|cmd_mux|src_data\(79)) ) ) # ( !\rtl~8_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & (\u0|mm_interconnect_0|cmd_mux|src_data\(78) & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\)))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(79) & (((\rtl~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001001110000010101110111010101010111011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datac => \ALT_INV_rtl~18_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \ALT_INV_rtl~8_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout\);

-- Location: FF_X47_Y45_N19
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~9_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(6));

-- Location: MLABCELL_X47_Y45_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~9_sumout\ = SUM(( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout\)) 
-- # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(6)))) ) + ( VCC ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~7_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(6),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~14\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~9_sumout\);

-- Location: FF_X47_Y45_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~9_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y45_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ & ( \u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\rtl~19_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE_q\))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ & ( \u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\rtl~19_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE_q\))) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE_q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (\u0|mm_interconnect_0|cmd_mux|src_data\(78))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~19_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg[6]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10_combout\);

-- Location: FF_X46_Y45_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(6));

-- Location: LABCELL_X46_Y45_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout\ = SUM(( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg\(6) ) + ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15\ ) + ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_bytes_remaining_reg\(6),
	cin => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14\,
	sharein => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15\,
	sumout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout\);

-- Location: LABCELL_X46_Y45_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout\ = ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~25_sumout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~21_sumout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout\);

-- Location: LABCELL_X46_Y45_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~13_sumout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~9_sumout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~17_sumout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~5_sumout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~2_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add1~1_sumout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout\);

-- Location: LABCELL_X48_Y43_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\ & ( (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout\)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(79)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010000000000000000001111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~3_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~4_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~5_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout\);

-- Location: LABCELL_X46_Y45_N39
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(6) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(6),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout\);

-- Location: MLABCELL_X47_Y45_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data\(78) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ((\rtl~18_combout\) # (\rtl~8_combout\)))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ((\rtl~18_combout\) # 
-- (\rtl~8_combout\)))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data\(78) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((!\u0|mm_interconnect_0|cmd_mux|src_data\(79)) # (\rtl~18_combout\)) # (\rtl~8_combout\))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ((\rtl~18_combout\) # (\rtl~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001100110001001100110000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~8_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datad => \ALT_INV_rtl~18_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_ShiftLeft0~1_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout\);

-- Location: LABCELL_X48_Y43_N27
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout\ = (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_byte_cnt_reg\(5),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout\);

-- Location: LABCELL_X46_Y45_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[38]~7_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[37]~6_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[41]~4_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[42]~3_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[42]~2_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[41]~5_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout\);

-- Location: LABCELL_X46_Y45_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout\) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout\) # 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout\)) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout\) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110100111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~1_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[40]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Selector1~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~3_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[39]~1_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout\);

-- Location: FF_X46_Y45_N50
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\);

-- Location: LABCELL_X46_Y42_N42
\u0|mm_interconnect_0|cmd_mux|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(0) & !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARLEN\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~4_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\);

-- Location: LABCELL_X46_Y42_N39
\u0|mm_interconnect_0|cmd_mux|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(0) & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1) & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout\)) # 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1) & ((\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000110011101010100011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add5~1_sumout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~5_combout\,
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\);

-- Location: LABCELL_X43_Y42_N21
\u0|mm_interconnect_0|cmd_mux|src_data[70]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[70]~5_combout\ = (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0) & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\ & 
-- ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout\) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000000101000100000000010100010000000001010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(1),
	datac => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add4~1_sumout\,
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Selector20~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[70]~5_combout\);

-- Location: LABCELL_X50_Y43_N15
\u0|mm_interconnect_0|cmd_mux|src_data[70]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[70]~6_combout\ = (!\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ & (((!\u0|mm_interconnect_0|cmd_mux|src_data[70]~5_combout\ & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))) # 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)))) # (\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ & (!\u0|mm_interconnect_0|cmd_mux|src_data[70]~5_combout\ & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010101110000011001010111000001100101011100000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~7_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~5_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[70]~6_combout\);

-- Location: LABCELL_X50_Y43_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~feeder_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data[70]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~6_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~feeder_combout\);

-- Location: FF_X50_Y43_N55
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(0));

-- Location: LABCELL_X46_Y44_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(0) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data[70]~6_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\)) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(0))))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & (!\u0|mm_interconnect_0|cmd_mux|src_data[70]~6_combout\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~q\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~6_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_burstwrap_reg\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout\);

-- Location: FF_X46_Y44_N56
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(0));

-- Location: LABCELL_X46_Y42_N36
\u0|mm_interconnect_0|cmd_mux|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(0) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(0) & ( 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1) & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout\)) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST\(1) & 
-- ((!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001100000001010000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add5~1_sumout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~5_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARBURST\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\);

-- Location: LABCELL_X43_Y42_N18
\u0|mm_interconnect_0|cmd_mux|src_data[70]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data[70]~1_combout\ = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout\ & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(1)) # 
-- (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\)) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0)))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout\ & ( 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout\) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100001101000011110000110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWBURST\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|ALT_INV_Selector20~0_combout\,
	dataf => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|ALT_INV_Add4~1_sumout\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_data[70]~1_combout\);

-- Location: LABCELL_X46_Y44_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset\(0) = ( \u0|mm_interconnect_0|cmd_mux|src_data[70]~1_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(0) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(0)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout\) 
-- ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[70]~1_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(0) & ( 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\) # 
-- (\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(0)) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[70]~1_combout\ & 
-- ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(0) & ( 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(0)) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[70]~1_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(0) & ( 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout\ & 
-- \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000111110001111100101111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_Add0~1_sumout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg\(0),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload~6_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data[70]~1_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_burstwrap_reg\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset\(0));

-- Location: FF_X46_Y44_N50
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset\(0),
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly\(0));

-- Location: LABCELL_X46_Y44_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly\(0) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly\(0) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][9]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_int_nxt_addr_reg_dly\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: FF_X46_Y43_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\);

-- Location: FF_X46_Y44_N23
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q\);

-- Location: LABCELL_X46_Y44_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_burstwrap_reg\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout\);

-- Location: FF_X46_Y44_N44
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout\,
	asdata => \u0|mm_interconnect_0|cmd_mux|src_data[70]~6_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg\(0));

-- Location: LABCELL_X46_Y44_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg\(0) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][43]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_burstwrap_reg\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout\);

-- Location: LABCELL_X43_Y43_N51
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~27_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder_combout\);

-- Location: FF_X43_Y43_N52
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q\);

-- Location: LABCELL_X43_Y43_N57
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_Add2~1_sumout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][43]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: FF_X43_Y43_N59
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LABCELL_X42_Y43_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][43]~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][9]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: FF_X42_Y43_N10
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base\(0));

-- Location: LABCELL_X43_Y43_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base\(0) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_offset\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_address_base\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\);

-- Location: LABCELL_X46_Y43_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_first_packet_beat~combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][9]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\);

-- Location: LABCELL_X46_Y43_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(0) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\ & ( 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~2_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_out_data[0]~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~0_combout\);

-- Location: FF_X46_Y43_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~1_combout\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(0));

-- Location: LABCELL_X46_Y43_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & 
-- (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(0))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout\))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout\ & 
-- (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011110010001000101111001000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~2_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_out_data[0]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_LessThan15~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_data_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[1]~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout\);

-- Location: LABCELL_X50_Y43_N48
\u0|mm_interconnect_0|cmd_mux|src_data[99]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(99) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(11) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(11))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(11) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(11),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(11),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(99));

-- Location: FF_X50_Y43_N50
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(99),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(72));

-- Location: LABCELL_X50_Y44_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(72) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(72) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(72) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][72]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(72),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout\);

-- Location: LABCELL_X50_Y44_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~26_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder_combout\);

-- Location: FF_X50_Y44_N26
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~q\);

-- Location: LABCELL_X50_Y43_N45
\u0|mm_interconnect_0|cmd_mux|src_data[98]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(98) = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(10) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(10))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(10) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(10),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(10),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(98));

-- Location: FF_X50_Y43_N46
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(98),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(71));

-- Location: LABCELL_X50_Y42_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(71) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(71) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(71) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][71]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(71),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout\);

-- Location: LABCELL_X50_Y42_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~25_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder_combout\);

-- Location: FF_X50_Y42_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~q\);

-- Location: LABCELL_X50_Y43_N3
\u0|mm_interconnect_0|cmd_mux|src_data[97]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(97) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(9) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(9))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(9) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(9),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(9),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(97));

-- Location: FF_X50_Y43_N4
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(97),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(70));

-- Location: LABCELL_X50_Y42_N51
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(70) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(70) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][70]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(70),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout\);

-- Location: LABCELL_X50_Y42_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~24_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder_combout\);

-- Location: FF_X50_Y42_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q\);

-- Location: LABCELL_X50_Y43_N39
\u0|mm_interconnect_0|cmd_mux|src_data[96]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(96) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(8) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(8))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(8) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(8),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(8),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(96));

-- Location: FF_X50_Y43_N40
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(96),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(69));

-- Location: FF_X50_Y42_N50
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q\);

-- Location: LABCELL_X50_Y42_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout\ = (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(69))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(69),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][69]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout\);

-- Location: LABCELL_X50_Y42_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~23_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout\);

-- Location: FF_X50_Y42_N56
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q\);

-- Location: LABCELL_X50_Y43_N36
\u0|mm_interconnect_0|cmd_mux|src_data[95]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(95) = (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(7)))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(7))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(7),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(7),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(95));

-- Location: FF_X50_Y43_N38
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(95),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(68));

-- Location: FF_X50_Y44_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q\);

-- Location: LABCELL_X50_Y44_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(68) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(68) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(68),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][68]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout\);

-- Location: FF_X50_Y44_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q\);

-- Location: MLABCELL_X47_Y42_N54
\u0|mm_interconnect_0|cmd_mux|src_data[94]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(94) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(6) & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(6) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(6) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(6) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(6),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(6),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(94));

-- Location: FF_X47_Y42_N55
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(94),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(67));

-- Location: FF_X50_Y42_N35
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q\);

-- Location: LABCELL_X50_Y42_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(67) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(67) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(67),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][67]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout\);

-- Location: FF_X43_Y42_N17
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q\);

-- Location: LABCELL_X50_Y43_N21
\u0|mm_interconnect_0|cmd_mux|src_data[93]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(93) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(5) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(5))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(5) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(5),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(5),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(93));

-- Location: FF_X50_Y43_N22
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(93),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(66));

-- Location: FF_X50_Y44_N35
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q\);

-- Location: LABCELL_X50_Y44_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(66) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(66) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(66),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][66]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout\);

-- Location: LABCELL_X50_Y44_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~20_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder_combout\);

-- Location: FF_X50_Y44_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q\);

-- Location: LABCELL_X50_Y43_N18
\u0|mm_interconnect_0|cmd_mux|src_data[92]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(92) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(4) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(4))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(4) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(4),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(4),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(92));

-- Location: FF_X50_Y43_N19
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(92),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(65));

-- Location: LABCELL_X50_Y44_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(65) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(65) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(65) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][65]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(65),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout\);

-- Location: FF_X50_Y44_N59
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q\);

-- Location: LABCELL_X50_Y43_N9
\u0|mm_interconnect_0|cmd_mux|src_data[91]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(91) = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(3) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(3))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(3) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(3),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(3),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(91));

-- Location: FF_X50_Y43_N10
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(91),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(64));

-- Location: LABCELL_X50_Y44_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(64) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(64) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(64) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][64]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(64),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout\);

-- Location: LABCELL_X50_Y44_N51
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~18_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~feeder_combout\);

-- Location: FF_X50_Y44_N53
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~q\);

-- Location: LABCELL_X50_Y43_N0
\u0|mm_interconnect_0|cmd_mux|src_data[90]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(90) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(2) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(2))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(2) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(2),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(2),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(90));

-- Location: FF_X50_Y43_N1
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(90),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(63));

-- Location: FF_X50_Y42_N41
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]~q\);

-- Location: LABCELL_X50_Y42_N39
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(63) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(63),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][63]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout\);

-- Location: FF_X48_Y42_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~q\);

-- Location: LABCELL_X50_Y41_N27
\u0|mm_interconnect_0|cmd_mux|src_data[89]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(89) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(1) & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(1) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(1) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARID\(1) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(89));

-- Location: FF_X50_Y41_N28
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(89),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(62));

-- Location: LABCELL_X50_Y42_N15
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(62) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(62) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][62]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(62),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout\);

-- Location: LABCELL_X50_Y42_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~16_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder_combout\);

-- Location: FF_X50_Y42_N26
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~q\);

-- Location: LABCELL_X50_Y43_N42
\u0|mm_interconnect_0|cmd_mux|src_data[88]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(88) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWID\(0) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(0))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWID\(0) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARID\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARID\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWID\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(88));

-- Location: FF_X50_Y43_N43
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(88),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(61));

-- Location: LABCELL_X50_Y42_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(61) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(61) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][61]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(61),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout\);

-- Location: LABCELL_X50_Y42_N45
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem~15_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\);

-- Location: FF_X50_Y42_N47
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LABCELL_X45_Y42_N6
\u0|mm_interconnect_0|cmd_mux|src_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWVALID\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WVALID\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\);

-- Location: MLABCELL_X47_Y43_N45
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_in_ready~0_combout\,
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1_combout\);

-- Location: LABCELL_X45_Y44_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_RREADY\(0) & ( ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q\) # 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_BREADY\(0))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_RREADY\(0) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\ & (\u0|hps_0|fpga_interfaces|h2f_lw_BREADY\(0) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][30]~q\,
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_BREADY\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][32]~q\,
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_RREADY\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\);

-- Location: LABCELL_X45_Y43_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0)) # ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\)))) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101110101011111010111010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~1_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X45_Y44_N50
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q\);

-- Location: LABCELL_X45_Y44_N51
\u0|mm_interconnect_0|rsp_demux|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ = (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][32]~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][30]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\);

-- Location: LABCELL_X43_Y43_N36
\u0|mm_interconnect_0|rsp_demux|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( 
-- (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000000000000000001001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	combout => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\);

-- Location: MLABCELL_X47_Y43_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))) ) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0) & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & 
-- \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & ( 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARVALID\(0),
	datae => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WVALID\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWVALID\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\);

-- Location: LABCELL_X46_Y43_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_valid~combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\);

-- Location: FF_X47_Y44_N59
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32));

-- Location: MLABCELL_X47_Y44_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(0) $ (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000000101010100000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~1_combout\);

-- Location: FF_X47_Y44_N2
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(1));

-- Location: MLABCELL_X47_Y44_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(1) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(0) $ 
-- (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32)) # 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1))))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(1) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010110010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(32),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X45_Y44_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(33),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X45_Y44_N56
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X45_Y43_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0)) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001111110011001100111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][85]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\);

-- Location: LABCELL_X45_Y43_N18
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & 
-- ( ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ 
-- & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\)) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE_q\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0_combout\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101000110000011111111111111100011010000110100111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_read~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~1_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\);

-- Location: FF_X45_Y43_N20
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0));

-- Location: LABCELL_X45_Y43_N30
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) 
-- & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000000000001110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][85]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\);

-- Location: LABCELL_X46_Y43_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\) # (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q\)) 
-- # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q\) # 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010000000000000000000000011110000110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_first_packet_beat~combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_source_addr[0]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][83]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][82]~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][84]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][9]~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\);

-- Location: LABCELL_X45_Y43_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\))) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000001100001111000001110000111100000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\);

-- Location: LABCELL_X43_Y45_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\) ) 
-- ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\) # (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000111111011111110100001100000011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~1_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0_combout\);

-- Location: FF_X43_Y45_N34
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\);

-- Location: LABCELL_X42_Y45_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_busy~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_burst_uncompress_byte_counter\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout\);

-- Location: LABCELL_X42_Y44_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~2_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~1_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout\);

-- Location: LABCELL_X42_Y44_N39
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ 
-- & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout\))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout\))) 
-- ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0_combout\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000001100110011000000000011001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~4_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][30]~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_LessThan0~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout\);

-- Location: LABCELL_X48_Y44_N48
\u0|mm_interconnect_0|cmd_mux|src_data[79]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(79) = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2) & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(2) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(2) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(2),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(2),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(79));

-- Location: MLABCELL_X47_Y43_N9
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(79) & (!\u0|mm_interconnect_0|cmd_mux|src_data\(77) & 
-- (!\u0|mm_interconnect_0|cmd_mux|src_data\(78) & \u0|hps_0|fpga_interfaces|h2f_lw_WLAST\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WLAST\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout\);

-- Location: LABCELL_X50_Y43_N30
\u0|mm_interconnect_0|cmd_mux|src_payload[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload\(0) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_WLAST\(0)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WLAST\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload\(0));

-- Location: FF_X50_Y43_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|src_payload\(0),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q\);

-- Location: LABCELL_X50_Y43_N33
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q\ & ( 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout\)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\)))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\) # 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110000011101110111000001110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_endofpacket~1_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_endofpacket~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_endofpacket_reg~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2_combout\);

-- Location: FF_X50_Y43_N34
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q\);

-- Location: MLABCELL_X47_Y44_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33) & 
-- ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\ ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33) & 
-- ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_eop_reg~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_uncomp_subburst_byte_cnt~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(32),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(33),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LABCELL_X45_Y43_N42
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010000000000000000000101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout\);

-- Location: LABCELL_X45_Y43_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) ) ) ) # 
-- ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\ 
-- ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100110011001100111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~1_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X45_Y43_N7
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X45_Y43_N51
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used\(0) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][85]~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\);

-- Location: LABCELL_X45_Y43_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout\)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0)))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\ & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout\)))) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0)) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000010000000111001101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_comb~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_p1_ready~1_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X45_Y43_N38
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X47_Y44_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]~q\);

-- Location: MLABCELL_X47_Y44_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout\ & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[1][86]~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X45_Y43_N46
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\);

-- Location: LABCELL_X43_Y43_N6
\u0|mm_interconnect_0|rsp_demux|src0_valid~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~1_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q\))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout\ & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout\) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000000000000000010011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_always10~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_ShiftLeft2~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ALT_INV_out_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|ALT_INV_last_packet_beat~3_combout\,
	combout => \u0|mm_interconnect_0|rsp_demux|src0_valid~1_combout\);

-- Location: LABCELL_X45_Y42_N24
\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ & ( (\u0|hps_0|fpga_interfaces|h2f_lw_WLAST\(0) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WLAST\(0),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_in_ready~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_valid~0_combout\,
	combout => \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout\);

-- Location: LABCELL_X50_Y42_N36
\u0|mm_interconnect_0|cmd_mux|src_data[77]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(77) = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(0) & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE\(0) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARSIZE\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWSIZE\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(77));

-- Location: LABCELL_X50_Y41_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux|src_data\(78) & ( (!\u0|mm_interconnect_0|cmd_mux|src_data\(77) & !\u0|mm_interconnect_0|cmd_mux|src_data\(79)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout\);

-- Location: MLABCELL_X47_Y43_N27
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0_combout\ & ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(0)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0_combout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout\)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & 
-- (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(0))))) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111011110010000011101111001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_Decoder0~0_combout\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_always4~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_count\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count~0_combout\);

-- Location: FF_X47_Y43_N29
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(0));

-- Location: MLABCELL_X47_Y43_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1]~1_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0_combout\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(1))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(1))))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ & (((\u0|mm_interconnect_0|cmd_mux|src_data\(79))) # (\u0|mm_interconnect_0|cmd_mux|src_data\(78)))))) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~q\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(1) $ 
-- ((((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110101001100111100001100110011001111110011001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_count\(1),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_count\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_use_reg~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	datag => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_always4~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1]~1_combout\);

-- Location: FF_X47_Y43_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(1));

-- Location: MLABCELL_X47_Y43_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_count\(0),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_count\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\);

-- Location: MLABCELL_X47_Y43_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(79) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout\ & (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- ((\u0|mm_interconnect_0|cmd_mux|src_data\(78)) # (\u0|mm_interconnect_0|cmd_mux|src_data\(77))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100000001000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_endofpacket~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(77),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(78),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(79),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout\);

-- Location: MLABCELL_X47_Y43_N39
\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\);

-- Location: FF_X47_Y43_N41
\u0|mm_interconnect_0|cmd_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\);

-- Location: MLABCELL_X47_Y43_N36
\u0|mm_interconnect_0|cmd_mux|update_grant~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_payload\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & (((!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\)))) # 
-- (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\)))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\ & 
-- !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000010101100110000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_in_ready~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\);

-- Location: FF_X47_Y42_N19
\u0|mm_interconnect_0|cmd_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0));

-- Location: LABCELL_X50_Y41_N39
\u0|mm_interconnect_0|cmd_mux|src_data[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(33) = ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(1) & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(1) & ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WSTRB\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(33));

-- Location: LABCELL_X50_Y43_N51
\u0|mm_interconnect_0|cmd_mux|src_data[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(32) = ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(0) & ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WSTRB\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(32));

-- Location: LABCELL_X46_Y42_N57
\u0|mm_interconnect_0|cmd_mux|src_data[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(35) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(3)) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010001000100010101010101010101000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WSTRB\(3),
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(35));

-- Location: LABCELL_X48_Y44_N30
\u0|mm_interconnect_0|cmd_mux|src_data[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(34) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB\(2)) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WSTRB\(2),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(34));

-- Location: LABCELL_X45_Y44_N12
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux0~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux|src_data\(35) & ( \u0|mm_interconnect_0|cmd_mux|src_data\(34) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & ((!\u0|mm_interconnect_0|cmd_mux|src_data\(32)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(33))))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(35) & ( \u0|mm_interconnect_0|cmd_mux|src_data\(34) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & ((!\u0|mm_interconnect_0|cmd_mux|src_data\(32)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(33))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\)))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data\(35) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(34) & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & ((!\u0|mm_interconnect_0|cmd_mux|src_data\(32)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & (!\u0|mm_interconnect_0|cmd_mux|src_data\(33))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & 
-- (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\)))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data\(35) & ( !\u0|mm_interconnect_0|cmd_mux|src_data\(34) & ( 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & ((!\u0|mm_interconnect_0|cmd_mux|src_data\(32)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & 
-- (!\u0|mm_interconnect_0|cmd_mux|src_data\(33)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110101111110011111010000011000000101011111100000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(33),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(32),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~3_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~1_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(35),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_data\(34),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux0~0_combout\);

-- Location: FF_X45_Y44_N14
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux0~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0));

-- Location: LABCELL_X46_Y45_N57
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[40]~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[39]~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_out_data[36]~8_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout\);

-- Location: FF_X46_Y45_N58
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q\);

-- Location: LABCELL_X46_Y44_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q\)) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\))))) ) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q\))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011001100110011001100011011000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_bytecount_reg_zero~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_new_burst_reg~q\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\);

-- Location: LABCELL_X46_Y44_N57
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_valid~combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout\);

-- Location: FF_X46_Y44_N59
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\);

-- Location: LABCELL_X46_Y44_N36
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\ & 
-- (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\ & 
-- (((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)))) # 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\ & (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\ & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout\ & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000001111111010011000111111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout\);

-- Location: LABCELL_X46_Y44_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ = ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q\) # 
-- ((\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout\ & 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout\)) ) ) # ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q\ & ( 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010101010101110111010101010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_out_valid_reg~q\,
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~1_combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~1_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_out_eop~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_state.ST_COMP_TRANS~q\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\);

-- Location: MLABCELL_X47_Y43_N30
\u0|mm_interconnect_0|cmd_mux|sink1_ready\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|sink1_ready~combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|sink1_ready~combout\);

-- Location: MLABCELL_X47_Y43_N18
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout\ = ( !\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_grant[1]~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout\);

-- Location: MLABCELL_X47_Y43_N33
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0) & !\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0)) ) ) # ( 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WVALID\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARVALID\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWVALID\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: MLABCELL_X47_Y43_N54
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( \u0|mm_interconnect_0|cmd_mux|src_payload\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ & 
-- (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( \u0|mm_interconnect_0|cmd_mux|src_payload\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ & !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_payload\(0) & ( (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ & !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000010001000100010000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg[0]~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_in_ready~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_nxt_in_ready~2_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_payload\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X47_Y43_N19
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0));

-- Location: MLABCELL_X47_Y43_N21
\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0) & ((!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0)) # 
-- ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0) & \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010101000100010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WVALID\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARVALID\(0),
	datad => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(1),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWVALID\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\);

-- Location: FF_X47_Y43_N23
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1));

-- Location: MLABCELL_X47_Y43_N42
\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0) & (((!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0) & 
-- !\u0|hps_0|fpga_interfaces|h2f_lw_WVALID\(0))) # (\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1)))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID\(0) & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID\(0) & 
-- ((!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0)) # (\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000001101110100000000110101010000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(0),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WVALID\(0),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_ARVALID\(0),
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_AWVALID\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\);

-- Location: FF_X47_Y43_N44
\u0|mm_interconnect_0|cmd_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1));

-- Location: FF_X47_Y44_N32
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33));

-- Location: LABCELL_X45_Y44_N21
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\)) ) ) ) # ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32) & ( 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(33) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(33),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(32),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\);

-- Location: MLABCELL_X47_Y44_N3
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~2_combout\);

-- Location: FF_X47_Y44_N5
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(0));

-- Location: MLABCELL_X47_Y44_N24
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\ = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0_combout\ & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(0) & 
-- (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(32) & (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg\(0) & 
-- !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(32),
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_byteen_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|ALT_INV_m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\);

-- Location: LABCELL_X50_Y41_N54
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux6~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & (((\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(2))))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(10))))) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & (\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(18))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & 
-- ((\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(26))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100010001000001010000000000000101000100010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(10),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(18),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~1_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~3_combout\,
	dataf => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(26),
	datag => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(2),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux6~0_combout\);

-- Location: FF_X50_Y41_N55
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux6~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(2));

-- Location: MLABCELL_X84_Y17_N12
\u0|sevseg_0|fsm[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|fsm\(2) = ( \u0|sevseg_0|fsm\(2) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(2)) 
-- ) ) # ( !\u0|sevseg_0|fsm\(2) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_write~combout\,
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(2),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(2),
	combout => \u0|sevseg_0|fsm\(2));

-- Location: LABCELL_X50_Y41_N0
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux7~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & ((\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(1)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(9)))))) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & (\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(17))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & 
-- ((\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(25))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000011101000111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(9),
	datab => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~1_combout\,
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(17),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(25),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~3_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datag => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(1),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux7~0_combout\);

-- Location: FF_X50_Y41_N1
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux7~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(1));

-- Location: MLABCELL_X84_Y17_N39
\u0|sevseg_0|fsm[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|fsm\(1) = ( \u0|sevseg_0|fsm\(1) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(1)) 
-- ) ) # ( !\u0|sevseg_0|fsm\(1) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\ & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_write~combout\,
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(1),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(1),
	combout => \u0|sevseg_0|fsm\(1));

-- Location: LABCELL_X50_Y41_N48
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux5~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & ((\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(3)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(11)))))) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- (((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & (\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(19))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & 
-- ((\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(27))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010100010001000100010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(11),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(19),
	datad => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(27),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~3_combout\,
	dataf => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~1_combout\,
	datag => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(3),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux5~0_combout\);

-- Location: FF_X50_Y41_N49
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux5~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(3));

-- Location: MLABCELL_X84_Y17_N42
\u0|sevseg_0|fsm[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|fsm\(3) = ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\ & ( \u0|sevseg_0|fsm\(3) & ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(3) ) ) 
-- ) # ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\ & ( \u0|sevseg_0|fsm\(3) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\ & ( !\u0|sevseg_0|fsm\(3) & ( 
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(3),
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_write~combout\,
	dataf => \u0|sevseg_0|ALT_INV_fsm\(3),
	combout => \u0|sevseg_0|fsm\(3));

-- Location: LABCELL_X50_Y41_N6
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux8~0_combout\ = ( !\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & ((\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(0)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(8)))))) ) ) # ( \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout\ & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- ((!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & ((\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(16)))) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout\ & 
-- (\u0|hps_0|fpga_interfaces|h2f_lw_WDATA\(24)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(24),
	datab => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(8),
	datac => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(16),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[0]~1_combout\,
	datae => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ALT_INV_int_output_sel[1]~3_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datag => \u0|hps_0|fpga_interfaces|ALT_INV_h2f_lw_WDATA\(0),
	combout => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux8~0_combout\);

-- Location: FF_X50_Y41_N8
\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux8~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(0));

-- Location: MLABCELL_X84_Y17_N9
\u0|sevseg_0|fsm[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|fsm\(0) = ( \u0|sevseg_0|fsm\(0) & ( (!\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\) # (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(0)) 
-- ) ) # ( !\u0|sevseg_0|fsm\(0) & ( (\u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg\(0) & \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ALT_INV_in_data_reg\(0),
	datad => \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|ALT_INV_av_write~combout\,
	dataf => \u0|sevseg_0|ALT_INV_fsm\(0),
	combout => \u0|sevseg_0|fsm\(0));

-- Location: MLABCELL_X84_Y17_N51
\u0|sevseg_0|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|Mux0~0_combout\ = ( \u0|sevseg_0|fsm\(0) & ( (!\u0|sevseg_0|fsm\(2) & (!\u0|sevseg_0|fsm\(1) & !\u0|sevseg_0|fsm\(3))) ) ) # ( !\u0|sevseg_0|fsm\(0) & ( (\u0|sevseg_0|fsm\(2) & (!\u0|sevseg_0|fsm\(1) & !\u0|sevseg_0|fsm\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sevseg_0|ALT_INV_fsm\(2),
	datac => \u0|sevseg_0|ALT_INV_fsm\(1),
	datad => \u0|sevseg_0|ALT_INV_fsm\(3),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(0),
	combout => \u0|sevseg_0|Mux0~0_combout\);

-- Location: MLABCELL_X84_Y17_N18
\u0|sevseg_0|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|Mux7~0_combout\ = ( \u0|sevseg_0|fsm\(3) & ( (!\u0|sevseg_0|fsm\(2) & !\u0|sevseg_0|fsm\(1)) ) ) # ( !\u0|sevseg_0|fsm\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sevseg_0|ALT_INV_fsm\(2),
	datac => \u0|sevseg_0|ALT_INV_fsm\(1),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(3),
	combout => \u0|sevseg_0|Mux7~0_combout\);

-- Location: MLABCELL_X84_Y17_N48
\u0|sevseg_0|display[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|display\(0) = ( \u0|sevseg_0|display\(0) & ( (!\u0|sevseg_0|Mux7~0_combout\) # (\u0|sevseg_0|Mux0~0_combout\) ) ) # ( !\u0|sevseg_0|display\(0) & ( (\u0|sevseg_0|Mux0~0_combout\ & \u0|sevseg_0|Mux7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sevseg_0|ALT_INV_Mux0~0_combout\,
	datac => \u0|sevseg_0|ALT_INV_Mux7~0_combout\,
	dataf => \u0|sevseg_0|ALT_INV_display\(0),
	combout => \u0|sevseg_0|display\(0));

-- Location: MLABCELL_X84_Y17_N15
\u0|sevseg_0|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|Mux1~0_combout\ = ( \u0|sevseg_0|fsm\(1) & ( (\u0|sevseg_0|fsm\(2) & !\u0|sevseg_0|fsm\(0)) ) ) # ( !\u0|sevseg_0|fsm\(1) & ( (\u0|sevseg_0|fsm\(2) & \u0|sevseg_0|fsm\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sevseg_0|ALT_INV_fsm\(2),
	datac => \u0|sevseg_0|ALT_INV_fsm\(0),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(1),
	combout => \u0|sevseg_0|Mux1~0_combout\);

-- Location: MLABCELL_X84_Y17_N24
\u0|sevseg_0|display[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|display\(1) = ( \u0|sevseg_0|display\(1) & ( (!\u0|sevseg_0|Mux7~0_combout\) # (\u0|sevseg_0|Mux1~0_combout\) ) ) # ( !\u0|sevseg_0|display\(1) & ( (\u0|sevseg_0|Mux1~0_combout\ & \u0|sevseg_0|Mux7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sevseg_0|ALT_INV_Mux1~0_combout\,
	datac => \u0|sevseg_0|ALT_INV_Mux7~0_combout\,
	dataf => \u0|sevseg_0|ALT_INV_display\(1),
	combout => \u0|sevseg_0|display\(1));

-- Location: MLABCELL_X84_Y17_N30
\u0|sevseg_0|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|Mux2~0_combout\ = ( !\u0|sevseg_0|fsm\(0) & ( (!\u0|sevseg_0|fsm\(2) & \u0|sevseg_0|fsm\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sevseg_0|ALT_INV_fsm\(2),
	datac => \u0|sevseg_0|ALT_INV_fsm\(1),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(0),
	combout => \u0|sevseg_0|Mux2~0_combout\);

-- Location: MLABCELL_X84_Y17_N33
\u0|sevseg_0|display[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|display\(2) = ( \u0|sevseg_0|display\(2) & ( (!\u0|sevseg_0|Mux7~0_combout\) # (\u0|sevseg_0|Mux2~0_combout\) ) ) # ( !\u0|sevseg_0|display\(2) & ( (\u0|sevseg_0|Mux7~0_combout\ & \u0|sevseg_0|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sevseg_0|ALT_INV_Mux7~0_combout\,
	datac => \u0|sevseg_0|ALT_INV_Mux2~0_combout\,
	dataf => \u0|sevseg_0|ALT_INV_display\(2),
	combout => \u0|sevseg_0|display\(2));

-- Location: MLABCELL_X84_Y17_N3
\u0|sevseg_0|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|Mux3~0_combout\ = ( \u0|sevseg_0|fsm\(1) & ( (\u0|sevseg_0|fsm\(2) & \u0|sevseg_0|fsm\(0)) ) ) # ( !\u0|sevseg_0|fsm\(1) & ( !\u0|sevseg_0|fsm\(2) $ (!\u0|sevseg_0|fsm\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sevseg_0|ALT_INV_fsm\(2),
	datac => \u0|sevseg_0|ALT_INV_fsm\(0),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(1),
	combout => \u0|sevseg_0|Mux3~0_combout\);

-- Location: MLABCELL_X84_Y17_N36
\u0|sevseg_0|display[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|display\(3) = ( \u0|sevseg_0|Mux7~0_combout\ & ( \u0|sevseg_0|Mux3~0_combout\ ) ) # ( !\u0|sevseg_0|Mux7~0_combout\ & ( \u0|sevseg_0|display\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sevseg_0|ALT_INV_Mux3~0_combout\,
	datad => \u0|sevseg_0|ALT_INV_display\(3),
	dataf => \u0|sevseg_0|ALT_INV_Mux7~0_combout\,
	combout => \u0|sevseg_0|display\(3));

-- Location: MLABCELL_X84_Y17_N54
\u0|sevseg_0|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|Mux4~0_combout\ = ( \u0|sevseg_0|fsm\(1) & ( \u0|sevseg_0|fsm\(0) ) ) # ( !\u0|sevseg_0|fsm\(1) & ( (\u0|sevseg_0|fsm\(0)) # (\u0|sevseg_0|fsm\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sevseg_0|ALT_INV_fsm\(2),
	datac => \u0|sevseg_0|ALT_INV_fsm\(0),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(1),
	combout => \u0|sevseg_0|Mux4~0_combout\);

-- Location: MLABCELL_X84_Y17_N0
\u0|sevseg_0|display[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|display\(4) = (!\u0|sevseg_0|Mux7~0_combout\ & ((\u0|sevseg_0|display\(4)))) # (\u0|sevseg_0|Mux7~0_combout\ & (\u0|sevseg_0|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sevseg_0|ALT_INV_Mux4~0_combout\,
	datac => \u0|sevseg_0|ALT_INV_Mux7~0_combout\,
	datad => \u0|sevseg_0|ALT_INV_display\(4),
	combout => \u0|sevseg_0|display\(4));

-- Location: MLABCELL_X84_Y17_N27
\u0|sevseg_0|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|Mux5~0_combout\ = ( \u0|sevseg_0|fsm\(0) & ( (!\u0|sevseg_0|fsm\(3) & ((!\u0|sevseg_0|fsm\(2)) # (\u0|sevseg_0|fsm\(1)))) ) ) # ( !\u0|sevseg_0|fsm\(0) & ( (\u0|sevseg_0|fsm\(1) & (!\u0|sevseg_0|fsm\(2) & !\u0|sevseg_0|fsm\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sevseg_0|ALT_INV_fsm\(1),
	datac => \u0|sevseg_0|ALT_INV_fsm\(2),
	datad => \u0|sevseg_0|ALT_INV_fsm\(3),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(0),
	combout => \u0|sevseg_0|Mux5~0_combout\);

-- Location: MLABCELL_X84_Y17_N57
\u0|sevseg_0|display[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|display\(5) = ( \u0|sevseg_0|display\(5) & ( (!\u0|sevseg_0|Mux7~0_combout\) # (\u0|sevseg_0|Mux5~0_combout\) ) ) # ( !\u0|sevseg_0|display\(5) & ( (\u0|sevseg_0|Mux7~0_combout\ & \u0|sevseg_0|Mux5~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sevseg_0|ALT_INV_Mux7~0_combout\,
	datad => \u0|sevseg_0|ALT_INV_Mux5~0_combout\,
	dataf => \u0|sevseg_0|ALT_INV_display\(5),
	combout => \u0|sevseg_0|display\(5));

-- Location: MLABCELL_X84_Y17_N6
\u0|sevseg_0|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|Mux6~0_combout\ = ( \u0|sevseg_0|fsm\(2) & ( (!\u0|sevseg_0|fsm\(0)) # ((!\u0|sevseg_0|fsm\(1)) # (\u0|sevseg_0|fsm\(3))) ) ) # ( !\u0|sevseg_0|fsm\(2) & ( (\u0|sevseg_0|fsm\(3)) # (\u0|sevseg_0|fsm\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111100111111111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sevseg_0|ALT_INV_fsm\(0),
	datac => \u0|sevseg_0|ALT_INV_fsm\(1),
	datad => \u0|sevseg_0|ALT_INV_fsm\(3),
	dataf => \u0|sevseg_0|ALT_INV_fsm\(2),
	combout => \u0|sevseg_0|Mux6~0_combout\);

-- Location: MLABCELL_X84_Y17_N21
\u0|sevseg_0|display[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sevseg_0|display\(6) = ( \u0|sevseg_0|display\(6) & ( (!\u0|sevseg_0|Mux7~0_combout\) # (!\u0|sevseg_0|Mux6~0_combout\) ) ) # ( !\u0|sevseg_0|display\(6) & ( (\u0|sevseg_0|Mux7~0_combout\ & !\u0|sevseg_0|Mux6~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sevseg_0|ALT_INV_Mux7~0_combout\,
	datac => \u0|sevseg_0|ALT_INV_Mux6~0_combout\,
	dataf => \u0|sevseg_0|ALT_INV_display\(6),
	combout => \u0|sevseg_0|display\(6));

-- Location: DDIOOUT_X89_Y71_N85
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y71_N86
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y71_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y71_N87
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(0));

-- Location: DDIOOUT_X89_Y71_N102
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(5),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y71_N103
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(6),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y71_N104
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(1));

-- Location: DDIOOUT_X89_Y72_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(11),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(9),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y72_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(10),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(8),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y72_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(2));

-- Location: DDIOOUT_X89_Y72_N62
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(15),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(13),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y72_N63
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(14),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(12),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y72_N64
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(3));

-- Location: DDIOOUT_X89_Y72_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(19),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(17),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y72_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(18),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(16),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y72_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(4));

-- Location: DDIOOUT_X89_Y72_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(23),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(21),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y72_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(22),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(20),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y72_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(5));

-- Location: DDIOOUT_X89_Y73_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(27),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(25),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y73_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(26),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(24),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y73_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(6));

-- Location: DDIOOUT_X89_Y73_N62
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(31),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(29),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y73_N63
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(30),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(28),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y73_N64
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(7));

-- Location: DDIOOUT_X89_Y78_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(35),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(33),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo\);

-- Location: DDIOOUT_X89_Y78_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(34),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(32),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y77_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y78_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(8));

-- Location: DDIOOUT_X89_Y78_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(39),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(37),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo\);

-- Location: DDIOOUT_X89_Y78_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(38),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(36),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y78_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(9));

-- Location: DDIOOUT_X89_Y78_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(43),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(41),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo\);

-- Location: DDIOOUT_X89_Y78_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(42),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(40),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y78_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(10));

-- Location: DDIOOUT_X89_Y78_N62
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(47),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(45),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo\);

-- Location: DDIOOUT_X89_Y78_N63
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(46),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(44),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y78_N64
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(11));

-- Location: DDIOOUT_X89_Y79_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(51),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(49),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo\);

-- Location: DDIOOUT_X89_Y79_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(50),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(48),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y79_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(12));

-- Location: DDIOOUT_X89_Y79_N62
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(55),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(53),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo\);

-- Location: DDIOOUT_X89_Y79_N63
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(54),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(52),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y79_N64
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(13));

-- Location: DDIOOUT_X89_Y80_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(59),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(57),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo\);

-- Location: DDIOOUT_X89_Y80_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(58),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(56),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y80_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(14));

-- Location: DDIOOUT_X89_Y74_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y74_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y74_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(0));

-- Location: DDIOOUT_X89_Y74_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(7),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(5),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y74_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(6),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(4),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y74_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(1));

-- Location: DDIOOUT_X89_Y74_N28
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(11),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(9),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y74_N29
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(10),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(8),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y74_N30
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(2));

-- Location: DDIOOUT_X89_Y77_N85
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y77_N86
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y77_N87
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(4));

-- Location: DDIOOUT_X89_Y57_N62
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y57_N63
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y56_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y57_N64
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(1));

-- Location: DDIOOUT_X89_Y79_N11
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y79_N12
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y79_N13
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(0));

-- Location: DDIOOUT_X89_Y65_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y65_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y63_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y65_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(2));

-- Location: DDIOOUT_X89_Y77_N102
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y77_N103
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y77_N104
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(3));

-- Location: DDIOOUT_X89_Y51_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y51_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y49_N7
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y51_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout\(0));

-- Location: DDIOOUT_X89_Y80_N45
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(3),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(1),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y80_N46
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(2),
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(0),
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y80_N47
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo\,
	datainhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi\,
	clkhi => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(5));

-- Location: IOIBUF_X79_Y81_N8
\HPS_UART_RX~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_UART_RX,
	o => \HPS_UART_RX~input_o\);

-- Location: HPSPERIPHERALUART_X87_Y45_N111
\u0|hps_0|hps_io|border|uart0_inst\ : cyclonev_hps_peripheral_uart
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	uart_rxd => \HPS_UART_RX~input_o\,
	uart_rts_n => \u0|hps_0|hps_io|border|uart0_inst~UARTRTSN\,
	uart_txd => \u0|hps_0|hps_io|border|uart0_inst~uart_txd\);

-- Location: HPSINTERFACEDBGAPB_X52_Y80_N111
\u0|hps_0|fpga_interfaces|debug_apb\ : cyclonev_hps_interface_dbg_apb
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	p_clk_en => GND,
	dbg_apb_disable => GND,
	p_addr_31 => \u0|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31\);

-- Location: HPSINTERFACESTMEVENT_X52_Y42_N111
\u0|hps_0|fpga_interfaces|stm_event\ : cyclonev_hps_interface_stm_event
PORT MAP (
	stm_event => \u0|hps_0|fpga_interfaces|stm_event_STM_EVENT_bus\,
	fake_dout => \u0|hps_0|fpga_interfaces|stm_event~fake_dout\);

-- Location: HPSINTERFACETPIUTRACE_X52_Y39_N111
\u0|hps_0|fpga_interfaces|tpiu\ : cyclonev_hps_interface_tpiu_trace
PORT MAP (
	traceclk_ctl => VCC,
	trace_data => \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\);

-- Location: HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111
\u0|hps_0|fpga_interfaces|boot_from_fpga\ : cyclonev_hps_interface_boot_from_fpga
PORT MAP (
	boot_from_fpga_on_failure => GND,
	boot_from_fpga_ready => GND,
	bsel_en => GND,
	csel_en => GND,
	bsel => \u0|hps_0|fpga_interfaces|boot_from_fpga_BSEL_bus\,
	csel => \u0|hps_0|fpga_interfaces|boot_from_fpga_CSEL_bus\,
	fake_dout => \u0|hps_0|fpga_interfaces|boot_from_fpga~fake_dout\);

-- Location: HPSINTERFACEFPGA2HPS_X52_Y45_N111
\u0|hps_0|fpga_interfaces|fpga2hps\ : cyclonev_hps_interface_fpga2hps
-- pragma translate_off
GENERIC MAP (
	data_width => 32)
-- pragma translate_on
PORT MAP (
	port_size_config => \u0|hps_0|fpga_interfaces|fpga2hps_PORT_SIZE_CONFIG_bus\,
	arready => \u0|hps_0|fpga_interfaces|fpga2hps~arready\);

-- Location: HPSINTERFACEHPS2FPGA_X52_Y47_N111
\u0|hps_0|fpga_interfaces|hps2fpga\ : cyclonev_hps_interface_hps2fpga
-- pragma translate_off
GENERIC MAP (
	data_width => 32)
-- pragma translate_on
PORT MAP (
	port_size_config => \u0|hps_0|fpga_interfaces|hps2fpga_PORT_SIZE_CONFIG_bus\,
	araddr => \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\);

-- Location: HPSINTERFACEFPGA2SDRAM_X52_Y53_N111
\u0|hps_0|fpga_interfaces|f2sdram\ : cyclonev_hps_interface_fpga2sdram
PORT MAP (
	cfg_axi_mm_select => \u0|hps_0|fpga_interfaces|f2sdram_CFG_AXI_MM_SELECT_bus\,
	cfg_cport_rfifo_map => \u0|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_RFIFO_MAP_bus\,
	cfg_cport_type => \u0|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_TYPE_bus\,
	cfg_cport_wfifo_map => \u0|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_WFIFO_MAP_bus\,
	cfg_port_width => \u0|hps_0|fpga_interfaces|f2sdram_CFG_PORT_WIDTH_bus\,
	cfg_rfifo_cport_map => \u0|hps_0|fpga_interfaces|f2sdram_CFG_RFIFO_CPORT_MAP_bus\,
	cfg_wfifo_cport_map => \u0|hps_0|fpga_interfaces|f2sdram_CFG_WFIFO_CPORT_MAP_bus\,
	bonding_out_1 => \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\);

-- Location: HPSINTERFACEINTERRUPTS_X52_Y40_N111
\u0|hps_0|fpga_interfaces|interrupts\ : cyclonev_hps_interface_interrupts
PORT MAP (
	irq => \u0|hps_0|fpga_interfaces|interrupts_IRQ_bus\,
	fake_dout => \u0|hps_0|fpga_interfaces|interrupts~fake_dout\);

-- Location: IOIBUF_X56_Y0_N1
\CLOCK2_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50,
	o => \CLOCK2_50~input_o\);

-- Location: IOIBUF_X89_Y25_N4
\CLOCK3_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK3_50,
	o => \CLOCK3_50~input_o\);

-- Location: IOIBUF_X32_Y81_N1
\CLOCK4_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK4_50,
	o => \CLOCK4_50~input_o\);

-- Location: IOIBUF_X24_Y0_N52
\DRAM_DQ[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(0),
	o => \DRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X26_Y0_N92
\DRAM_DQ[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(1),
	o => \DRAM_DQ[1]~input_o\);

-- Location: IOIBUF_X28_Y0_N35
\DRAM_DQ[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(2),
	o => \DRAM_DQ[2]~input_o\);

-- Location: IOIBUF_X28_Y0_N52
\DRAM_DQ[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(3),
	o => \DRAM_DQ[3]~input_o\);

-- Location: IOIBUF_X30_Y0_N52
\DRAM_DQ[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(4),
	o => \DRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X18_Y0_N75
\DRAM_DQ[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(5),
	o => \DRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X34_Y0_N58
\DRAM_DQ[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(6),
	o => \DRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X34_Y0_N41
\DRAM_DQ[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(7),
	o => \DRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X34_Y0_N75
\DRAM_DQ[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(8),
	o => \DRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X34_Y0_N92
\DRAM_DQ[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(9),
	o => \DRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X30_Y0_N35
\DRAM_DQ[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(10),
	o => \DRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X18_Y0_N92
\DRAM_DQ[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(11),
	o => \DRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X32_Y0_N52
\DRAM_DQ[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(12),
	o => \DRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X32_Y0_N35
\DRAM_DQ[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(13),
	o => \DRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X26_Y0_N75
\DRAM_DQ[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(14),
	o => \DRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X24_Y0_N35
\DRAM_DQ[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(15),
	o => \DRAM_DQ[15]~input_o\);

-- Location: IOIBUF_X74_Y81_N5
\HPS_SPIM_SS~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_SPIM_SS,
	o => \HPS_SPIM_SS~input_o\);

-- Location: MLABCELL_X82_Y3_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


