<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Practica_1d.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="registro_siso.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="registro_siso.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="registro_siso.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="registro_siso.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="registro_siso.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="registro_siso.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="registro_siso.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="registro_siso.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="registro_siso.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="registro_siso.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="registro_siso.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="registro_siso.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="registro_siso.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro_siso.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="registro_siso.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="registro_siso.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="registro_siso.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="registro_siso.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="registro_siso.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="registro_siso.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="registro_siso.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="registro_siso.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="registro_siso.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registro_siso_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="registro_siso_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="registro_siso_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="registro_siso_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="registro_siso_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="registro_siso_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_siso_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_siso_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="registro_siso_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="registro_siso_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_siso_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registro_siso_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="registro_siso_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="registro_siso_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro_siso_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_siso_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_registro_siso_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_registro_siso_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_registro_siso_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_registro_siso_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1538553008" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1538553008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538553085" xil_pn:in_ck="2716350863287640226" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1538553085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="registro_siso.vhd"/>
      <outfile xil_pn:name="tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1538553011" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2702198752041152726" xil_pn:start_ts="1538553011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538553011" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-445456608597505138" xil_pn:start_ts="1538553011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538553011" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7952356102346194543" xil_pn:start_ts="1538553011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538553085" xil_pn:in_ck="2716350863287640226" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1538553085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="registro_siso.vhd"/>
      <outfile xil_pn:name="tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1538553090" xil_pn:in_ck="2716350863287640226" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2344289310214796246" xil_pn:start_ts="1538553085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_registro_siso_beh.prj"/>
      <outfile xil_pn:name="tb_registro_siso_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1538553090" xil_pn:in_ck="-1950960571115719888" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2699249558096144535" xil_pn:start_ts="1538553090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_registro_siso_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1538552893" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1538552893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538552893" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5146980114178965319" xil_pn:start_ts="1538552893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538552893" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7952356102346194543" xil_pn:start_ts="1538552893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538552893" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1538552893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538552893" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1769895977397585807" xil_pn:start_ts="1538552893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538552893" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1538552893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538552893" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5687873792469067271" xil_pn:start_ts="1538552893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538556104" xil_pn:in_ck="1514422880715562229" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-3209798026176774759" xil_pn:start_ts="1538556098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="registro_siso.lso"/>
      <outfile xil_pn:name="registro_siso.ngc"/>
      <outfile xil_pn:name="registro_siso.ngr"/>
      <outfile xil_pn:name="registro_siso.prj"/>
      <outfile xil_pn:name="registro_siso.stx"/>
      <outfile xil_pn:name="registro_siso.syr"/>
      <outfile xil_pn:name="registro_siso.xst"/>
      <outfile xil_pn:name="registro_siso_vhdl.prj"/>
      <outfile xil_pn:name="registro_siso_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1538556578" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="990160958600725732" xil_pn:start_ts="1538556578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538556582" xil_pn:in_ck="6970485926871700157" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3302459694322997303" xil_pn:start_ts="1538556578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="registro_siso.bld"/>
      <outfile xil_pn:name="registro_siso.ngd"/>
      <outfile xil_pn:name="registro_siso_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1538556585" xil_pn:in_ck="6970485926871700158" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1502724157172790344" xil_pn:start_ts="1538556582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="registro_siso.pcf"/>
      <outfile xil_pn:name="registro_siso_map.map"/>
      <outfile xil_pn:name="registro_siso_map.mrp"/>
      <outfile xil_pn:name="registro_siso_map.ncd"/>
      <outfile xil_pn:name="registro_siso_map.ngm"/>
      <outfile xil_pn:name="registro_siso_map.xrpt"/>
      <outfile xil_pn:name="registro_siso_summary.xml"/>
      <outfile xil_pn:name="registro_siso_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1538556593" xil_pn:in_ck="-1547147392501411625" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1538556585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="registro_siso.ncd"/>
      <outfile xil_pn:name="registro_siso.pad"/>
      <outfile xil_pn:name="registro_siso.par"/>
      <outfile xil_pn:name="registro_siso.ptwx"/>
      <outfile xil_pn:name="registro_siso.unroutes"/>
      <outfile xil_pn:name="registro_siso.xpi"/>
      <outfile xil_pn:name="registro_siso_pad.csv"/>
      <outfile xil_pn:name="registro_siso_pad.txt"/>
      <outfile xil_pn:name="registro_siso_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1538556599" xil_pn:in_ck="1733346899102077295" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1538556593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="registro_siso.bgn"/>
      <outfile xil_pn:name="registro_siso.bit"/>
      <outfile xil_pn:name="registro_siso.drc"/>
      <outfile xil_pn:name="registro_siso.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1538556593" xil_pn:in_ck="6970485926871700026" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1538556590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="registro_siso.twr"/>
      <outfile xil_pn:name="registro_siso.twx"/>
    </transform>
  </transforms>

</generated_project>
