Search.setIndex({"titles": ["<span class=\"section-number\">12. </span>Standard RISC-V CSRs with Core-Specific Adaptations", "<span class=\"section-number\">17. </span>Build Arguments", "<span class=\"section-number\">9. </span>Cache Control", "<span class=\"section-number\">15. </span>Clock And Reset", "<span class=\"section-number\">16. </span>Complex Port List", "<span class=\"section-number\">11. </span>Low-Level Core Control", "<span class=\"section-number\">13. </span>CSR Address Map", "<span class=\"section-number\">10. </span>Debug Support", "<span class=\"section-number\">19. </span>Errata", "<span class=\"section-number\">4. </span>Memory Error Protection", "RISC-V VeeR EL2 Programmer\u2019s Reference Manual", "<span class=\"section-number\">14. </span>Interrupt Priorities", "<span class=\"section-number\">7. </span>External Interrupts", "<span class=\"section-number\">1. </span>RISC-V VeeR EL2 Programmer\u2019s Reference Manual", "<span class=\"section-number\">3. </span>Memory Map", "<span class=\"section-number\">2. </span>Core Overview", "<span class=\"section-number\">8. </span>Performance Monitoring", "<span class=\"section-number\">20. </span>Physical Memory Protection", "<span class=\"section-number\">6. </span>Power Management and Multi-Core Debug Control", "<span class=\"section-number\">23. </span>Interactive Debugging in Simulation", "<span class=\"section-number\">18. </span>Compliance Test Suite Failures", "<span class=\"section-number\">5. </span>Internal Timers", "<span class=\"section-number\">24. </span>Running Tock OS", "<span class=\"section-number\">21. </span>User Mode", "<span class=\"section-number\">22. </span>Verification"], "terms": {"A": [0, 1, 2, 3, 5, 7, 8, 9, 12, 14, 16, 17, 18, 21, 24], "summari": [0, 2, 5, 9, 12, 21], "control": [0, 1, 3, 4, 6, 9, 10, 13, 15, 23], "statu": [0, 6, 9, 10, 13, 15], "space": [0, 2, 5, 9, 12, 14, 18, 21], "platform": [0, 5, 7, 9, 12, 13, 14, 16, 18, 21, 24], "all": [0, 1, 2, 3, 4, 5, 7, 9, 12, 14, 15, 16, 17, 18, 21, 23, 24], "reserv": [0, 2, 5, 7, 12, 14, 16, 18, 21], "unus": [0, 2, 5, 7, 12, 14, 17, 18, 21], "bit": [0, 1, 2, 3, 4, 6, 7, 9, 12, 13, 14, 15, 16, 17, 18, 20, 21, 23, 24], "must": [0, 1, 2, 3, 4, 5, 7, 9, 12, 13, 14, 16, 17, 18, 21], "hardwir": [0, 2, 4, 5, 7, 12, 14, 16, 18, 21], "0": [0, 1, 4, 5, 6, 9, 11, 13, 14, 16, 17, 18, 20], "unless": [0, 2, 5, 7, 12, 13, 14, 18, 21], "otherwis": [0, 2, 5, 7, 9, 12, 14, 17, 18, 21, 24], "note": [0, 2, 3, 4, 5, 6, 7, 9, 12, 13, 14, 18, 20, 21], "read": [0, 4, 5, 7, 9, 10, 12, 13, 14, 16, 17, 18, 19, 21, 23, 24], "write": [0, 4, 5, 6, 7, 9, 10, 12, 13, 16, 17, 18, 20, 21, 24], "have": [0, 2, 4, 5, 7, 9, 12, 13, 14, 15, 16, 18, 20, 21, 24], "warl": [0, 2, 5, 7, 9, 12, 13, 14, 16, 18, 21], "ani": [0, 1, 2, 3, 5, 7, 9, 12, 13, 14, 18, 19, 21, 24], "valu": [0, 2, 4, 5, 6, 7, 9, 10, 12, 13, 16, 17, 18, 21, 23], "legal": [0, 2, 5, 7, 9, 12, 14, 18, 21], "behavior": [0, 2, 3, 5, 7, 9, 10, 12, 13, 16, 18, 20, 21, 23, 24], "The": [0, 1, 2, 3, 4, 5, 7, 8, 9, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24], "hold": [0, 2, 7, 9, 12, 17, 18, 21], "respect": [0, 3, 9, 12, 14, 18, 21, 23], "sinc": [0, 7, 9, 12, 14, 18, 21, 24], "veer": [0, 1, 2, 3, 7, 8, 9, 12, 16, 17, 19, 20, 21, 22, 23], "el2": [0, 1, 2, 3, 7, 8, 9, 12, 16, 17, 19, 20, 21, 22, 23, 24], "onli": [0, 2, 4, 6, 7, 8, 9, 12, 13, 14, 16, 18, 21, 23, 24], "support": [0, 2, 3, 9, 10, 13, 14, 15, 16, 18, 20, 23, 24], "user": [0, 7, 10, 13, 17, 19], "mode": [0, 2, 4, 5, 6, 7, 10, 12, 13, 14, 15, 17, 20, 21, 24], "supervisor": [0, 17, 23], "ar": [0, 1, 2, 3, 4, 5, 7, 9, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24], "implement": [0, 3, 4, 6, 7, 8, 9, 12, 14, 15, 16, 17, 18, 19, 20, 21, 23], "In": [0, 2, 3, 4, 7, 9, 12, 14, 16, 17, 18, 19, 22, 23, 24], "addit": [0, 2, 7, 9, 12, 13, 14, 15, 17, 18, 19], "also": [0, 1, 2, 3, 7, 9, 12, 14, 15, 16, 18, 21, 24], "host": [0, 2, 5, 12, 14, 18, 19], "local": [0, 9, 10, 11], "shown": [0, 3, 7, 12, 15, 16], "grai": 0, "background": [0, 12], "tabl": [0, 2, 3, 4, 6, 7, 9, 13, 14, 16, 17, 18, 21], "12": [0, 5, 7, 12, 13, 14, 16, 21], "1": [0, 1, 3, 4, 5, 6, 9, 11, 13, 14, 15, 16, 17, 19, 20, 22, 23, 24], "2": [0, 2, 3, 4, 5, 6, 9, 12, 13, 14, 15, 16, 17, 20, 21, 22, 23], "below": [0, 2, 7, 9, 12, 14, 18, 24], "i": [0, 1, 3, 4, 5, 6, 7, 8, 10, 12, 13, 15, 16, 17, 18, 19, 21, 22, 23, 24], "field": [0, 2, 7, 9, 12, 13, 14, 15, 17, 18, 21, 23], "descript": [0, 3, 4, 6, 7, 8, 10, 12, 13, 14, 15, 16, 17, 18], "access": [0, 1, 3, 5, 6, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20, 21, 24], "reset": [0, 2, 4, 5, 7, 9, 10, 12, 13, 17, 18, 19, 21, 23], "31": [0, 2, 4, 5, 9, 12, 14, 16, 18, 21], "r": [0, 2, 5, 7, 9, 12, 14, 15, 17, 18, 21, 22], "mceie": [0, 14], "30": [0, 7, 14, 16], "correct": [0, 2, 6, 11, 13, 24], "error": [0, 2, 6, 7, 10, 11, 12, 13, 16, 17, 24], "w": [0, 2, 5, 7, 9, 12, 14, 15, 17, 18, 21], "mitie0": [0, 21], "29": [0, 7, 13, 16, 21], "intern": [0, 3, 4, 6, 7, 10, 11, 12, 13, 14, 16, 18, 24], "timer": [0, 3, 4, 6, 7, 10, 11, 12, 13, 14, 16, 18], "mitie1": 0, "28": [0, 1, 7, 16, 21], "27": [0, 7, 9, 16], "meie": [0, 12, 18], "11": [0, 2, 5, 7, 12, 13, 14, 16, 17, 23], "extern": [0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 20, 21, 24], "10": [0, 2, 3, 5, 7, 12, 13, 14, 16, 17], "8": [0, 1, 2, 3, 5, 7, 12, 13, 14, 15, 16, 17, 23], "mtie": 0, "7": [0, 1, 2, 3, 4, 5, 7, 8, 9, 14, 15, 16, 17], "6": [0, 1, 2, 3, 5, 6, 7, 9, 12, 13, 14, 15, 16, 17, 18, 23], "4": [0, 1, 2, 3, 4, 5, 6, 7, 9, 13, 14, 15, 16, 17, 21], "msie": [0, 14], "3": [0, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 15, 16, 17, 20, 21], "softwar": [0, 2, 3, 4, 7, 10, 11, 12, 13, 17, 18, 21, 23], "m": [0, 7, 12, 14, 15, 20, 23], "mceip": [0, 14], "mitip0": [0, 21], "mitip1": 0, "meip": [0, 12], "mtip": 0, "msip": [0, 14], "indic": [0, 2, 4, 7, 9, 12, 13, 14, 17, 18, 23, 24], "trap": [0, 4, 6, 7, 12, 14, 17, 23], "includ": [0, 2, 9, 12, 14, 15, 16, 18, 19, 24], "except": [0, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 16, 18, 20, 21], "light": 0, "nmi": [0, 7, 9, 10, 11, 12, 13, 18], "dark": 0, "inform": [0, 4, 7, 9, 12, 13, 14, 18, 22, 23, 24], "provid": [0, 2, 3, 4, 7, 9, 12, 13, 14, 15, 16, 18, 20, 21, 23, 24], "mscaus": [0, 6, 13, 17], "see": [0, 1, 2, 3, 5, 6, 7, 8, 9, 12, 13, 14, 16, 18, 20, 21, 24], "secondari": [0, 6, 13, 17], "which": [0, 2, 3, 4, 7, 9, 12, 14, 15, 16, 17, 18, 19, 20, 24], "allow": [0, 3, 7, 12, 14, 16, 17, 18, 19, 23, 24], "determin": [0, 7, 9, 12, 13, 14, 16, 17, 24], "exact": [0, 9, 14], "case": [0, 5, 7, 9, 10, 12, 14, 17, 18, 21, 24], "where": [0, 7, 14, 17, 18, 24], "multipl": [0, 1, 7, 8, 9, 12, 14, 15, 16, 21], "differ": [0, 2, 3, 7, 9, 12, 14, 20, 24], "condit": [0, 7, 9, 10, 12, 13, 14, 18, 21], "share": [0, 12, 14], "singl": [0, 2, 3, 5, 7, 8, 9, 12, 13, 14, 15, 16, 21, 22, 23, 24], "code": [0, 2, 7, 10, 13, 14, 23, 24], "ha": [0, 2, 7, 9, 12, 14, 15, 17, 18, 19, 21], "wlrl": [0, 14], "thi": [0, 1, 2, 3, 5, 7, 8, 9, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24], "type": [0, 4, 7, 9, 10, 12, 17, 18, 24], "section": [0, 2, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 20, 24], "": [0, 1, 2, 3, 4, 6, 7, 8, 9, 14, 17, 18, 20, 21, 22, 23, 24], "n": [0, 1, 14, 15, 17], "0x0000_0000": [0, 1, 14], "pin": [0, 12, 14, 24], "assert": [0, 3, 12, 14, 17, 18], "non": [0, 1, 2, 3, 4, 5, 7, 9, 10, 11, 13, 16, 17, 18, 20, 21], "maskabl": [0, 3, 4, 7, 9, 10, 11, 12, 13, 18], "signal": [0, 7, 9, 10, 11, 13, 19, 21], "vector": [0, 4, 6, 10, 11, 13], "0x0000_0001": [0, 3], "instruct": [0, 1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24], "fault": [0, 9, 12, 13, 14, 17], "unmap": [0, 7, 12], "address": [0, 1, 2, 4, 5, 9, 10, 13, 15, 18, 20, 21, 22, 24], "uncorrect": [0, 7, 9, 12], "ecc": [0, 1, 2, 5, 7, 12, 13, 15], "detect": [0, 3, 7, 10, 12, 13, 14, 18, 21], "handl": [0, 8, 10, 12, 13, 17], "0x0000_0002": 0, "illeg": [0, 2, 7, 13, 14, 18], "0x0000_0003": [0, 3], "breakpoint": [0, 4, 7, 10, 14, 18], "0x0000_0004": [0, 6], "load": [0, 3, 4, 5, 7, 9, 10, 12, 13, 15, 16, 17, 20, 23, 24], "misalign": [0, 13, 16, 20], "5": [0, 2, 3, 5, 6, 7, 9, 12, 13, 14, 15, 16, 17, 18, 20], "0x0000_0005": 0, "0x0000_0006": 0, "store": [0, 2, 3, 4, 5, 7, 8, 9, 12, 13, 15, 16, 17, 18, 20, 23, 24], "amo": [0, 9, 12, 14], "0x0000_0007": 0, "0x0000_000b": 0, "environ": [0, 10, 14, 24], "call": [0, 14, 22, 24], "from": [0, 1, 2, 3, 7, 9, 12, 13, 14, 17, 18, 23, 24], "0x8000_0003": [0, 3, 14], "0x8000_0007": [0, 14], "0x8000_000b": [0, 14], "0x8000_001c": [0, 14, 21], "0x8000_001d": [0, 14, 21], "0x8000_001e": [0, 14], "0xf000_0000": [0, 14], "d": [0, 6, 13, 15, 16, 18], "bu": [0, 4, 5, 6, 9, 10, 12, 13, 15, 16, 18, 20], "imprecis": [0, 9, 13], "0xf000_0001": [0, 14], "block": [0, 5, 9, 10, 13, 14, 18, 23, 24], "0xf000_1000": [0, 12, 14], "fast": [0, 14], "doubl": [0, 9, 12, 13, 14], "redirect": [0, 14], "0xf000_1001": [0, 12, 14], "dccm": [0, 1, 3, 5, 6, 7, 12, 13, 15, 16, 24], "region": [0, 1, 2, 4, 6, 7, 10, 12, 13, 17, 24], "0xf000_1002": [0, 12, 14], "other": [0, 1, 2, 7, 9, 12, 14, 17, 18, 23], "integ": [0, 1, 12, 14, 15], "run": [0, 2, 3, 4, 7, 10, 12, 13, 14, 19, 21, 23, 24], "hart": [0, 7, 12, 14, 17], "uniqu": 0, "might": [0, 3, 4, 7, 9, 12, 14, 18], "necessarili": 0, "number": [0, 1, 6, 7, 9, 12, 13, 14, 16, 17, 18, 22, 24], "contigu": [0, 12, 14], "multiprocessor": 0, "system": [0, 4, 9, 13, 15, 18, 20, 24], "least": [0, 1, 3, 7, 12, 14], "one": [0, 1, 3, 4, 7, 9, 12, 14, 15, 16, 17, 18, 21, 24], "zero": [0, 7, 10, 12, 13, 23], "certain": [0, 14, 24], "ensur": [0, 3, 14], "exactli": [0, 7], "some": [0, 5, 7, 9, 12, 14, 24], "e": [0, 1, 2, 3, 5, 7, 9, 12, 16, 18, 20, 21, 24], "g": [0, 2, 7, 9, 12, 14, 18, 20, 22, 24], "henc": [0, 16], "requir": [0, 3, 5, 7, 9, 12, 13, 14, 18, 22, 24], "known": [0, 7, 12, 20, 24], "split": [0, 14], "two": [0, 1, 2, 3, 7, 9, 12, 14, 15, 16, 17, 18, 19, 20, 21, 24], "fix": [0, 13, 14, 20, 24], "size": [0, 1, 2, 3, 4, 7, 9, 12, 14, 15], "soc": [0, 3, 4, 7, 9, 10, 12, 13, 16, 18, 24], "core_id": [0, 4], "sourc": [0, 7, 9, 10, 14, 18], "coreid": 0, "If": [0, 2, 3, 7, 9, 12, 14, 16, 18, 21, 24], "more": [0, 2, 3, 7, 12, 14, 15, 16, 18, 20, 24], "than": [0, 2, 3, 7, 9, 12, 14, 16, 17, 18, 21, 24], "each": [0, 1, 2, 3, 7, 8, 9, 12, 16, 17, 18, 21, 24], "its": [0, 1, 2, 7, 9, 12, 14, 15, 18, 21, 24], "own": [0, 1, 12, 14, 24], "reflect": [0, 7, 12], "hartid": 0, "start": [0, 1, 2, 4, 7, 12, 14, 15, 17, 18, 21, 24], "0x0": [0, 14], "up": [0, 7, 12, 14, 15, 16, 24], "0xf": [0, 14], "16": [0, 1, 2, 4, 5, 7, 9, 13, 14, 15, 16, 17, 20], "per": [0, 4, 9, 12, 16], "master": [0, 3, 4, 7, 9, 14, 16, 20], "valid": [1, 2, 4, 7, 9, 12, 14, 16], "inst": 1, "data_access_addrx": 1, "mask": [1, 7, 12, 14, 17], "data_access_maskx": 1, "64b": [1, 14], "signific": [1, 7, 12, 14], "an": [1, 3, 7, 8, 9, 12, 13, 14, 16, 17, 18, 19, 21, 23, 24], "minu": [1, 7, 14, 15], "For": [1, 2, 4, 7, 9, 12, 14, 15, 17, 18, 21, 22, 24], "left": [1, 14], "justifi": [1, 2, 7], "right": [1, 2, 7, 17, 24], "No": [1, 7, 9, 12, 16, 18], "mai": [1, 2, 3, 4, 5, 7, 9, 10, 12, 13, 14, 15, 18, 20, 21, 24], "correspond": [1, 7, 12, 14, 16, 17, 18, 21, 24], "posit": [1, 9, 14, 21], "most": [1, 7, 14], "window": [1, 14], "x": [1, 15, 17], "enabl": [1, 3, 4, 5, 6, 7, 9, 10, 14, 15, 16, 18, 21, 24], "inst_access_enablex": 1, "disabl": [1, 4, 6, 7, 10, 13, 14, 16, 17, 18, 20, 21], "base": [1, 6, 7, 9, 12, 13, 14, 15, 16, 18], "inst_access_addrx": 1, "0xffff_ffc0": 1, "inst_access_maskx": 1, "0x0000_003f": 1, "0xffff_ffff": [1, 14, 21], "data": [1, 3, 4, 6, 8, 9, 13, 15, 17, 18, 20, 24], "data_access_enablex": 1, "placement": 1, "32": [1, 2, 6, 9, 12, 14, 15, 16, 21, 23], "rang": [1, 3, 7, 9, 12, 13, 14, 17, 20, 24], "veri": 1, "flexibl": 1, "assign": 1, "within": [1, 12, 14, 18], "natur": [1, 2, 7, 14, 17], "power": [1, 3, 4, 5, 6, 7, 9, 10, 13, 16, 17, 21], "boundari": [1, 9, 13, 14, 17, 24], "rel": [1, 7, 9, 11, 14, 18], "start_address": 1, "wherea": [1, 12, 23], "exampl": [1, 2, 4, 9, 10, 13, 19, 22, 24], "8kb": [1, 2], "0x0000_2000": 1, "0x0000_4000": 1, "0x0000_6000": 1, "etc": [1, 7, 12], "next": [1, 7, 12, 14, 18, 21, 24], "bigger": 1, "48kb": 1, "64kb": 1, "0x0001_0000": 1, "0x0002_0000": 1, "0x0003_0000": 1, "overlap": 1, "cross": [1, 7, 12, 13, 14, 18], "specifi": [1, 2, 7, 8, 14, 15, 18, 24], "offset": [1, 12, 14], "follow": [1, 2, 3, 7, 8, 9, 12, 14, 15, 17, 18, 23, 24], "describ": [1, 2, 3, 5, 7, 9, 12, 14, 15, 16, 18, 21, 22, 24], "abov": [1, 12, 14, 19, 21, 24], "iccm": [1, 5, 6, 7, 13, 15, 16], "rv_iccm_en": 1, "rv_iccm_region": 1, "15": [1, 2, 3, 5, 7, 12, 14, 16, 17], "rv_iccm_offset": 1, "byte": [1, 2, 7, 8, 14, 15, 17], "satisfi": 1, "rv_iccm_siz": 1, "64": [1, 2, 7, 9, 14, 15, 16, 17, 21], "128": [1, 7, 14], "256": [1, 14], "512": [1, 16], "kb": 1, "rv_dccm_region": 1, "rv_dccm_offset": 1, "rv_dccm_size": 1, "48": [1, 14, 16], "cach": [1, 3, 6, 10, 13, 14, 15, 16, 18], "rv_icache_en": [1, 2], "rv_icache_s": 1, "rv_icache_ecc": 1, "pariti": [1, 2, 15], "pic": [1, 5, 7, 10, 13, 14, 18], "rv_pic_region": 1, "rv_pic_offset": 1, "rv_pic_siz": 1, "chapter": [2, 3, 5, 7, 12, 13, 14, 15, 16, 18, 21, 22, 24], "core": [2, 7, 10, 13, 16, 17, 19, 20, 21, 22, 23, 24], "capabl": [2, 9, 13, 18, 24], "option": [2, 7, 9, 14, 15, 17, 18, 23, 24], "instanti": [2, 4, 9, 12, 13], "build": [2, 3, 5, 9, 10, 14, 19, 24], "argument": [2, 5, 9, 10, 14, 24], "As": [2, 3, 24], "memori": [2, 3, 4, 6, 7, 10, 13, 15, 16, 18, 19, 20, 24], "synchron": [2, 3, 4, 6, 7, 12, 16, 18], "trigger": [2, 6, 13, 16, 17, 18, 20, 21, 24], "dmst": [2, 6], "debugg": [2, 7, 8, 12, 14, 18], "initi": [2, 7, 9, 13, 14], "equival": [2, 14], "fenc": [2, 5, 9, 10, 12, 15, 16, 23], "fence_i": [2, 10, 14], "part": [2, 7, 13, 18, 24], "execut": [2, 3, 5, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22], "entri": [2, 7, 12, 17, 18], "invalid": [2, 9, 12, 14], "mrac": [2, 6, 13, 20], "One": [2, 12, 18], "cacheabl": [2, 14], "set": [2, 3, 5, 7, 9, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24], "effect": [2, 5, 7, 10, 13, 18, 20, 23], "turn": [2, 5, 12, 14, 20], "off": [2, 4, 5, 12, 13, 14, 17, 18, 20], "firmwar": [2, 5, 9, 12, 14, 21], "well": [2, 3, 7, 8, 9, 12, 14, 16, 18, 21, 24], "hardwar": [2, 4, 6, 7, 9, 10, 12, 13, 14, 16, 18], "debug": [2, 4, 6, 9, 10, 13, 14, 15, 16, 20, 21, 24], "direct": [2, 12, 13, 14], "raw": 2, "content": [2, 7, 9, 12, 13, 14], "import": [2, 9, 12], "lru": 2, "can": [2, 3, 4, 7, 9, 12, 14, 17, 18, 19, 21, 22, 23, 24], "manipul": [2, 13, 15, 16], "It": [2, 7, 9, 12, 14, 16, 17, 18, 19, 23, 24], "possibl": [2, 7, 9, 12, 14, 18, 19, 23, 24], "inject": [2, 24], "check": [2, 3, 5, 7, 9, 10, 12, 14], "recoveri": [2, 3], "five": [2, 18], "0h": 2, "perform": [2, 3, 4, 5, 6, 7, 8, 9, 10, 13, 14, 15, 17, 18, 19, 24], "locat": [2, 3, 7, 9, 12, 14, 18, 20, 22, 24], "detail": [2, 7, 14, 15, 20, 22, 24], "protect": [2, 4, 10, 13, 15], "sram": [2, 9], "flop": [2, 3, 12], "broadli": 2, "divid": [2, 9, 15], "categori": [2, 9], "few": [2, 12, 16, 18], "how": [2, 12, 13, 15, 18], "gener": [2, 10, 14, 15, 16, 17, 21, 24], "dump": [2, 24], "investig": 2, "issu": [2, 4, 7, 8, 9, 14, 18, 20], "diagnos": 2, "stuck": [2, 9], "preload": 2, "bug": 2, "prevent": [2, 7, 10, 13, 14, 18], "fetch": [2, 3, 4, 9, 10, 13, 14, 15, 16, 17, 20], "evalu": [2, 12], "To": [2, 7, 10, 12, 13, 17, 18, 19, 22, 24], "advantag": 2, "without": [2, 7, 9, 12, 13, 14, 17, 18], "essenti": [2, 22], "step": [2, 3, 7, 9, 12, 13, 21, 22], "associ": [2, 7, 9, 12, 14, 15], "caus": [2, 4, 6, 7, 9, 10, 12, 13, 17, 18, 23, 24], "get": [2, 7, 9, 12, 13, 14, 18, 21, 24], "instr": [2, 16], "parity0": 2, "new": [2, 7, 12, 13, 15, 18, 23, 24], "calcul": [2, 12, 14, 15, 17], "should": [2, 3, 4, 5, 7, 8, 9, 12, 14, 17, 18, 22, 24], "copi": [2, 7, 9, 13, 23, 24], "icach": [2, 9], "align": [2, 7, 8, 9, 12, 15, 16, 17, 20], "000": 2, "00": [2, 12, 17], "increment": [2, 4, 7, 9, 13, 14, 16, 18, 21], "back": [2, 9, 10, 14, 18, 21, 24], "total": [2, 9, 12, 16], "iter": 2, "specif": [2, 3, 5, 7, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 20, 21, 23, 24], "either": [2, 7, 9, 12, 13, 14, 15, 16, 17, 18], "onc": [2, 7, 12, 18, 24], "written": [2, 7, 9, 12, 14, 19, 21, 24], "four": [2, 3, 12, 15, 16, 17], "cover": [2, 9, 12, 18, 24], "consecut": [2, 9], "There": [2, 12, 14, 15, 18, 24], "attempt": [2, 7, 8, 14, 18], "machin": [2, 7, 10, 13, 16, 17, 18, 19], "rais": [2, 7, 14, 17], "map": [2, 4, 5, 7, 9, 10, 16, 18, 21, 24], "standard": [2, 3, 4, 5, 7, 9, 10, 13, 14, 18, 20, 21, 24], "25": [2, 7, 16], "24": [2, 7, 16], "incl": [2, 4, 7], "23": [2, 7, 13, 16, 19], "22": [2, 7, 12, 13, 16, 20, 24], "21": [2, 7, 13, 15, 16], "20": [2, 7, 13, 14, 15, 16, 23], "19": [2, 5, 7, 13, 16], "17": [2, 7, 14, 16], "upper": [2, 4, 6, 7, 13, 14, 21, 23], "smaller": [2, 14, 15, 17], "256kb": 2, "ignor": [2, 6, 7, 9, 12, 14, 18], "doe": [2, 7, 12, 13, 14, 18, 21, 24], "combin": [2, 14, 15, 21, 22, 24], "layout": [2, 9], "9": [2, 3, 5, 7, 12, 13, 14, 15, 16], "dure": [2, 3, 7, 14, 18, 21], "normal": [2, 4, 7, 14, 18], "over": [2, 7, 19], "howev": [2, 4, 7, 8, 9, 12, 14, 18], "comput": 2, "parity1": 2, "higher": [2, 7, 12, 14, 18, 21], "larger": [2, 7, 15, 16, 24], "pseudo": [2, 24], "same": [2, 3, 7, 9, 12, 14, 16, 18, 21], "independ": [2, 3, 7, 9, 12, 14, 21], "way0": 2, "way2": 2, "way1": 2, "way3": 2, "parity3": 2, "parity2": 2, "even": [2, 7, 9, 12, 14, 18], "popul": [2, 12], "w1r0": [2, 14, 18], "column": [2, 4, 14, 18], "r0": [2, 7, 12, 14, 18], "w1": [2, 7, 14, 18], "subdivid": [2, 14], "bank": 2, "wide": [2, 4, 7, 14, 16, 23], "us": [3, 4, 5, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24], "separ": [3, 7, 12, 14, 16, 18, 20], "input": [3, 12, 14, 17, 24], "abil": 3, "interact": [3, 10], "when": [3, 5, 7, 9, 12, 13, 14, 16, 17, 18, 19, 20, 21, 23, 24], "still": [3, 7, 9, 12, 14, 15, 18], "driven": 3, "clk": [3, 4, 7], "output": [3, 12, 17, 22, 24], "those": [3, 4, 14], "list": [3, 6, 7, 10, 13, 14, 15, 17, 24], "three": [3, 7, 18, 24], "slave": [3, 4, 9, 10, 16], "dma": [3, 4, 5, 9, 10, 13, 15, 16], "_bus_clk_en": 3, "select": [3, 4, 5, 6, 10, 12, 14, 16, 17], "fig": [3, 9, 12, 15, 18, 19, 24], "depict": [3, 9, 12, 15, 18], "conceptu": [3, 9, 12, 18], "relationship": 3, "time": [3, 7, 9, 12, 14, 17, 18, 19, 21], "net": 3, "explicitli": [3, 7], "buffer": [3, 5, 7, 14, 18], "tree": [3, 12], "expect": [3, 8, 10, 13, 15, 18, 20, 22], "synthes": 3, "place": [3, 15, 18, 22, 24], "androut": 3, "achiev": [3, 8, 12], "frequenc": [3, 7, 15, 18], "depend": [3, 5, 7, 9, 12, 14, 17, 18, 22], "configur": [3, 7, 10, 14, 15, 19, 20], "silicon": 3, "technologi": [3, 9, 15], "rate": [3, 9], "eight": [3, 12], "slower": 3, "logic": [3, 4, 12, 15, 17, 18, 19, 24], "outsid": [3, 7, 14, 18], "receiv": [3, 5, 9, 12, 14, 18], "domain": [3, 7, 12, 18], "pass": [3, 7, 14, 18, 19], "through": [3, 7, 12, 14, 18, 19, 20, 24], "stage": [3, 12, 15], "full": [3, 12, 14, 16, 18], "cycl": [3, 4, 6, 7, 8, 9, 10, 12, 14, 15, 16, 18, 21, 22], "guarante": [3, 7, 9, 12, 14, 20], "shorter": [3, 12, 14], "puls": [3, 7, 12, 14], "drop": [3, 12, 14], "circuit": [3, 12, 13, 14], "dir": [3, 4], "interrupt": [3, 4, 6, 7, 9, 10, 13, 15, 16, 17, 24], "extintsrc_req": [3, 4], "pt": [3, 4], "pic_total_int": [3, 4], "soft_int": [3, 4, 14], "risc": [3, 4, 8, 14, 17, 18, 20, 21, 24], "v": [3, 4, 8, 14, 17, 18, 20, 21, 24], "timer_int": [3, 4], "nmi_int": [3, 4, 14, 18], "manag": [3, 4, 6, 9, 10, 12, 16, 21], "unit": [3, 4, 5, 10, 13, 14, 15, 17, 18, 19], "pmu": [3, 4, 9, 12, 13, 16, 18, 21], "i_cpu_halt_req": [3, 4], "halt": [3, 4, 6, 9, 12, 13, 16, 21], "request": [3, 4, 7, 12, 13, 14, 19, 20, 24], "i_cpu_run_req": [3, 4], "multi": [3, 4, 10, 13, 24], "processor": [3, 4, 13, 18], "mpc": [3, 4, 7, 13], "mpc_debug_halt_req": [3, 4, 18], "mpc_debug_run_req": [3, 4, 13, 18], "jtag_tck": [3, 4, 7], "test": [3, 4, 7, 9, 10, 13, 17, 19], "jtag_tm": [3, 4], "jtag_tdi": [3, 4], "jtag_trst_n": [3, 4], "jtag_tdo": [3, 4], "out": [3, 4, 7, 9, 14, 15, 16, 17, 18], "activ": [3, 4, 7, 12, 13, 14, 16, 19, 21, 24], "low": [3, 7, 10, 12, 14, 18, 24], "deassert": [3, 7, 12, 14, 18], "avoid": [3, 7, 8, 9, 12, 14, 18], "glitch": 3, "insid": [3, 18, 24], "stabl": [3, 15], "befor": [3, 5, 7, 9, 12, 14, 16, 17, 18, 20, 24], "backend": 3, "perspect": [3, 12, 18], "care": 3, "taken": [3, 7, 9, 12, 16, 24], "rout": [3, 18], "optim": [3, 8, 13], "adequ": [3, 9], "distribut": [3, 13], "network": 3, "slew": 3, "transit": [3, 9, 10, 12, 18, 21], "target": [3, 7, 10, 14, 15, 18, 19, 22], "function": [3, 7, 9, 10, 14, 16, 17, 18, 24], "delai": [3, 7, 13, 18], "close": [3, 9, 13, 15, 24], "match": [3, 6, 12, 14, 17, 20], "maintain": 3, "reason": [3, 7, 9, 12, 14, 18, 20], "latenc": [3, 12, 14, 15, 18, 20], "skew": 3, "further": [3, 14, 15, 17, 18], "final": [3, 18], "signoff": 3, "proper": [3, 10, 18, 24], "though": [3, 9, 12, 14, 18], "thei": [3, 9, 14, 21], "challeng": 3, "model": [3, 12, 19], "static": 3, "analysi": [3, 9], "entir": [3, 7, 9, 12, 14, 15, 19, 24], "between": [3, 7, 12, 14, 18, 20, 24], "connect": [3, 12, 14, 17, 18, 19], "layer": 3, "ti": [3, 4, 12, 13, 18], "visibl": [3, 12, 24], "while": [3, 7, 9, 12, 13, 14, 16, 21], "result": [3, 7, 9, 12, 14, 17, 18, 21, 24], "unpredict": [3, 16], "state": [3, 4, 5, 7, 9, 10, 12, 13, 14, 16, 19, 21, 24], "abl": [3, 14, 18], "first": [3, 6, 7, 12, 13, 17, 18, 22], "program": [3, 6, 7, 12, 14, 15, 18, 19, 21, 22, 24], "after": [3, 5, 7, 9, 12, 13, 14, 16, 17, 18, 21, 23], "dmcontrol": 3, "regist": [3, 4, 6, 10, 11, 13, 15, 19, 20], "ndmreset": [3, 7], "transport": 3, "sequenc": [3, 7, 12], "db": [3, 7, 9, 16, 18, 21], "take": [3, 7, 12, 14, 18, 20, 21], "dmactiv": [3, 7], "haltreq": [3, 7], "clear": [3, 7, 9, 13, 14, 18, 20, 21], "0x8000_0001": 3, "Not": [4, 7, 10, 12, 14], "present": [4, 7, 12, 14, 23, 24], "given": [4, 7, 9, 17], "interfac": [4, 8, 10, 13, 14, 15, 16, 19, 20, 24], "axi4": [4, 5, 14, 15, 16, 22], "ahb": [4, 5, 10, 13, 15, 16], "lite": [4, 5, 10, 15, 16], "asynchron": [4, 12, 14, 18], "clock": [4, 6, 7, 9, 10, 12, 14, 16, 18, 21], "mark": [4, 15, 16, 17, 20], "async": 4, "ifu_bus_clk_en": 4, "ifu": [4, 5, 13, 14, 17, 18], "lsu_bus_clk_en": 4, "lsu": [4, 5, 8, 12, 13, 14, 17, 18], "dbg_bus_clk_en": 4, "dma_bus_clk_en": 4, "rst_l": [4, 13, 14], "excl": 4, "modul": [4, 10, 13], "rst_vec": [4, 14], "dbg_rst_l": [4, 7, 13], "jtag": [4, 13, 18, 19], "nmi_vec": [4, 14], "id": [4, 6, 10, 14], "mhartid": [4, 6, 10, 14], "channel": [4, 17], "ifu_axi_awvalid": 4, "ifu_axi_awreadi": 4, "readi": [4, 16, 22], "ifu_axi_awid": 4, "ifu_bus_tag": 4, "ifu_axi_awaddr": 4, "ifu_axi_awlen": 4, "burst": [4, 7], "length": 4, "ifu_axi_aws": 4, "ifu_axi_awburst": 4, "ifu_axi_awlock": 4, "lock": [4, 14, 17], "ifu_axi_awcach": 4, "ifu_axi_awprot": 4, "ifu_axi_awqo": 4, "qualiti": [4, 5], "servic": [4, 5, 9, 12, 18, 21], "qo": [4, 5], "ifu_axi_awregion": 4, "identifi": [4, 7, 13, 24], "ifu_axi_wvalid": 4, "ifu_axi_wreadi": 4, "ifu_axi_wdata": 4, "63": 4, "ifu_axi_wstrb": 4, "strobe": 4, "ifu_axi_wlast": 4, "last": [4, 7, 12, 13], "respons": [4, 5, 9, 12, 14, 19, 20, 24], "ifu_axi_bvalid": 4, "ifu_axi_breadi": 4, "ifu_axi_bid": 4, "tag": [4, 7, 9, 14], "ifu_axi_bresp": 4, "ifu_axi_arvalid": 4, "ifu_axi_arreadi": 4, "ifu_axi_arid": 4, "ifu_axi_araddr": 4, "ifu_axi_arlen": 4, "0b0000_0000": 4, "ifu_axi_ars": 4, "0b011": 4, "ifu_axi_arburst": 4, "0b01": [4, 17], "ifu_axi_arlock": 4, "ifu_axi_arcach": 4, "0b1111": 4, "ifu_axi_arprot": 4, "0b100": 4, "ifu_axi_arqo": 4, "0b0000": 4, "ifu_axi_arregion": 4, "ifu_axi_rvalid": 4, "ifu_axi_rreadi": 4, "ifu_axi_rid": 4, "ifu_axi_rdata": 4, "ifu_axi_rresp": 4, "ifu_axi_rlast": 4, "lsu_axi_awvalid": 4, "lsu_axi_awreadi": 4, "lsu_axi_awid": 4, "lsu_bus_tag": 4, "lsu_axi_awaddr": 4, "lsu_axi_awlen": 4, "lsu_axi_aws": 4, "lsu_axi_awburst": 4, "lsu_axi_awlock": 4, "lsu_axi_awcach": 4, "lsu_axi_awprot": 4, "0b000": 4, "lsu_axi_awqo": 4, "lsu_axi_awregion": 4, "lsu_axi_wvalid": 4, "lsu_axi_wreadi": 4, "lsu_axi_wdata": 4, "lsu_axi_wstrb": 4, "lsu_axi_wlast": 4, "lsu_axi_bvalid": 4, "lsu_axi_breadi": 4, "lsu_axi_bid": 4, "lsu_axi_bresp": 4, "lsu_axi_arvalid": 4, "lsu_axi_arreadi": 4, "lsu_axi_arid": 4, "lsu_axi_araddr": 4, "lsu_axi_arlen": 4, "lsu_axi_ars": 4, "lsu_axi_arburst": 4, "lsu_axi_arlock": 4, "lsu_axi_arcach": 4, "lsu_axi_arprot": 4, "lsu_axi_arqo": 4, "lsu_axi_arregion": 4, "lsu_axi_rvalid": 4, "lsu_axi_rreadi": 4, "lsu_axi_rid": 4, "lsu_axi_rdata": 4, "lsu_axi_rresp": 4, "lsu_axi_rlast": 4, "sb_axi_awvalid": 4, "sb_axi_awreadi": 4, "sb_axi_awid": 4, "sb_bus_tag": 4, "sb_axi_awaddr": 4, "sb_axi_awlen": 4, "sb_axi_aws": 4, "sb_axi_awburst": 4, "sb_axi_awlock": 4, "sb_axi_awcach": 4, "sb_axi_awprot": 4, "sb_axi_awqo": 4, "sb_axi_awregion": 4, "sb_axi_wvalid": 4, "sb_axi_wreadi": 4, "sb_axi_wdata": 4, "sb_axi_wstrb": 4, "sb_axi_wlast": 4, "sb_axi_bvalid": 4, "sb_axi_breadi": 4, "sb_axi_bid": 4, "sb_axi_bresp": 4, "sb_axi_arvalid": 4, "sb_axi_arreadi": 4, "sb_axi_arid": 4, "sb_axi_araddr": 4, "sb_axi_arlen": 4, "sb_axi_ars": 4, "sb_axi_arburst": 4, "sb_axi_arlock": 4, "sb_axi_arcach": 4, "sb_axi_arprot": 4, "sb_axi_arqo": 4, "sb_axi_arregion": 4, "sb_axi_rvalid": 4, "sb_axi_rreadi": 4, "sb_axi_rid": 4, "sb_axi_rdata": 4, "sb_axi_rresp": 4, "sb_axi_rlast": 4, "dma_axi_awvalid": 4, "dma_axi_awreadi": 4, "dma_axi_awid": 4, "dma_bus_tag": 4, "dma_axi_awaddr": 4, "dma_axi_awlen": 4, "dma_axi_aws": 4, "dma_axi_awburst": 4, "dma_axi_awprot": 4, "dma_axi_wvalid": 4, "dma_axi_wreadi": 4, "dma_axi_wdata": 4, "dma_axi_wstrb": 4, "dma_axi_wlast": 4, "dma_axi_bvalid": 4, "dma_axi_breadi": 4, "dma_axi_bid": 4, "dma_axi_bresp": 4, "dma_axi_arvalid": 4, "dma_axi_arreadi": 4, "dma_axi_arid": 4, "dma_axi_araddr": 4, "dma_axi_arlen": 4, "dma_axi_ars": 4, "dma_axi_arburst": 4, "dma_axi_arprot": 4, "dma_axi_rvalid": 4, "dma_axi_rreadi": 4, "dma_axi_rid": 4, "dma_axi_rdata": 4, "dma_axi_rresp": 4, "dma_axi_rlast": 4, "haddr": 4, "hburst": 4, "hmastlock": 4, "transfer": [4, 7], "hprot": 4, "hsize": 4, "htran": 4, "hwrite": 4, "hrdata": 4, "hreadi": 4, "finish": [4, 12, 18], "hresp": 4, "lsu_haddr": 4, "lsu_hburst": 4, "lsu_hmastlock": 4, "lsu_hprot": 4, "lsu_hsiz": 4, "lsu_htran": 4, "lsu_hwdata": 4, "lsu_hwrit": 4, "lsu_hrdata": 4, "lsu_hreadi": 4, "lsu_hresp": 4, "sb_haddr": 4, "sb_hburst": 4, "sb_hmastlock": 4, "sb_hprot": 4, "sb_hsize": 4, "sb_htran": 4, "sb_hwdata": 4, "sb_hwrite": 4, "sb_hrdata": 4, "sb_hreadi": 4, "sb_hresp": 4, "dma_haddr": 4, "dma_hburst": 4, "dma_hmastlock": 4, "dma_hprot": 4, "dma_hsiz": 4, "dma_htran": 4, "dma_hwdata": 4, "dma_hwrit": 4, "dma_hsel": 4, "dma_hreadyin": 4, "dma_hrdata": 4, "dma_hreadyout": 4, "dma_hresp": 4, "o_cpu_halt_ack": 4, "acknowledg": [4, 7, 13, 14, 18], "o_cpu_halt_statu": 4, "o_cpu_run_ack": 4, "mpc_debug_halt_ack": [4, 18], "mpc_debug_run_ack": [4, 18], "mpc_reset_run_req": [4, 13, 18], "o_debug_mode_statu": 4, "debug_brkpt_statu": [4, 18], "counter": [4, 6, 7, 10, 13, 14, 15, 18], "dec_tlu_perfcnt0": 4, "dec_tlu_perfcnt1": 4, "dec_tlu_perfcnt2": 4, "dec_tlu_perfcnt3": 4, "trace": [4, 5, 6, 13, 22, 24], "trace_rv_i_insn_ip": 4, "opcod": [4, 7], "trace_rv_i_address_ip": 4, "trace_rv_i_valid_ip": 4, "trace_rv_i_exception_ip": 4, "trace_rv_i_ecause_ip": 4, "trace_rv_i_interrupt_ip": [4, 13], "trace_rv_i_tval_ip": 4, "sync": 4, "jtag_id": [4, 7], "idcod": 4, "scan_mod": [4, 24], "scan": [4, 7], "oper": [4, 7, 8, 10, 14, 16, 19, 21, 23], "mbist_mod": 4, "mbist": [4, 9], "transact": [4, 5, 7, 10, 14, 16, 18], "maximum": [4, 12, 14, 22], "flag": [4, 7, 14, 17, 23], "buss": 4, "minim": [4, 16, 18], "enough": [4, 12, 18], "deliv": 4, "produc": 4, "relat": [4, 7, 10, 12, 16, 23], "slot": 4, "intend": [5, 18], "increas": [5, 9, 22], "prove": 5, "problem": 5, "default": [5, 12, 14, 18, 19, 21, 23, 24], "need": [5, 9, 12, 14, 18, 19, 22, 24], "dqc": [5, 14], "18": [5, 7, 16], "Of": [5, 10, 16], "13": [5, 6, 7, 12, 13, 14, 16, 18, 20], "td": 5, "elfd": 5, "forward": [5, 9, 12, 14, 15], "cecd": 5, "sepd": [5, 13], "side": [5, 7, 10, 13, 20], "pipelin": [5, 9, 12, 14, 15, 23, 24], "subsequ": [5, 12, 14], "until": [5, 7, 9, 12, 14, 17, 18], "bpd": [5, 14], "branch": [5, 7, 14, 15, 16, 20, 24], "predict": 5, "return": [5, 7, 10, 12, 13, 14], "stack": [5, 12, 13, 14], "wbcd": 5, "wb": [5, 15, 16], "coalesc": [5, 14], "pd": 5, "overrid": [5, 18], "lower": [5, 7, 9, 12, 14, 16, 17, 21], "o": [5, 10, 13], "picio": [5, 12], "misc": 5, "miscellan": 5, "dec": [5, 13], "exu": [5, 13], "privileg": [6, 7, 10, 12, 13, 14, 24], "name": [6, 7, 10, 13, 15, 16, 22, 24], "0x301": 6, "mrw": [6, 12], "misa": [6, 10], "isa": [6, 10, 13], "extens": [6, 10, 13, 14, 20, 23, 24], "0x4000_1104": 6, "0xf11": 6, "mro": [6, 12], "mvendorid": 6, "vendor": 6, "0x0000_0045": 6, "0xf12": 6, "marchid": 6, "architectur": [6, 7, 9, 13, 14, 15, 20, 24], "0x0000_0010": 6, "0xf13": 6, "mimpid": [6, 13], "0xf14": 6, "thread": [6, 7, 10, 14], "0x300": 6, "mstatu": [6, 7, 10, 12, 16, 18, 20], "0x304": 6, "mie": [6, 7, 10, 12, 14, 16, 18, 20, 21], "pend": [6, 7, 9, 10, 13, 14, 18, 21], "mip": [6, 10, 12, 14, 21], "0x305": 6, "mtvec": [6, 12], "handler": [6, 7, 9, 14, 17, 23], "0x320": 6, "mcountinhibit": [6, 16], "inhibit": [6, 7, 16], "0x323": 6, "mhpmevent3": [6, 13, 16], "monitor": [6, 10, 18, 23], "event": [6, 9, 10, 13, 14, 24], "selector": [6, 16], "0x324": 6, "mhpmevent4": 6, "0x325": 6, "mhpmevent5": 6, "0x326": 6, "mhpmevent6": [6, 16], "0x340": 6, "mscratch": 6, "scratch": 6, "0x341": 6, "mepc": [6, 12], "0x342": [6, 17], "mcaus": [6, 10, 12, 17, 21, 23], "0x343": 6, "mtval": [6, 13, 14], "bad": [6, 7, 9], "0x344": 6, "0x7a0": 6, "tselect": 6, "0x7a1": 6, "tdata1": 6, "mcontrol": [6, 14], "0x7a2": 6, "tdata2": 6, "second": [6, 7, 12, 17, 18], "0x7b0": 6, "drw": 6, "dcsr": [6, 16, 18], "0x7b1": 6, "dpc": [6, 18], "pc": [6, 9, 14, 18, 24], "0xb00": 6, "mcycl": [6, 16, 18, 23], "0xb02": 6, "minstret": [6, 16, 23], "retir": [6, 9, 15, 16], "0xb03": 6, "mhpmcounter3": [6, 16], "0xb04": 6, "mhpmcounter4": 6, "0xb05": 6, "mhpmcounter5": 6, "0xb06": 6, "mhpmcounter6": [6, 16], "0xb80": 6, "mcycleh": 6, "rv32i": [6, 20], "0xb82": 6, "minstreth": 6, "0xb83": 6, "mhpmcounter3h": 6, "0xb84": 6, "mhpmcounter4h": 6, "0xb85": 6, "mhpmcounter5h": 6, "0xb86": 6, "mhpmcounter6h": 6, "summar": [6, 7, 9, 11, 12, 14], "0x7c0": 6, "0x7c2": 6, "mcpc": [6, 21], "paus": [6, 16, 21], "0x7c4": 6, "0x7c6": 6, "mpmc": 6, "0x7c8": 6, "dicaw": 6, "arrai": [6, 9, 12, 14], "wai": [6, 15, 24], "index": [6, 7, 12, 13], "0x7c9": 6, "dicad0": 6, "0x7ca": 6, "dicad1": 6, "0x7cb": 6, "dicago": 6, "go": [6, 12, 14, 18], "0x7cc": 6, "dicad0h": 6, "high": [6, 7, 12, 13, 14, 15, 18], "0x7ce": 6, "mfdht": 6, "forc": [6, 14, 20], "threshold": [6, 10, 13, 14, 24], "0x7cf": 6, "mfdh": 6, "0x7d2": 6, "mitcnt0": [6, 13, 18], "0x7d3": 6, "mitb0": 6, "bound": 6, "0x7d4": 6, "mitctl0": [6, 18], "0x7d5": 6, "mitcnt1": [6, 21], "0x7d6": 6, "mitb1": [6, 21], "0x7d7": 6, "mitctl1": [6, 21], "0x7f0": 6, "micect": [6, 13, 14], "0x7f1": 6, "miccmect": [6, 13, 14], "0x7f2": 6, "mdccmect": [6, 13, 14], "0x7f8": 6, "mcgc": [6, 12], "gate": [6, 12, 14, 18], "0x7f9": 6, "mfdc": [6, 13, 14], "featur": [6, 7, 8, 9, 10, 13, 14, 19, 23, 24], "0x7ff": 6, "0xbc0": 6, "mdeau": 6, "unlock": 6, "0xbc8": 6, "meivt": 6, "0xbc9": 6, "meipt": 6, "prioriti": [6, 7, 10, 13, 14, 18, 21], "0xbca": 6, "meicpct": 6, "claim": 6, "level": [6, 7, 10, 13, 14, 15, 16, 18], "captur": [6, 7, 9, 13], "0xbcb": 6, "meicidpl": 6, "0xbcc": 6, "meicurpl": 6, "current": [6, 7, 9, 18, 19, 22], "0xfc0": 6, "mdseac": [6, 13], "0xfc8": 6, "meihap": 6, "pointer": [6, 9], "conform": [7, 18], "document": [7, 10, 17, 18, 22, 23, 24], "definit": [7, 16, 19, 24], "overview": [7, 10], "refer": [7, 9, 12, 14, 15, 16, 22, 24], "defin": [7, 12, 17, 23, 24], "5bit": 7, "ir": 7, "complex": [7, 9, 10, 13, 18], "twice": 7, "correctli": [7, 24], "tap": 7, "ieee": 7, "std": 7, "1149": 7, "2013": 7, "version": [7, 13, 19, 20], "releas": [7, 22], "port": [7, 10, 13, 18], "partnum": 7, "design": [7, 9, 13, 15, 23, 24], "manufid": 7, "manufactur": [7, 9], "dmihardreset": 7, "hard": [7, 9], "becaus": [7, 8, 9, 12, 14, 18], "alwai": [7, 8, 12, 13, 14, 17, 24], "succe": 7, "dmireset": 7, "idl": [7, 8, 14], "14": [7, 8, 11, 12, 14, 16, 18, 21], "hint": 7, "minimum": [7, 9, 12, 14], "spend": 7, "everi": [7, 12, 14, 18, 19, 21, 24], "busi": [7, 16, 18], "dmistat": 7, "necessari": [7, 12, 18, 22], "enter": [7, 13, 14, 18, 22, 23], "abit": 7, "updat": [7, 12, 13, 14, 15, 18, 20, 24], "dr": 7, "op": 7, "report": [7, 9, 12, 13, 14, 16, 24], "therefor": [7, 9, 12, 14, 18, 20, 21], "refrain": 7, "batch": 7, "togeth": [7, 12, 21, 23], "40": [7, 16], "34": [7, 16], "dm": 7, "33": [7, 16, 17], "send": [7, 9, 12, 14, 18], "previou": [7, 12, 16, 17, 18, 23, 24], "nop": [7, 16, 18], "do": [7, 12, 14, 20], "complet": [7, 14, 18, 22, 24], "successfulli": [7, 18], "ad": [7, 13, 14, 16, 19, 23], "commun": [7, 19, 24], "0x00": 7, "data1": 7, "overal": [7, 12], "On": [7, 10, 13, 17], "resumereq": 7, "ackhavereset": 7, "cancel": 7, "outstand": [7, 14, 18], "whenev": [7, 17], "resum": [7, 14, 21], "ack": [7, 18], "hartreset": 7, "sticki": [7, 9, 21], "havereset": 7, "hasel": 7, "26": [7, 9, 16], "hartsello": 7, "hartselhi": 7, "setresethaltreq": 7, "hasresethaltreq": 7, "clrresethaltreq": 7, "possibli": [7, 9, 14, 18], "global": [7, 12], "impebreak": 7, "allhavereset": 7, "been": [7, 12, 14, 15, 17, 18, 19, 24], "anyhavereset": 7, "allresumeack": 7, "anyresumeack": 7, "allnonexist": 7, "anynonexist": 7, "allunavail": 7, "unavail": 7, "anyunavail": 7, "allrun": 7, "anyrun": 7, "allhalt": 7, "anyhalt": 7, "authent": 7, "authbusi": 7, "never": [7, 12, 14, 24], "method": [7, 9, 12, 24], "confstrptrvalid": 7, "relev": [7, 23, 24], "string": 7, "whether": [7, 18, 24], "singlethread": 7, "nonexist": 7, "consid": [7, 14, 16], "cmderr": 7, "progbufs": 7, "being": [7, 9, 12, 14, 21], "fail": [7, 12, 17], "failur": [7, 9, 10, 12, 13, 24], "none": [7, 8, 9, 14, 20, 22, 23], "wa": [7, 12, 16, 18, 19, 23, 24], "regardless": [7, 14], "word": [7, 9, 12, 14], "postexec": 7, "occur": [7, 9, 12, 14, 18, 21], "couldn": 7, "t": [7, 9, 18], "wasn": 7, "due": [7, 14, 16, 18], "incorrect": [7, 9, 13, 14], "unsupport": [7, 13], "unalign": [7, 8, 20], "remain": [7, 12, 18], "111": 7, "contain": [7, 12, 14, 15, 17, 19, 23, 24], "w1c": 7, "datacount": 7, "accommod": 7, "sever": [7, 9, 18], "row": [7, 9], "end": [7, 12, 14, 17, 24], "safe": [7, 12, 14], "later": [7, 14, 24], "abort": 7, "cmdtype": 7, "futur": [7, 24], "aarsiz": 7, "aarpostincr": 7, "post": 7, "success": [7, 14, 18, 24], "regno": 7, "wrap": 7, "around": 7, "unimpl": [7, 14], "0x0000": [7, 12], "0x0fff": [7, 12], "0x1000": 7, "0x101f": 7, "gpr": 7, "0x1020": 7, "0xffff": 7, "aamvirtu": 7, "physic": [7, 9, 10, 12, 13, 24], "virtual": [7, 19, 24], "ident": 7, "aamsiz": 7, "aampostincr": 7, "encod": [7, 17], "automat": [7, 12, 24], "effici": 7, "autoexecdata1": 7, "auto": 7, "again": [7, 9, 12, 14, 16, 18], "autoexecdata0": 7, "basic": [7, 24], "chang": [7, 9, 12, 13, 15, 17, 18, 22, 23, 24], "similarli": [7, 9, 12, 14, 18], "respond": [7, 14], "preserv": 7, "ones": 7, "offer": 7, "assumpt": 7, "made": [7, 9, 14], "about": [7, 14, 18, 23, 24], "These": [7, 8, 9, 12, 14, 18, 19, 21, 23, 24], "avail": [7, 9, 13, 14, 19, 24], "sbversion": 7, "sbbusyerror": 7, "progress": [7, 9, 18], "sbbusi": 7, "cannot": [7, 8, 9, 12, 14, 17, 20], "fulli": [7, 8, 14, 18], "undefin": 7, "itself": [7, 14, 18, 24], "sbreadonaddr": 7, "sbaccess": 7, "sberror": 7, "sbautoincr": 7, "sbreadondata": 7, "encount": [7, 9], "timeout": [7, 18], "sbasiz": 7, "width": [7, 9, 12, 13, 18], "sbaccess128": 7, "sbaccess64": 7, "sbaccess32": 7, "sbaccess16": 7, "sbaccess8": 7, "both": [7, 9, 12, 14, 17, 18, 19, 21, 24], "less": [7, 15], "adapt": [7, 10, 19], "restor": [7, 9, 12], "modifi": [7, 9, 12, 14, 16, 24], "chain": [7, 10, 24], "dmode": 7, "writabl": 7, "maskmax": 7, "largest": 7, "napot": [7, 17], "hit": [7, 14, 16, 18, 24], "action": [7, 9, 13, 18, 19, 24], "just": [7, 14, 18], "commit": [7, 14, 15, 16, 21], "preced": 7, "sizelo": 7, "against": [7, 24], "extend": [7, 23, 24], "halfword": 7, "appli": [7, 14, 24], "fire": 7, "want": [7, 9, 22], "attach": [7, 14, 18], "pair": [7, 12, 23], "chainabl": 7, "affect": [7, 12, 14], "would": [7, 8, 9, 12, 14, 16], "latter": 7, "equal": [7, 9, 12, 18, 21], "top": [7, 17, 24], "u": [7, 15, 23], "partial": [7, 10], "xdebugv": 7, "exist": [7, 9, 12, 17, 24], "ebreakm": 7, "ebreak": [7, 14, 16, 18], "behav": 7, "ebreaku": 7, "stepi": 7, "stopcount": [7, 16, 18], "usual": [7, 18], "don": [7, 9, 18], "instret": [7, 10], "scenario": [7, 19, 24], "stoptim": 7, "highest": [7, 12, 14, 16, 18], "ebug": 7, "lowest": [7, 12], "directli": [7, 12, 14, 18], "resethaltreq": 7, "accept": [7, 18, 24], "mprven": 7, "mprv": 7, "nmip": 7, "reliabl": [7, 9, 12], "longer": [7, 12], "immedi": [7, 12, 14, 18, 23, 24], "appropri": [7, 12, 19], "prv": 7, "upon": [7, 18, 23], "flow": [7, 14, 17, 19], "destin": [7, 14], "jump": [7, 12, 14, 20], "task": [7, 12, 24], "group": [7, 12, 13, 24], "agre": [7, 13], "email": 7, "exchang": 7, "reflector": 7, "meet": [7, 12], "translat": 7, "nativ": [7, 20], "simpler": 7, "restrict": [7, 23], "solut": 7, "backto": 8, "limit": [8, 13, 14], "util": [8, 24], "symptom": 8, "potenti": [8, 12, 18, 24], "impact": [8, 9, 10, 13], "workaround": [8, 20], "help": [8, 9, 12, 14, 18], "discoveri": 8, "process": [8, 9, 13, 24], "compliant": [8, 12, 15, 17, 18, 20], "unlik": [8, 9, 14, 21], "simpl": [9, 12, 14], "cheap": 9, "scheme": [9, 13], "corrupt": 9, "typic": [9, 12, 14, 18], "odd": 9, "count": [9, 10, 13, 14, 21, 24], "deem": 9, "robust": 9, "often": 9, "ham": 9, "yet": [9, 18], "involv": [9, 19, 24], "transmit": 9, "decod": [9, 12, 13, 15, 16, 19], "retriev": 9, "secd": [9, 13, 14], "algorithm": 9, "39": [9, 16], "compris": 9, "six": 9, "extra": 9, "expand": 9, "mean": [9, 15, 17], "line": [9, 13, 14, 15, 20, 24], "resid": [9, 12], "instead": [9, 12, 13, 14, 16, 19, 21, 24], "erron": [9, 14], "refetch": [9, 14], "sed": [9, 13, 22], "suffici": [9, 14, 18], "better": 9, "fewer": [9, 12], "codeword": 9, "flush": [9, 12, 14, 16, 23], "industri": 9, "mechan": [9, 12, 14, 17, 18, 24], "recov": [9, 14], "commonli": 9, "diagram": [9, 10, 15, 18], "choos": 9, "too": 9, "weak": 9, "lead": [9, 18], "loss": 9, "silent": [9, 12], "strong": 9, "incur": [9, 12, 18], "chip": [9, 12, 13, 18, 24], "die": 9, "area": 9, "cost": 9, "dissip": 9, "verif": [9, 10], "effort": [9, 12], "major": [9, 10], "soft": 9, "cosmic": 9, "induc": 9, "probabl": [9, 12], "factor": 9, "node": [9, 15, 24], "structur": [9, 24], "cell": 9, "lost": [9, 14, 18], "fit": 9, "done": [9, 12, 24], "destroi": [9, 14], "spread": 9, "far": 9, "apart": 9, "feasibli": 9, "properli": [9, 18, 24], "laid": 9, "abbrevi": [9, 10], "justif": 9, "coupl": [9, 13, 14, 15], "larg": [9, 12], "could": [9, 14, 20], "uniniti": [9, 13], "organ": 9, "self": 9, "overwrit": [9, 14], "via": [9, 18, 19, 24], "empti": [9, 14, 18], "shall": 9, "chunk": 9, "undetect": 9, "reach": [9, 14], "fatal": [9, 13, 14], "sent": [9, 12, 14, 18, 20], "comment": [9, 13, 14, 16, 18, 24], "individu": [9, 12], "quickli": 9, "worth": [9, 12], "redund": [9, 14], "transpar": [9, 19], "hang": [9, 14], "thresh": [9, 18], "destruct": 9, "overflow": 9, "latch": [9, 12, 14, 18, 21], "stai": [9, 12, 13, 18], "long": [9, 14, 18], "greater": [9, 18, 21], "built": [9, 19], "sleep": [9, 12, 16, 18, 21], "fw": [9, 12, 16, 18, 21], "irrespect": [9, 18], "persist": 9, "begin": [9, 15, 24], "nonspecul": [9, 14], "highli": [9, 21], "applic": [9, 10, 13, 23], "automot": 9, "significantli": 9, "rfpc": [9, 14], "creat": [9, 12, 17, 22, 24], "actual": [9, 14, 19], "oldest": [9, 14], "specul": [9, 10, 16], "revis": 10, "histori": 10, "properti": [10, 24], "order": [10, 12, 15, 18, 20, 22, 23, 24], "hierarchi": 10, "convent": 10, "theori": 10, "nest": [10, 14, 19], "reduct": [10, 13], "csr": [10, 13, 15, 16, 23, 24], "sampl": 10, "And": 10, "complianc": [10, 13], "suit": [10, 13, 24], "misalign_ldst": 10, "01": [10, 17], "misalign_jmp": 10, "errata": 10, "abstract": [10, 13, 18], "command": [10, 13, 18, 22, 24], "pmp": [10, 13], "menvcfg": 10, "menvcfgh": 10, "cycleh": 10, "instreth": 10, "mcounteren": 10, "secur": 10, "mseccfg": 10, "mseccfgh": 10, "enhanc": [10, 13, 17, 18], "rtl": [10, 17, 19], "riscv": [10, 12, 20], "dv": [10, 17], "coverag": 10, "simul": 10, "autom": [10, 24], "tock": 10, "prerequisit": [10, 24], "veril": [10, 19, 24], "plic": [12, 13], "extent": 12, "term": 12, "programm": [12, 14, 15, 18], "revers": 12, "wake": 12, "save": [12, 18], "context": [12, 24], "suffix": 12, "entiti": 12, "consolid": 12, "dedic": [12, 14, 21, 24], "convert": [12, 24], "common": [12, 21], "format": [12, 15, 24], "ip": [12, 16, 18, 19], "kept": 12, "suitabl": [12, 24], "asic": [12, 13], "edg": [12, 13, 14], "leveltrigg": 12, "polar": 12, "spuriou": [12, 13], "reduc": [12, 18], "reenabl": [12, 14, 16], "inact": [12, 13], "continu": [12, 14, 18, 19, 24], "consequ": 12, "durat": 12, "recogn": 12, "pick": 12, "compar": [12, 17, 24], "notif": 12, "wherev": 12, "view": 12, "show": [12, 15], "form": [12, 21, 24], "border": 12, "condition": 12, "wise": 12, "invert": [12, 23], "priord": 12, "unexpect": [12, 14, 18], "prithresh": 12, "clidpri": 12, "currpri": 12, "inten": 12, "deliveri": 12, "exintsrc_req": 12, "pic_clk": 12, "intpend": 12, "With": [12, 17, 23], "mexintirq": 12, "wun": 12, "mhwakeup": [12, 18], "claimid": 12, "neither": [12, 14], "nor": [12, 14], "obtain": [12, 13, 24], "stop": [12, 18], "particip": 12, "down": 12, "class": [12, 14], "granular": [12, 16], "consist": [12, 18, 19], "adjust": 12, "construct": 12, "regx": 12, "regi": 12, "clarif": 12, "mret": [12, 16, 23], "corner": 12, "keep": [12, 14, 18, 19], "point": [12, 14, 15, 24], "That": 12, "hand": [12, 17], "qualifi": [12, 18], "lookup": 12, "routin": [12, 14, 21], "isr": 12, "stall": [12, 14, 15, 16, 18], "bubbl": [12, 14], "so": [12, 15, 17, 18, 22, 23, 24], "bypass": 12, "compat": 12, "concept": 12, "latest": 12, "goal": 12, "overhead": 12, "push": 12, "pop": 12, "seri": 12, "At": 12, "exit": [12, 13, 18], "ye": [12, 14], "skip": 12, "origin": [12, 14, 18, 23, 24], "determinist": [12, 24], "preemptabl": 12, "preempt": 12, "st": [12, 16], "atom": [12, 14, 17, 18], "win": 12, "ld": [12, 16], "isr_addr": 12, "jmp": 12, "now": [12, 15, 22, 24], "cumul": 12, "consum": 12, "notic": 12, "amount": 12, "consumpt": [12, 18], "consider": [12, 13], "maxim": [12, 14], "But": 12, "poll": 12, "period": [12, 14, 18], "rv_pic_total_int": 12, "unnecessari": 12, "mux": 12, "approxim": 12, "halv": 12, "carri": [12, 15], "quit": 12, "small": [12, 15], "enforc": [12, 14, 17], "32kb": 12, "paramet": [12, 14, 22], "idempot": [12, 20], "autonom": [12, 14], "discov": 12, "mani": 12, "path": [12, 15, 19], "date": [12, 13], "y": [12, 14], "intpendx": 12, "were": [12, 24], "chosen": 12, "eas": 12, "pack": [12, 15], "switch": [12, 17, 22, 23, 24], "expens": 12, "strictli": 12, "appear": 12, "simultan": [12, 13, 14, 18, 24], "constantli": 12, "snapshot": 12, "meiha": 12, "p": 12, "altern": [12, 20], "war0": [12, 14, 18], "recommend": [12, 13, 14, 16, 21, 24], "storag": 12, "element": 12, "sole": [12, 24], "serv": 12, "anoth": [12, 14, 18], "temporarili": [12, 18, 23], "0x0003": 12, "0x0004": 12, "s_": 12, "max": [12, 15], "x_": 12, "0x1fff": 12, "0x2003": 12, "0x2004": 12, "0x2fff": 12, "0x3003": 12, "0x3004": 12, "0x3fff": 12, "0x4003": 12, "0x4004": 12, "0x4fff": 12, "0x5003": 12, "0x5004": 12, "0x7fff": 12, "divis": [12, 15, 16], "remaind": [12, 16], "disable_ext_int": 12, "set_threshold": 12, "init_gatewai": 12, "clear_gatewai": 12, "set_prior": 12, "enable_interrupt": 12, "enable_ext_int": 12, "init_priorityord": 12, "init_nstthreshold": 12, "trap_vector": 12, "here": 12, "csrwi": 12, "csrr": 12, "t0": 12, "lw": 12, "t1": 12, "jr": 12, "eint_handl": 12, "miep": 12, "disable_ext_int_": 12, "li": 12, "a0": 12, "csrrc": 12, "endm": 12, "enable_ext_int_": 12, "init_priorityorder_": 12, "tp": 12, "rv_pic_base_addr": 12, "rv_pic_mpiccfg_offset": 12, "sw": 12, "init_nstthresholds_": 12, "rv_pic_meicidpl_offset": 12, "rv_pic_meicurpl_offset": 12, "set_threshold_": 12, "rv_pic_meipt_offset": 12, "enable_interrupt_": 12, "rv_pic_meie_offset": 12, "set_priority_": 12, "rv_pic_meipl_offset": 12, "init_gateway_": 12, "rv_pic_meigwctrl_offset": 12, "clear_gateway_": 12, "rv_pic_meigwclr_offset": 12, "woken": [12, 18], "decemb": 13, "2022": 13, "spdx": 13, "licens": 13, "apach": 13, "copyright": 13, "allianc": [13, 24], "under": [13, 18, 24], "you": [13, 19, 22, 24], "file": [13, 15, 17, 24], "http": [13, 20, 22], "www": 13, "org": 13, "law": 13, "AS": 13, "basi": 13, "warranti": 13, "OR": 13, "OF": 13, "kind": 13, "express": 13, "impli": [13, 18], "languag": 13, "govern": 13, "permiss": [13, 17, 23], "jan": 13, "2020": 13, "mar": 13, "subject": 13, "footnot": 13, "clarifi": 13, "remov": [13, 24], "throughout": 13, "nov": 13, "link": [13, 21, 24], "sub": [13, 14], "coincid": 13, "alreadi": [13, 18, 19, 24], "amend": 13, "debug_mode_statu": [13, 18], "meipx": 13, "gatewai": 13, "macro": [13, 23], "mtime": [13, 16], "mtimecmp": [13, 16], "regard": [13, 17, 24], "erratum": 13, "apr": 13, "bitmanip": [13, 16], "94": 13, "draft": 13, "item": 13, "volum": 13, "20190608": 13, "ratifi": 13, "ii": 13, "priv": 13, "msu": 13, "2018": 13, "januari": 13, "2021": 13, "zba": [13, 15], "zbb": [13, 15], "zbc": [13, 15], "zb": [13, 15], "subextens": 13, "frozen": [13, 15], "20211203": 13, "smepmp": [13, 17, 23], "advanc": 13, "arm": [13, 24], "amba": 13, "microcontrol": 13, "integr": [13, 17, 18, 19], "axi": 13, "ccm": 13, "tcm": 13, "cpu": [13, 14, 15, 19, 24], "central": 13, "dtcm": 13, "tightli": [13, 14], "itcm": 13, "joint": 13, "mpu": [13, 14, 17], "por": 13, "ram": [13, 24], "random": [13, 14, 24], "ra": [13, 14], "rom": 13, "tbd": 13, "Be": 13, "variou": 14, "sixteen": 14, "256mb": 14, "unifi": [14, 18], "Their": 14, "512kb": 14, "regular": [14, 18, 21], "varieti": 14, "devic": [14, 18, 24], "furthermor": 14, "boot": 14, "character": 14, "fifo": [14, 18], "drain": 14, "goe": 14, "wait": [14, 18, 20], "older": 14, "younger": 14, "flash": [14, 22], "rfnpc": 14, "miss": [14, 16, 18], "stream": [14, 24], "conserv": 14, "presync": [14, 16], "make": [14, 19, 22], "sure": [14, 22], "pipe": [14, 16], "log": [14, 22, 24], "behind": 14, "had": [14, 19], "elimin": 14, "rudimentari": [14, 24], "fall": 14, "precis": [14, 17, 18], "assist": 14, "occurr": 14, "likewis": [14, 18], "honor": [14, 18], "vice": 14, "versa": 14, "subregion": 14, "earli": 14, "rs1": 14, "account": 14, "mismatch": [14, 24], "gap": 14, "across": 14, "concern": 14, "recover": 14, "unknown": [14, 22], "sideeffect": 14, "sideeffecti": 14, "cacheablei": 14, "safer": 14, "experienc": 14, "differenti": [14, 21], "arriv": 14, "prior": 14, "erraddr": 14, "deal": 14, "conjunct": [14, 24], "disambigu": 14, "text": 14, "ital": 14, "bold": 14, "0x1": 14, "0x9": 14, "0x2": 14, "0x3": 14, "0x4": 14, "0x5": 14, "0x6": 14, "0x7": 14, "0xb": [14, 23], "0x0003_ffff": 14, "0x0004_0000": 14, "0x0005_ffff": 14, "0x4000": 14, "128kb": 14, "0x0006_0000": 14, "0x0007_ffff": 14, "0x0008_0000": 14, "0x0009_ffff": 14, "0x8000": 14, "0x000a_0000": 14, "0x0fff_ffff": 14, "0x1000_0000": 14, "0x1fff_ffff": 14, "0x2000_0000": 14, "0x2fff_ffff": 14, "0x3000_0000": 14, "0x3fff_ffff": 14, "0x4000_0000": 14, "0x4fff_ffff": 14, "0x5000_0000": 14, "0x5fff_ffff": 14, "0x6000_0000": 14, "0x6fff_ffff": 14, "0x7000_0000": 14, "0x7fff_ffff": 14, "0x8": [14, 23], "0x8000_0000": 14, "0x8fff_ffff": 14, "0x9000_0000": 14, "0x9fff_ffff": 14, "0xa": 14, "0xa000_0000": 14, "0xafff_ffff": 14, "0xb000_0000": 14, "0xbfff_ffff": 14, "0xc": 14, "0xc000_0000": 14, "0xcfff_ffff": 14, "0xd": 14, "0xd000_0000": 14, "0xdfff_ffff": 14, "0xe": 14, "0xe000_0000": 14, "0xefff_ffff": 14, "accomplish": 14, "deep": 14, "degre": 14, "buildargu": 14, "earlier": 14, "mispredict": [14, 15, 16], "benign": 14, "compon": 14, "decis": 14, "predictor": [14, 15], "0x0f": 14, "0xf0": 14, "0xff": 14, "starvat": 14, "head": 14, "8th": 14, "cycles25": 14, "grant": [14, 23], "peripheri": 14, "purpos": 14, "x1": 14, "x31": 14, "reassert": 14, "accord": [14, 17], "thu": [14, 17], "diagnosi": 14, "suscept": 14, "meaningless": 14, "face": 14, "storm": 14, "sensit": 14, "feed": 14, "msi": 14, "remot": 14, "interprocessor": 14, "manner": 14, "16b": [14, 16], "fill": 14, "emul": 14, "violat": [14, 18], "observ": 14, "machinemod": 15, "usermod": 15, "compress": [15, 20], "c": [15, 19, 20, 22, 24], "subset": 15, "z": 15, "scalar": 15, "rv32imc": [15, 22], "255": 15, "600mhz": 15, "16nm": 15, "multipli": 15, "eh1": 15, "shift": [15, 17], "merg": [15, 24], "f": [15, 19], "adder": 15, "penalti": 15, "parallel": 15, "move": [15, 24], "dc1": 15, "agu": 15, "almost": 15, "alloc": 15, "dc3": 15, "dc4": 15, "ex3": 15, "ex4": 15, "primarili": 15, "writeback": 15, "zicsr": 15, "zifencei": 15, "zbe": 15, "decompress": 15, "zbf": 15, "zbp": 15, "permut": 15, "zbr": 15, "crc": 15, "sh1add": 15, "sh2add": 15, "sh3add": 15, "clz": 15, "ctz": 15, "cpop": 15, "min": [15, 24], "maxu": 15, "sext": 15, "b": 15, "h": [15, 16], "zext": 15, "andn": 15, "orn": 15, "xnor": 15, "rol": 15, "ror": 15, "rori": 15, "rev8": 15, "orc": 15, "clmul": 15, "clmulh": 15, "clmulr": 15, "bset": 15, "bseti": 15, "bclr": 15, "bclri": 15, "binv": 15, "binvi": 15, "bext": 15, "bexti": 15, "bcompress": 15, "bdecompress": 15, "packh": 15, "bfp": 15, "packu": 15, "grev": 15, "grevi": 15, "gorc": 15, "gorci": 15, "shfl": 15, "shfli": 15, "unshfl": 15, "unshfli": 15, "xperm": 15, "crc32": 15, "crc32c": 15, "mhpmcounter31": 16, "mhpmevent31": 16, "mhpmcounter7": 16, "mhpmevent7": 16, "c0": [16, 18], "legend": 16, "oop": 16, "32b": 16, "mul": 16, "div": 16, "alu": 16, "rd": 16, "ecal": [16, 23], "ib": 16, "postsync": 16, "sb": 16, "lsu_store_stall_ani": 16, "35": 16, "dma_dccm_stall_ani": 16, "36": 16, "dma_iccm_stall_ani": 16, "37": 16, "38": 16, "tlu": 16, "41": 16, "42": 16, "43": 16, "44": 16, "45": 16, "46": 16, "47": 16, "49": 16, "50": 16, "51": 16, "53": 16, "54": 16, "55": 16, "56": 16, "57": 16, "511": 16, "c3": [16, 18], "513": 16, "514": 16, "515": 16, "516": 16, "recent": 16, "replac": 16, "mgpmc": 16, "did": 16, "much": 16, "finer": 16, "wfi": [16, 18], "introduc": 17, "regulatori": 17, "spmp": 17, "add": [17, 23, 24], "rwx": 17, "allowlist": 17, "impermiss": 17, "thrown": 17, "distinguish": 17, "el2_dec_tlu_ctl": 17, "csrdecode_m": 17, "csrdecode_mu": 17, "pmp_entir": 17, "l": 17, "tor": 17, "na4": 17, "interpret": [17, 24], "null": 17, "mxlen": 17, "0x03": 17, "el2_pmp": 17, "sv": [17, 22], "meant": 17, "come": 17, "reus": 17, "previous": [17, 24], "smoke": 17, "we": [17, 24], "0x00000000": 17, "0x00000fff": 17, "deni": [17, 23], "0x00001000": 17, "0x00001fff": 17, "let": 17, "pmpcfg0": 17, "0b00001000": 17, "0b00001111": 17, "permit": 17, "decrement": [17, 18], "pmpaddr0": 17, "pmpaddr1": 17, "0x00000400": 17, "0x00002000": 17, "0x00000800": 17, "interfer": 18, "c6": 18, "fine": 18, "grain": 18, "termin": [18, 19, 21], "hung": 18, "spin": 18, "restart": 18, "gracefulli": 18, "special": [18, 24], "them": 18, "quiesc": 18, "queue": 18, "coordin": 18, "singlestep": 18, "protocol": [18, 19], "cpu_halt_statu": 18, "halt_en": [18, 21], "disregard": 18, "carefulli": 18, "unintend": 18, "seiz": 18, "ongo": 18, "inquir": 18, "congest": 18, "interconnect": [18, 20], "temporari": 18, "prematur": 18, "bring": 18, "cpu_run_req": 18, "cpu_halt_req": 18, "cpu_halt_ack": 18, "handshak": [18, 24], "cpu_run_ack": 18, "critic": 18, "rule": [18, 24], "mix": 18, "middl": 18, "came": 18, "desir": 18, "halti": 18, "accordingli": 18, "loop": [18, 19, 22], "tick": 18, "skid": 18, "pause_en": [18, 21], "candid": 18, "expon": 18, "1ghz": 18, "ghz": 18, "session": 19, "exercis": [19, 24], "usag": 19, "tool": [19, 22], "pull": [19, 24], "211": 19, "principl": 19, "probe": 19, "dpi": 19, "illustr": [19, 24], "openocd": 19, "remote_bitbang": 19, "tcp": 19, "unix": 19, "socket": 19, "server": 19, "testbench": [19, 22], "rv_root": [19, 22], "makefil": [19, 24], "hex": [19, 22, 24], "infinite_loop": 19, "conf_param": [19, 22], "openocd_test": 19, "variabl": 19, "snippet": [19, 24], "root": 19, "repositori": [19, 22, 24], "Then": 19, "config": [19, 23], "openocd_script": 19, "directori": [19, 22, 24], "cd": [19, 22], "d2": 19, "rst": 19, "cfg": 19, "jtag_cg": 19, "tcl": 19, "ctl": 19, "script": [19, 23, 24], "sim": [19, 22], "jtagdpi": 19, "held": 19, "perman": 19, "moreov": 19, "custom": 19, "stock": 19, "examin": 19, "github": [19, 20, 22, 24], "find": [19, 24], "helper": 19, "sh": [19, 22], "launch": 19, "ci": [19, 24], "assum": [19, 24], "binari": [19, 22, 24], "workflow": [19, 24], "yml": 19, "com": [20, 22], "blob": 20, "src": 20, "eventu": 20, "rv32zifencei": 20, "rv32ui": 20, "buse": 20, "harvard": 20, "rv32mi": 20, "cascad": 21, "unsign": 21, "met": 21, "along": 22, "instal": 22, "apt": 22, "curl": 22, "gcc": 22, "riscv64": 22, "elf": [22, 24], "wget": 22, "unzip": 22, "python3": 22, "pip": 22, "compil": [22, 24], "rust": 22, "toolchain": 22, "rustup": 22, "proto": 22, "tlsv1": 22, "ssf": 22, "project": [22, 23, 24], "git": 22, "clone": 22, "board": 22, "veer_el2_sim": 22, "verilatortb": 22, "mem_signature_begin": 22, "00000000": 22, "mem_signature_end": 22, "mem_mailbox": 22, "d0580000": 22, "initialis": 22, "main": [22, 24], "libtock": 22, "c_hello": 22, "j": 22, "nproc": 22, "kernel": 22, "tockload": 22, "repres": 22, "bin": 22, "0x20000000": 22, "riscv32imc": 22, "arch": 22, "tab": 22, "objcopi": 22, "chipsalli": 22, "detach": 22, "da1042557": 22, "max_cycl": 22, "2_000_000": 22, "10_000_000": 22, "tb_top": 22, "export": 22, "pwd": 22, "user_mod": [22, 23], "reset_vec": 22, "work": [22, 24], "cp": 22, "obj_dir": 22, "vtb_top": 22, "look": [22, 24], "like": [22, 24], "hello": 22, "world": 22, "exec": 22, "caliptra": [23, 24], "By": 23, "rv_user_mod": 23, "guard": 23, "ifdef": 23, "endif": [23, 24], "mpp": 23, "ff": 23, "b11": 23, "mpev": 23, "flavor": 23, "sstc": 23, "zicboz": 23, "zicbom": 23, "unprivileg": 23, "shadow": 23, "rlb": 23, "mmwp": 23, "mml": 23, "introduct": 23, "rv_smepmp": 23, "collect": 24, "complement": 24, "develop": 24, "popular": 24, "co": 24, "librari": 24, "python": 24, "re": 24, "ecosystem": 24, "pyuvm": 24, "univers": 24, "methodologi": 24, "systemverilog": 24, "stimul": 24, "job": 24, "piec": 24, "hello_world": 24, "dhryston": 24, "benchmark": 24, "coremark": 24, "modesw": 24, "readm": 24, "framework": 24, "verifi": 24, "robot": 24, "rpa": 24, "offici": 24, "assembli": 24, "comparison": 24, "happen": 24, "iss": 24, "similar": 24, "spike": 24, "signatur": 24, "Its": 24, "symbol": 24, "thank": 24, "pars": 24, "extract": 24, "nm": 24, "manual": 24, "mem": 24, "hexadecim": 24, "assur": 24, "isss": 24, "eg": 24, "sail": 24, "renam": 24, "upfront": 24, "googl": 24, "pre": 24, "fallback": 24, "asset": 24, "reli": 24, "download": 24, "found": 24, "stimulu": 24, "put": 24, "csv": 24, "py": 24, "instr_trace_compar": 24, "invok": 24, "antmicro": 24, "unmodifi": 24, "embed": 24, "your": 24, "bare": 24, "rot": 24, "peripher": 24, "opentitan": 24, "percentag": 24, "prepar": 24, "untest": 24, "dashboard": 24, "toggl": 24, "simpli": 24, "vm_coverag": 24, "threadcontextp": 24, "coveragep": 24, "dat": 24, "genhtml": 24, "lcov": 24, "packag": 24, "html": 24, "annot": 24, "verilator_coverag": 24, "coverage_test_": 24, "coverage_test": 24, "output_dir": 24, "choic": 24, "153724": 24, "en": 24, "000000": 24, "inlin": 24, "resembl": 24, "153888": 24, "se": 24, "ck": 24, "2636790": 24}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"standard": [0, 6, 11, 12, 15, 16], "risc": [0, 6, 7, 10, 11, 12, 13, 15, 16], "v": [0, 6, 7, 10, 11, 12, 13, 15, 16], "csr": [0, 2, 5, 6, 7, 9, 12, 14, 17, 18, 21], "core": [0, 1, 3, 4, 5, 6, 9, 12, 14, 15, 18], "specif": [0, 6, 11], "adapt": [0, 24], "machin": [0, 6, 14, 23], "interrupt": [0, 11, 12, 14, 18, 21], "enabl": [0, 2, 12, 23], "mie": 0, "pend": [0, 12], "mip": 0, "regist": [0, 1, 2, 5, 7, 8, 9, 12, 14, 16, 17, 18, 21, 23], "0x304": 0, "0x344": 0, "caus": [0, 14], "mcaus": [0, 14], "0x342": 0, "hardwar": 0, "thread": 0, "id": [0, 12], "mhartid": 0, "0xf14": 0, "build": [1, 12, 22], "argument": [1, 12], "memori": [1, 9, 12, 14, 17, 23], "protect": [1, 9, 14, 17], "rule": [1, 12, 14], "relat": [1, 17], "map": [1, 6, 12, 14], "block": [1, 12, 15], "align": [1, 14], "cach": [2, 9], "control": [2, 5, 7, 12, 14, 16, 18, 21], "featur": [2, 3, 5, 12, 15, 16, 18, 21], "descript": [2, 5, 9, 21], "flush": 2, "disabl": [2, 5, 12], "i": [2, 9, 11, 14, 20], "diagnost": 2, "access": [2, 7, 14, 23], "us": 2, "case": 2, "theori": [2, 12, 17], "Of": [2, 12, 14], "oper": [2, 3, 12, 17, 18], "read": [2, 8], "chunk": 2, "an": [2, 22], "line": 2, "write": [2, 8, 14], "full": 2, "tag": 2, "statu": [2, 5, 7, 12, 14, 16, 18, 21, 23], "inform": [2, 6], "arrai": 2, "wai": 2, "index": 2, "select": [2, 7, 9], "dicaw": 2, "0x7c8": 2, "data": [2, 7, 14], "0": [2, 7, 12, 21], "dicad0": 2, "0x7c9": 2, "high": 2, "dicad0h": 2, "0x7cc": 2, "1": [2, 7, 12, 18, 21], "dicad1": 2, "0x7ca": 2, "go": 2, "dicago": 2, "0x7cb": 2, "clock": [3, 5], "And": 3, "reset": [3, 14], "regular": [3, 12], "system": [3, 7, 14], "bu": [3, 7, 8, 14], "ratio": 3, "asynchron": 3, "signal": [3, 4, 12, 14, 18, 24], "complex": [3, 4, 15], "rst_l": 3, "debug": [3, 7, 8, 18, 19], "modul": [3, 7, 17], "dbg_rst_l": 3, "debugg": 3, "initi": [3, 12, 18], "via": [3, 14], "jtag": [3, 7], "interfac": [3, 7, 18], "mode": [3, 18, 23], "port": [4, 14], "list": [4, 16], "low": 5, "level": [5, 9, 12, 24], "mfdc": 5, "0x7f9": 5, "field": 5, "bit": 5, "gate": 5, "mcgc": 5, "0x7f8": 5, "address": [6, 7, 12, 14, 17], "veer": [6, 10, 11, 13, 14, 15, 18, 24], "el2": [6, 10, 11, 13, 14, 15, 18], "non": [6, 8, 12, 14], "support": [7, 8, 12], "space": 7, "transport": 7, "idcod": 7, "0x01": 7, "dtm": 7, "dtmc": 7, "0x10": 7, "dmi": 7, "0x11": 7, "bypass": 7, "0x1f": 7, "dmcontrol": 7, "offset": 7, "dmstatu": 7, "halt": [7, 18], "summari": [7, 14, 18], "haltsum0": 7, "0x40": 7, "abstract": [7, 8], "abstractc": 7, "0x16": 7, "command": [7, 8], "0x17": 7, "autoexec": 7, "abstractauto": 7, "0x18": 7, "data0": 7, "0x04": 7, "0x05": 7, "sbc": 7, "0x38": 7, "31": 7, "sbaddress0": 7, "0x39": 7, "sbdata0": 7, "0x3c": 7, "63": 7, "32": [7, 17], "sbdata1": 7, "0x3d": 7, "trigger": [7, 12, 14], "tselect": 7, "0x7a0": 7, "tdata1": 7, "0x7a1": 7, "match": 7, "mcontrol": 7, "2": [7, 18], "tdata2": 7, "0x7a2": 7, "dcsr": 7, "0x7b0": 7, "pc": 7, "dpc": 7, "0x7b1": 7, "errata": 8, "back": 8, "To": [8, 14], "transact": 8, "Not": 8, "ahb": 8, "lite": 8, "mai": 8, "return": 8, "zero": 8, "valu": [8, 14], "On": 8, "error": [9, 14], "gener": [9, 12], "pariti": [9, 14], "correct": [9, 14], "code": [9, 12, 17], "ecc": [9, 14], "proper": 9, "hierarchi": 9, "compon": 9, "detect": 9, "handl": [9, 14, 23], "recoveri": 9, "log": 9, "counter": [9, 16, 21, 23], "threshold": [9, 12, 18], "micect": 9, "0x7f0": 9, "iccm": [9, 14], "miccmect": 9, "0x7f1": 9, "dccm": [9, 14], "mdccmect": 9, "0x7f2": 9, "programm": [10, 13], "": [10, 12, 13, 15], "refer": [10, 13], "manual": [10, 13], "prioriti": [11, 12], "platform": 11, "tabl": [11, 12], "sort": 11, "from": 11, "highest": 11, "lowest": 11, "extern": [12, 18], "name": 12, "convent": 12, "unit": 12, "overview": [12, 15], "major": 12, "function": [12, 15], "sourc": [12, 22, 24], "gatewai": 12, "pic": 12, "target": 12, "diagram": 12, "vector": [12, 14], "fast": 12, "redirect": 12, "chain": 12, "nest": 12, "power": [12, 18], "reduct": 12, "perform": [12, 16, 23], "configur": [12, 17, 23], "impact": [12, 16], "further": 12, "optim": 12, "mpiccfg": 12, "pic_base_addr": 12, "0x3000": 12, "meipl": 12, "255": 12, "4": [12, 18], "meipx": 12, "x": 12, "7": 12, "0x1000": 12, "mei": 12, "0x2000": 12, "meipt": 12, "0xbc9": 12, "meivt": 12, "0xbc8": 12, "handler": 12, "pointer": 12, "meihap": 12, "0xfc8": 12, "claim": 12, "captur": [12, 14], "meicpct": 12, "0xbca": 12, "meicidpl": 12, "0xbcb": 12, "current": [12, 24], "meicurpl": 12, "0xbcc": 12, "meigwctrl": 12, "0x4000": 12, "clear": 12, "meigwclr": 12, "0x5000": 12, "sampl": 12, "exampl": [12, 14, 17], "flow": [12, 24], "macro": 12, "document": 13, "revis": 13, "histori": 13, "abbrevi": 13, "region": 14, "properti": 14, "type": 14, "local": [14, 21], "rom": 14, "sram": 14, "o": [14, 22], "restrict": 14, "each": 14, "order": 14, "load": 14, "store": 14, "potenti": 14, "side": 14, "effect": 14, "e": 14, "idempot": 14, "No": 14, "fenc": [14, 20], "instruct": 14, "imprecis": 14, "except": [14, 17, 23], "maskabl": 14, "d": 14, "predict": 14, "unmap": 14, "misalign": 14, "uncorrect": 14, "action": 14, "mrac": 14, "0x7c0": 14, "synchron": 14, "dmst": 14, "0x7c4": 14, "first": 14, "mdseac": 14, "0xfc0": 14, "unlock": 14, "mdeau": 14, "0xbc0": 14, "secondari": 14, "mscaus": 14, "0x7ff": 14, "behavior": 14, "partial": 14, "expect": 14, "soc": 14, "specul": 14, "dma": [14, 18], "slave": 14, "qualiti": 14, "servic": 14, "nmi": 14, "softwar": [14, 24], "extens": 15, "monitor": 16, "count": 16, "condit": 16, "event": [16, 18], "countabl": 16, "physic": 17, "rv": 17, "pmpcfgx": 17, "decod": 17, "pmpaddrx": 17, "pmp": [17, 23], "verif": [17, 24], "check": 17, "manag": 18, "multi": 18, "state": 18, "resum": 18, "request": 18, "activ": 18, "singl": 18, "step": 18, "forc": 18, "scenario": 18, "mpc": 18, "run": [18, 22], "3": 18, "wake": 18, "up": 18, "firmwar": 18, "while": 18, "mpmc": 18, "0x7c6": 18, "paus": 18, "mcpc": 18, "0x7c2": 18, "mfdht": 18, "0x7ce": 18, "mfdh": 18, "0x7cf": 18, "interact": 19, "simul": [19, 22, 24], "autom": 19, "complianc": 20, "test": [20, 24], "suit": 20, "failur": 20, "misalign_ldst": 20, "01": 20, "misalign_jmp": 20, "fence_i": 20, "breakpoint": 20, "intern": 21, "timer": 21, "mitcnt0": 21, "0x7d2": 21, "0x7d5": 21, "bound": 21, "mitb0": 21, "0x7d3": 21, "0x7d6": 21, "mitctl0": 21, "0x7d4": 21, "0x7d7": 21, "tock": 22, "prerequisit": 22, "fetch": 22, "veril": 22, "applic": 22, "provid": 22, "verilog": 22, "file": 22, "start": 22, "user": 23, "isa": 23, "misa": 23, "mstatu": 23, "environ": 23, "menvcfg": 23, "menvcfgh": 23, "cycl": 23, "cycleh": 23, "instret": 23, "instreth": 23, "mcounteren": 23, "secur": 23, "mseccfg": 23, "mseccfgh": 23, "privileg": 23, "transit": 23, "enhanc": 23, "execut": [23, 24], "prevent": 23, "rtl": 24, "cocotb": 24, "uvm": 24, "regress": 24, "renod": 24, "riscof": 24, "testbench": 24, "model": 24, "plugin": 24, "riscv": 24, "dv": 24, "implement": 24, "integr": 24, "coverag": 24, "analysi": 24, "open": 24, "tool": 24, "identif": 24, "without": 24}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2, "sphinx": 60}, "alltitles": {"Standard RISC-V CSRs with Core-Specific Adaptations": [[0, "standard-risc-v-csrs-with-core-specific-adaptations"]], "Machine Interrupt Enable (mie) and Machine Interrupt Pending (mip) Registers": [[0, "machine-interrupt-enable-mie-and-machine-interrupt-pending-mip-registers"]], "Machine Interrupt Enable Register (mie, at CSR 0x304)": [[0, "tab-machine-interrupt-enable-register"]], "Machine Interrupt Pending Register (mip, at CSR 0x344)": [[0, "tab-machine-interrupt-pending-register"]], "Machine Cause Register (mcause)": [[0, "machine-cause-register-mcause"]], "Machine Cause Register (mcause, at CSR 0x342)": [[0, "tab-machine-cause-register"]], "Machine Hardware Thread ID Register (mhartid)": [[0, "machine-hardware-thread-id-register-mhartid"]], "Machine Hardware Thread ID Register (mhartid, at CSR 0xF14)": [[0, "tab-machine-hw-thread-id-register"]], "Build Arguments": [[1, "build-arguments"], [12, "build-arguments"]], "Memory Protection Build Arguments": [[1, "memory-protection-build-arguments"], [1, "id1"]], "Memory Protection Build Argument Rules": [[1, "memory-protection-build-argument-rules"]], "Core Memory-Related Build Arguments": [[1, "core-memory-related-build-arguments"]], "Core Memories and Memory-Mapped Register Blocks Alignment Rules": [[1, "core-memories-and-memory-mapped-register-blocks-alignment-rules"]], "Memory-Related Build Arguments": [[1, "memory-related-build-arguments"]], "Cache Control": [[2, "cache-control"]], "Features": [[2, "features"], [3, "features"], [12, "features"], [15, "features"], [16, "features"], [18, "features"], [21, "features"]], "Feature Descriptions": [[2, "feature-descriptions"]], "Cache Flushing": [[2, "cache-flushing"]], "Enabling/Disabling I-Cache": [[2, "enabling-disabling-i-cache"]], "Diagnostic Access": [[2, "diagnostic-access"]], "Use Cases": [[2, "use-cases"]], "Theory Of Operation": [[2, "theory-of-operation"], [12, "theory-of-operation"]], "Read a Chunk of an I-cache Cache Line": [[2, "read-a-chunk-of-an-i-cache-cache-line"]], "Write a Chunk of an I-Cache Cache Line": [[2, "write-a-chunk-of-an-i-cache-cache-line"]], "Read or Write a Full I-Cache Cache Line": [[2, "read-or-write-a-full-i-cache-cache-line"]], "Read a Tag and Status Information of an I-cache Cache Line": [[2, "read-a-tag-and-status-information-of-an-i-cache-cache-line"]], "Write a Tag and Status Information of an I-Cache Cache Line": [[2, "write-a-tag-and-status-information-of-an-i-cache-cache-line"]], "I-Cache Control/Status Registers": [[2, "i-cache-control-status-registers"]], "I-Cache Array/Way/Index Selection Register (dicawics)": [[2, "i-cache-array-way-index-selection-register-dicawics"]], "I-Cache Array/Way/Index Selection Register (dicawics, at CSR 0x7C8)": [[2, "tab-cache-array-dicawics"]], "I-Cache Array Data 0 Register (dicad0)": [[2, "i-cache-array-data-0-register-dicad0"]], "I-Cache Array Data 0 Register (dicad0, at CSR 0x7C9)": [[2, "tab-cache-array-dicad0"]], "I-Cache Array Data 0 High Register (dicad0h)": [[2, "i-cache-array-data-0-high-register-dicad0h"]], "I-Cache Array Data 0 High Register (dicad0h, at CSR 0x7CC)": [[2, "tab-cache-array-dicad0h"]], "I-Cache Array Data 1 Register (dicad1)": [[2, "i-cache-array-data-1-register-dicad1"]], "I-Cache Array Data 1 Register (dicad1, at CSR 0x7CA).": [[2, "tab-cache-array-dicad1"]], "I-Cache Array Go Register (dicago)": [[2, "i-cache-array-go-register-dicago"]], "I-Cache Array Go Register (dicago, at CSR 0x7CB)": [[2, "tab-cache-array-dicago"]], "Clock And Reset": [[3, "clock-and-reset"]], "Clocking": [[3, "clocking"]], "Regular Operation": [[3, "regular-operation"], [12, "regular-operation"]], "System Bus-to-Core Clock Ratios": [[3, "system-bus-to-core-clock-ratios"]], "Asynchronous Signals": [[3, "asynchronous-signals"]], "Core Complex Asynchronous Signals": [[3, "tab-core-complex-async-signals"]], "Reset": [[3, "reset"]], "Core Complex Reset (rst_l)": [[3, "core-complex-reset-rst-l"]], "Debug Module Reset (dbg_rst_l)": [[3, "debug-module-reset-dbg-rst-l"]], "Debugger Initiating Reset via JTAG Interface": [[3, "debugger-initiating-reset-via-jtag-interface"]], "Core Complex Reset to Debug Mode": [[3, "core-complex-reset-to-debug-mode"]], "Complex Port List": [[4, "complex-port-list"]], "Core Complex Signals": [[4, "tab-core-complex-signals"]], "Low-Level Core Control": [[5, "low-level-core-control"]], "Control/Status Registers": [[5, "control-status-registers"], [7, "control-status-registers"], [14, "control-status-registers"], [16, "control-status-registers"], [18, "control-status-registers"], [21, "control-status-registers"]], "Feature Disable Control Register (mfdc)": [[5, "feature-disable-control-register-mfdc"]], "Feature Disable Control Register (mfdc, at CSR 0x7F9). Field Bits Description": [[5, "tab-feature-disable-cr"]], "Clock Gating Control Register (mcgc)": [[5, "clock-gating-control-register-mcgc"]], "Clock Gating Control Register (mcgc, at CSR 0x7F8). Field Bits Description": [[5, "tab-clock-gating-cr"]], "CSR Address Map": [[6, "csr-address-map"]], "Standard RISC-V CSRs": [[6, "standard-risc-v-csrs"]], "VeeR EL2 Core-Specific Standard RISC-V Machine Information CSRs": [[6, "tab-veer-el2-core-specific-std-rv-machine-information-csrs"]], "VeeR EL2 Standard RISC-V CSR Address Map": [[6, "tab-veer-el2-std-risc-v-csr-address-map"]], "Non-Standard RISC-V CSRs": [[6, "non-standard-risc-v-csrs"]], "VeeR EL2 Non-Standard RISC-V CSR Address Map": [[6, "tab-veer-el2-non-std-risc-v-csr-address-map"]], "Debug Support": [[7, "debug-support"]], "Control/Status Registers in JTAG Address Space": [[7, "control-status-registers-in-jtag-address-space"]], "Registers in JTAG Debug Transport Module Address Space": [[7, "tab-registers-jtag"]], "IDCODE Register (IDCODE)": [[7, "idcode-register-idcode"]], "IDCODE Register (IDCODE, at JTAG 0x01)": [[7, "tab-idcode-registers"]], "DTM Control and Status Register (dtmcs)": [[7, "dtm-control-and-status-register-dtmcs"]], "DTM Control and Status Register (dtmcs, at JTAG 0x10)": [[7, "tab-dtmcs"]], "Debug Module Interface Access Register (dmi)": [[7, "debug-module-interface-access-register-dmi"]], "Debug Module Interface Access Register (dmi, at JTAG 0x11)": [[7, "tab-dmi"]], "BYPASS Register (BYPASS)": [[7, "bypass-register-bypass"]], "BYPASS Register (BYPASS, at JTAG 0x1F)": [[7, "tab-bypass"]], "Control/Status Registers in Debug Module Interface Address Space": [[7, "control-status-registers-in-debug-module-interface-address-space"]], "Registers in Debug Module Interface Address Space": [[7, "tab-registers-dmi"]], "Debug Module Control Register (dmcontrol)": [[7, "debug-module-control-register-dmcontrol"]], "Debug Module Control Register (dmcontrol, at Debug Module Offset 0x10)": [[7, "tab-dmcontrol"]], "Debug Module Status Register (dmstatus)": [[7, "debug-module-status-register-dmstatus"]], "Debug Module Status Register (dmstatus, at Debug Module Offset 0x11)": [[7, "tab-dmstatus"]], "Halt Summary 0 Register (haltsum0)": [[7, "halt-summary-0-register-haltsum0"]], "Halt Summary 0 Register (haltsum0, at Debug Module Offset 0x40)": [[7, "tab-haltsum0"]], "Abstract Control and Status Register (abstractcs)": [[7, "abstract-control-and-status-register-abstractcs"]], "Abstract Control and Status Register (abstractcs, at Debug Module Offset 0x16)": [[7, "tab-abstractcs"]], "Abstract Command Register (command)": [[7, "abstract-command-register-command"]], "Abstract Command Register (command, at Debug Module Offset 0x17)": [[7, "tab-command"]], "Abstract Command Autoexec Register (abstractauto)": [[7, "abstract-command-autoexec-register-abstractauto"]], "Abstract Command Autoexec Register (abstractauto, at Debug Module Offset 0x18)": [[7, "tab-abstractauto"]], "Abstract Data 0 / 1 Registers (data0/1)": [[7, "abstract-data-0-1-registers-data0-1"]], "Abstract Data 0 / 1 Register (data0/1, at Debug Module Offset 0x04 / 0x05)": [[7, "tab-data-0-1"]], "System Bus Access Control and Status Register (sbcs)": [[7, "system-bus-access-control-and-status-register-sbcs"]], "System Bus Access Control and Status Register (sbcs, at Debug Module Offset 0x38)": [[7, "tab-sbcs"]], "System Bus Address 31:0 Register (sbaddress0)": [[7, "system-bus-address-31-0-register-sbaddress0"]], "System Bus Address 31:0 Register (sbaddress0, at Debug Module Offset 0x39)": [[7, "tab-sbaddress0"]], "System Bus Data 31:0 Register (sbdata0)": [[7, "system-bus-data-31-0-register-sbdata0"]], "System Bus Data 31:0 Register (sbdata0, at Debug Module Offset 0x3C)": [[7, "tab-sbdata0"]], "System Bus Data 63:32 Register (sbdata1)": [[7, "system-bus-data-63-32-register-sbdata1"]], "System Bus Data 63:32 Register (sbdata1, at Debug Module Offset 0x3D)": [[7, "tab-sbdata1"]], "Control/Status Registers in RISC-V CSR Address Space": [[7, "control-status-registers-in-risc-v-csr-address-space"]], "Trigger Select Register (tselect)": [[7, "trigger-select-register-tselect"]], "Trigger Select Register (tselect, at CSR 0x7A0)": [[7, "tab-tselect"]], "Trigger Data 1 Register (tdata1)": [[7, "trigger-data-1-register-tdata1"]], "Trigger Data 1 Register (tdata1, at CSR 0x7A1)": [[7, "tab-tdata1"]], "Match Control Register (mcontrol)": [[7, "match-control-register-mcontrol"]], "Match Control Register (mcontrol, at CSR 0x7A1)": [[7, "tab-mcontrol"]], "Trigger Data 2 Register (tdata2)": [[7, "trigger-data-2-register-tdata2"]], "Trigger Data 2 Register (tdata2, at CSR 0x7A2)": [[7, "tab-tdata2"]], "Debug Control and Status Register (dcsr)": [[7, "debug-control-and-status-register-dcsr"]], "Debug Control and Status Register (dcsr, at CSR 0x7B0)": [[7, "tab-dcsr"]], "Debug PC Register (dpc)": [[7, "debug-pc-register-dpc"]], "Debug PC Register (dpc, at CSR 0x7B1)": [[7, "tab-dpc"]], "Errata": [[8, "errata"]], "Back-To-Back Write Transactions Not Supported on AHB-Lite Bus": [[8, "back-to-back-write-transactions-not-supported-on-ahb-lite-bus"]], "Debug Abstract Command Register May Return Non-Zero Value On Read": [[8, "debug-abstract-command-register-may-return-non-zero-value-on-read"]], "Memory Error Protection": [[9, "memory-error-protection"]], "General Description": [[9, "general-description"]], "Parity": [[9, "parity"]], "Error Correcting Code (ECC)": [[9, "error-correcting-code-ecc"]], "Selecting the Proper Error Protection Level": [[9, "selecting-the-proper-error-protection-level"]], "Memory Hierarchy": [[9, "memory-hierarchy"]], "Memory Hierarchy Components and Protection": [[9, "tab-memory-hierarchy-components-and-protection"]], "Error Detection and Handling": [[9, "error-detection-and-handling"]], "Error Detection, Recovery, and Logging": [[9, "tab-error-detection-recovery-logging"]], "Core Error Counter/Threshold Registers": [[9, "core-error-counter-threshold-registers"]], "I-Cache Error Counter/Threshold Register (micect)": [[9, "i-cache-error-counter-threshold-register-micect"]], "I-Cache Error Counter/Threshold Register (micect, at CSR 0x7F0)": [[9, "tab-i-cache-error-counter-threshold-register"]], "ICCM Correctable Error Counter/Threshold Register (miccmect)": [[9, "iccm-correctable-error-counter-threshold-register-miccmect"]], "ICCM Correctable Error Counter/Threshold Register (miccmect, at CSR 0x7F1)": [[9, "tab-iccm-correctable-error-counter-threshold-register"]], "DCCM Correctable Error Counter/Threshold Register (mdccmect)": [[9, "dccm-correctable-error-counter-threshold-register-mdccmect"]], "DCCM Correctable Error Counter/Threshold Register (mdccmect, at CSR 0x7F2)": [[9, "tab-mdccmect"]], "RISC-V VeeR EL2 Programmer\u2019s Reference Manual": [[10, "risc-v-veer-el2-programmer-s-reference-manual"], [13, "risc-v-veer-el2-programmer-s-reference-manual"]], "Interrupt Priorities": [[11, "interrupt-priorities"]], "VeeR EL2 Platform-specific and Standard RISC-V Interrupt Priorities. Table is sorted from highest Interrupt priority to lowest Interrupt priority": [[11, "tab-veer-el2-platform-specific-and-std-risc-v-interrupt-priorities"]], "External Interrupts": [[12, "external-interrupts"]], "Naming Convention": [[12, "naming-convention"]], "Unit, Signal, and Register Naming": [[12, "unit-signal-and-register-naming"]], "Address Map Naming": [[12, "address-map-naming"]], "Overview of Major Functional Units": [[12, "overview-of-major-functional-units"]], "External Interrupt Source": [[12, "external-interrupt-source"]], "Gateway": [[12, "gateway"]], "PIC Core": [[12, "pic-core"]], "Interrupt Target": [[12, "interrupt-target"]], "PIC Block Diagram": [[12, "pic-block-diagram"]], "Initialization": [[12, "initialization"]], "Support for Vectored External Interrupts": [[12, "support-for-vectored-external-interrupts"]], "Fast Interrupt Redirect": [[12, "fast-interrupt-redirect"]], "Interrupt Chaining": [[12, "interrupt-chaining"]], "Interrupt Nesting": [[12, "interrupt-nesting"]], "Power Reduction": [[12, "power-reduction"]], "Performance Targets": [[12, "performance-targets"]], "Configurability": [[12, "configurability"]], "Rules": [[12, "rules"]], "Impact on Generated Code": [[12, "impact-on-generated-code"]], "External Interrupt Sources": [[12, "external-interrupt-sources"]], "Further Optimizations": [[12, "further-optimizations"]], "PIC Control/Status Registers": [[12, "pic-control-status-registers"]], "PIC Configuration Register (mpiccfg)": [[12, "pic-configuration-register-mpiccfg"]], "PIC Configuration Register (mpiccfg, at PIC_base_addr+0x3000)": [[12, "tab-pic-configuration-register"]], "External Interrupt Priority Level Registers (meiplS)": [[12, "external-interrupt-priority-level-registers-meipls"]], "External Interrupt Priority Level Register S=1..255 (meiplS, at PIC_base_addr+S*4)": [[12, "tab-external-interrupt-priority-level-register"]], "External Interrupt Pending Registers (meipX)": [[12, "external-interrupt-pending-registers-meipx"]], "External Interrupt Pending Register X=0..7 (meipX, at PIC_base_addr+0x1000+X*4)": [[12, "tab-external-interrupt-pending-register"]], "External Interrupt Enable Registers (meieS)": [[12, "external-interrupt-enable-registers-meies"]], "External Interrupt Enable Register S=1..255 (meieS, at PIC_base_addr+0x2000+S*4)": [[12, "tab-external-interrupt-enable-register"]], "External Interrupt Priority Threshold Register (meipt)": [[12, "external-interrupt-priority-threshold-register-meipt"]], "External Interrupt Priority Threshold Register (meipt, at CSR 0xBC9)": [[12, "tab-external-interrupt-priority-threshold-register"]], "External Interrupt Vector Table Register (meivt)": [[12, "external-interrupt-vector-table-register-meivt"]], "External Interrupt Vector Table Register (meivt, at CSR 0xBC8)": [[12, "tab-external-interrupt-vector-table-register"]], "External Interrupt Handler Address Pointer Register (meihap)": [[12, "external-interrupt-handler-address-pointer-register-meihap"]], "External Interrupt Handler Address Pointer Register (meihap, at CSR 0xFC8)": [[12, "tab-external-interrupt-handler-address-pointer-register"]], "External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct)": [[12, "external-interrupt-claim-id-priority-level-capture-trigger-register-meicpct"]], "External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct, at CSR 0xBCA)": [[12, "tab-external-interrupt-claim-id"]], "External Interrupt Claim ID\u2019s Priority Level Register (meicidpl)": [[12, "external-interrupt-claim-id-s-priority-level-register-meicidpl"]], "External Interrupt Claim ID\u2019s Priority Level Register (meicidpl, at CSR 0xBCB)": [[12, "tab-external-interrupt-claim-id-priority-level-register"]], "External Interrupt Current Priority Level Register (meicurpl)": [[12, "external-interrupt-current-priority-level-register-meicurpl"]], "External Interrupt Current Priority Level Register (meicurpl, at CSR 0xBCC)": [[12, "tab-external-interrupt-current-priority-level-register"]], "External Interrupt Gateway Configuration Registers (meigwctrlS)": [[12, "external-interrupt-gateway-configuration-registers-meigwctrls"]], "External Interrupt Gateway Configuration Register S=1..255 (meigwctrlS, at PIC_base_addr+0x4000+S*4)": [[12, "tab-external-interrupt-gateway-configuration-register"]], "External Interrupt Gateway Clear Registers (meigwclrS)": [[12, "external-interrupt-gateway-clear-registers-meigwclrs"]], "External Interrupt Gateway Clear Register S=1..255 (meigwclrS, at PIC_base_addr+0x5000+S*4)": [[12, "tab-external-interrupt-gateway-clear-register"]], "PIC CSR Address Map": [[12, "pic-csr-address-map"]], "PIC Non-standard RISC-V CSR Address Map": [[12, "tab-pic-non-standard-risc-v-csr-address-map"]], "PIC Memory-Mapped Register Address Map": [[12, "pic-memory-mapped-register-address-map"]], "PIC Memory-mapped Register Address Map": [[12, "tab-pic-memory-mapped-register-address-map"]], "Interrupt Enable/Disable Code Samples": [[12, "interrupt-enable-disable-code-samples"]], "Example Interrupt Flows": [[12, "example-interrupt-flows"]], "Example Interrupt Macros": [[12, "example-interrupt-macros"]], "Document Revision History": [[13, "document-revision-history"]], "Revision History": [[13, "tab-revision-history"]], "Reference Documents": [[13, "reference-documents"], [13, "tab-reference-documents"]], "Abbreviations": [[13, "abbreviations"], [13, "tab-abbreviations"]], "Memory Map": [[14, "memory-map"]], "Address Regions": [[14, "address-regions"]], "Access Properties": [[14, "access-properties"]], "Memory Types": [[14, "memory-types"]], "Core Local": [[14, "core-local"]], "ICCM and DCCM": [[14, "iccm-and-dccm"]], "Local Memory-Mapped Control/Status Registers": [[14, "local-memory-mapped-control-status-registers"]], "Accessed via System Bus": [[14, "accessed-via-system-bus"]], "System ROMs": [[14, "system-roms"]], "System SRAMs": [[14, "system-srams"]], "System Memory-Mapped I/O": [[14, "system-memory-mapped-i-o"]], "Mapping Restrictions": [[14, "mapping-restrictions"]], "Memory Type Access Properties": [[14, "memory-type-access-properties"]], "Access Properties for each Memory Type": [[14, "tab-access-properites-memory-type"]], "Memory Access Ordering": [[14, "memory-access-ordering"]], "Load-To-Load and Store-To-Store Ordering": [[14, "load-to-load-and-store-to-store-ordering"]], "Load/Store Ordering": [[14, "load-store-ordering"]], "Accesses with Potential Side Effects (i.e., Non-Idempotent)": [[14, "accesses-with-potential-side-effects-i-e-non-idempotent"]], "Accesses with No Side Effects (i.e., Idempotent)": [[14, "accesses-with-no-side-effects-i-e-idempotent"]], "Ordering of Store - Load with No Side Effects (i.e., Idempotent)": [[14, "ordering-of-store-load-with-no-side-effects-i-e-idempotent"]], "Fencing": [[14, "fencing"]], "Instructions": [[14, "instructions"], [14, "id26"]], "Data": [[14, "data"], [14, "id27"]], "Imprecise Data Bus Errors": [[14, "imprecise-data-bus-errors"]], "Memory Protection": [[14, "memory-protection"]], "Exception Handling": [[14, "exception-handling"]], "Imprecise Bus Error Non-Maskable Interrupt": [[14, "imprecise-bus-error-non-maskable-interrupt"]], "Correctable Error Local Interrupt": [[14, "correctable-error-local-interrupt"]], "Rules for Core-Local Memory Accesses": [[14, "rules-for-core-local-memory-accesses"]], "Core-Local / D-Bus Access Prediction": [[14, "core-local-d-bus-access-prediction"]], "Unmapped Addresses": [[14, "unmapped-addresses"]], "Handling of Unmapped Addresses": [[14, "tab-handling-unmapped-addresses"]], "Misaligned Accesses": [[14, "misaligned-accesses"]], "Handling of Misaligned Accesses": [[14, "tab-handling-misaligned-addresses"]], "Uncorrectable Ecc Errors": [[14, "uncorrectable-ecc-errors"]], "Handling of Uncorrectable ECC Errors": [[14, "tab-handling-uncorrectable-ecc-errors"]], "Correctable Ecc/Parity Errors": [[14, "correctable-ecc-parity-errors"]], "Handling of Correctable ECC/Parity Errors Access Core/Bus Side Effect Action": [[14, "tab-handling-correctable-ecc-errors"]], "Region Access Control Register (mrac)": [[14, "region-access-control-register-mrac"]], "Region Access Control Register (mrac, at CSR 0x7C0)": [[14, "tab-region-access-control-register"]], "Memory Synchronization Trigger Register (dmst)": [[14, "memory-synchronization-trigger-register-dmst"]], "Memory Synchronization Trigger Register (dmst, at CSR 0x7C4)": [[14, "tab-memory-synchronization-trigger-register"]], "D-Bus First Error Address Capture Register (mdseac)": [[14, "d-bus-first-error-address-capture-register-mdseac"]], "D-Bus First Error Address Capture Register (mdseac, at CSR 0xFC0)": [[14, "tab-d-bus-first-error-address-capture-register"]], "D-Bus Error Address Unlock Register (mdeau)": [[14, "d-bus-error-address-unlock-register-mdeau"]], "D-Bus Error Address Unlock Register (mdeau, at CSR 0xBC0)": [[14, "tab-d-bus-error-address-unlock-register"]], "Machine Secondary Cause Register (mscause)": [[14, "machine-secondary-cause-register-mscause"]], "Machine Secondary Cause Register (mscause, at CSR 0x7FF)": [[14, "tab-machine-secondary-cause-register"]], "Memory Address Map": [[14, "memory-address-map"]], "VeeR EL2 Memory Address Map (Example)": [[14, "tab-veer-el2-memory-address-map"]], "Behavior of Loads to Side-Effect Addresses": [[14, "behavior-of-loads-to-side-effect-addresses"]], "Partial Writes": [[14, "partial-writes"]], "Expected SoC Behavior for Accesses": [[14, "expected-soc-behavior-for-accesses"]], "Speculative Bus Accesses": [[14, "speculative-bus-accesses"]], "DMA Slave Port": [[14, "dma-slave-port"]], "Access": [[14, "access"]], "Write Alignment Rules": [[14, "write-alignment-rules"]], "Quality Of Service": [[14, "quality-of-service"]], "Ordering Of Core and DMA Accesses": [[14, "ordering-of-core-and-dma-accesses"]], "Reset Signal and Vector": [[14, "reset-signal-and-vector"]], "Non-Maskable Interrupt (NMI) Signal and Vector": [[14, "non-maskable-interrupt-nmi-signal-and-vector"]], "Summary of NMI mcause Values": [[14, "tab-summary-nmi-mcause-values"]], "Software Interrupts": [[14, "software-interrupts"]], "Core Overview": [[15, "core-overview"]], "Core Complex": [[15, "core-complex"]], "Functional Blocks": [[15, "functional-blocks"]], "Core": [[15, "core"]], "Standard Extensions": [[15, "standard-extensions"]], "VeeR EL2\u2019s RISC-V Standard Extensions": [[15, "tab-riscv-std-ext"]], "Performance Monitoring": [[16, "performance-monitoring"]], "Standard RISC-V Registers": [[16, "standard-risc-v-registers"]], "Counters": [[16, "counters"]], "Count-Impacting Conditions": [[16, "count-impacting-conditions"]], "Events": [[16, "events"]], "List of Countable Events": [[16, "tab-list-of-countable-events"]], "Physical Memory Protection": [[17, "physical-memory-protection"]], "Theory of Operation": [[17, "theory-of-operation"]], "Physical Memory Protection CSRs": [[17, "physical-memory-protection-csrs"]], "CSR configurations for RV-32": [[17, "tab-riscv-pmp-csr-configuration-table"]], "Configuration Registers (pmpcfgX)": [[17, "configuration-registers-pmpcfgx"]], "Decoding of the pmpcfgX register": [[17, "tab-riscv-pmpcfgx-register"]], "Address Registers (pmpaddrX)": [[17, "address-registers-pmpaddrx"]], "Exceptions": [[17, "exceptions"]], "PMP related exception codes": [[17, "tab-riscv-pmp-exceptions"]], "PMP module": [[17, "pmp-module"]], "Verification": [[17, "verification"], [24, "verification"]], "PMP check example": [[17, "pmp-check-example"]], "Power Management and Multi-Core Debug Control": [[18, "power-management-and-multi-core-debug-control"]], "Core Control Interfaces": [[18, "core-control-interfaces"]], "Power Management": [[18, "power-management"]], "Multi-Core Debug Control": [[18, "multi-core-debug-control"]], "Power States": [[18, "power-states"]], "Debug Resume Requests": [[18, "tab-debug-resume-requests"]], "Core Activity States": [[18, "tab-core-activity-states"]], "Power Control": [[18, "power-control"]], "Debug Mode": [[18, "debug-mode"]], "Single Stepping": [[18, "single-stepping"]], "Forced Debug Halt": [[18, "forced-debug-halt"]], "Core Power and Multi-Core Debug Control and Status Signals": [[18, "core-power-and-multi-core-debug-control-and-status-signals"]], "Power Control and Status Signals": [[18, "power-control-and-status-signals"]], "VeeR EL2 Power Control and Status Signals": [[18, "tab-veer-el2-power-ctrl-status-signals"]], "Multi-Core Debug Control and Status Signals": [[18, "multi-core-debug-control-and-status-signals"]], "VeeR EL2 Multi-Core Debug Control and Status Signals": [[18, "tab-veer-el2-multi-core-debug-ctrl-status-signals"]], "Debug Scenarios": [[18, "debug-scenarios"]], "Scenario 1: Core Halt \u2192 MPC Halt \u2192 MPC Run \u2192 Core Resume": [[18, "scenario-1-core-halt-mpc-halt-mpc-run-core-resume"]], "Scenario 2: Core Halt \u2192 MPC Halt \u2192 Core Resume \u2192 MPC Run": [[18, "scenario-2-core-halt-mpc-halt-core-resume-mpc-run"]], "Scenario 3: Mpc Halt \u2192 Core Halt \u2192 Core Resume \u2192 Mpc Run": [[18, "scenario-3-mpc-halt-core-halt-core-resume-mpc-run"]], "Scenario 4: MPC Halt \u2192 Core Halt \u2192 MPC Run \u2192 Core Resume": [[18, "scenario-4-mpc-halt-core-halt-mpc-run-core-resume"]], "Summary": [[18, "summary"]], "Core Wake-Up Events": [[18, "core-wake-up-events"]], "Core Firmware-Initiated Halt": [[18, "core-firmware-initiated-halt"]], "DMA Operations While Halted": [[18, "dma-operations-while-halted"]], "External Interrupts While Halted": [[18, "external-interrupts-while-halted"]], "Power Management Control Register (mpmc)": [[18, "power-management-control-register-mpmc"]], "Power Management Control Register (mpmc, at CSR 0x7C6)": [[18, "tab-power-mgmt-ctrl-register"]], "Core Pause Control Register (mcpc)": [[18, "core-pause-control-register-mcpc"]], "Core Pause Control Register (mcpc, at CSR 0x7C2)": [[18, "tab-core-pause-ctrl-register"]], "Forced Debug Halt Threshold Register (mfdht)": [[18, "forced-debug-halt-threshold-register-mfdht"]], "Forced Debug Halt Threshold Register (mfdht, at CSR 0x7CE)": [[18, "tab-forced-debug-halt-thld-register"]], "Forced Debug Halt Status Register (mfdhs)": [[18, "forced-debug-halt-status-register-mfdhs"]], "Forced Debug Halt Status Register (mfdhs, at CSR 0x7CF)": [[18, "tab-forced-debug-halt-status-register"]], "Interactive Debugging in Simulation": [[19, "interactive-debugging-in-simulation"]], "Automation": [[19, "automation"]], "Compliance Test Suite Failures": [[20, "compliance-test-suite-failures"]], "I-MISALIGN_LDST-01": [[20, "i-misalign-ldst-01"]], "I-MISALIGN_JMP-01": [[20, "i-misalign-jmp-01"]], "I-FENCE.I-01 and fence_i": [[20, "i-fence-i-01-and-fence-i"]], "Breakpoint": [[20, "breakpoint"]], "Internal Timers": [[21, "internal-timers"]], "Description": [[21, "description"]], "Internal Timer Local Interrupts": [[21, "internal-timer-local-interrupts"]], "Internal Timer Counter 0 / 1 Register (mitcnt0/1)": [[21, "internal-timer-counter-0-1-register-mitcnt0-1"]], "Internal Timer Counter 0 / 1 Register (mitcnt0/1, at CSR 0x7D2 / 0x7D5)": [[21, "tab-internal-timer-counter-register"]], "Internal Timer Bound 0 / 1 Register (mitb0/1)": [[21, "internal-timer-bound-0-1-register-mitb0-1"]], "Internal Timer Bound 0 / 1 Register (mitb0/1, at CSR 0x7D3 / 0x7D6)": [[21, "tab-internal-timer-bound-register"]], "Internal Timer Control 0 / 1 Register (mitctl0/1)": [[21, "internal-timer-control-0-1-register-mitctl0-1"]], "Internal Timer Control 0 / 1 Register (mitctl0/1, at CSR 0x7D4 / 0x7D7)": [[21, "tab-internal-timer-control-register"]], "Running Tock OS": [[22, "running-tock-os"]], "Prerequisites": [[22, "prerequisites"]], "Fetching sources": [[22, "fetching-sources"]], "Running simulation in Verilator": [[22, "running-simulation-in-verilator"]], "Running simulation in Verilator with applications": [[22, "running-simulation-in-verilator-with-applications"]], "Building Tock": [[22, "building-tock"]], "Building an application": [[22, "building-an-application"]], "Providing a verilog file for simulation": [[22, "providing-a-verilog-file-for-simulation"]], "Starting simulation in Verilator": [[22, "starting-simulation-in-verilator"]], "User Mode": [[23, "user-mode"]], "Machine ISA Register (misa)": [[23, "machine-isa-register-misa"]], "Machine Status Register (mstatus)": [[23, "machine-status-register-mstatus"]], "Machine Environment Configuration Registers (menvcfg,menvcfgh)": [[23, "machine-environment-configuration-registers-menvcfg-menvcfgh"]], "User Mode Performance Counters (cycle, cycleh, instret, instreth)": [[23, "user-mode-performance-counters-cycle-cycleh-instret-instreth"]], "Machine Counter-Enable Register (mcounteren)": [[23, "machine-counter-enable-register-mcounteren"]], "Machine Security Configuration Register (mseccfg, mseccfgh)": [[23, "machine-security-configuration-register-mseccfg-mseccfgh"]], "Privilege Mode Transitions and Exception Handling": [[23, "privilege-mode-transitions-and-exception-handling"]], "PMP Enhancements for Memory Access and Execution Prevention on Machine Mode": [[23, "pmp-enhancements-for-memory-access-and-execution-prevention-on-machine-mode"]], "RTL-level tests": [[24, "rtl-level-tests"]], "Cocotb tests": [[24, "cocotb-tests"]], "UVM verification": [[24, "uvm-verification"]], "Software execution tests": [[24, "software-execution-tests"]], "Regression tests": [[24, "regression-tests"]], "Renode tests": [[24, "renode-tests"]], "RISCOF Verification": [[24, "riscof-verification"]], "Adaptation of VeeR simulation and testbench to RISCOF": [[24, "adaptation-of-veer-simulation-and-testbench-to-riscof"]], "RISCOF model plugin": [[24, "riscof-model-plugin"]], "RISCV-DV verification": [[24, "riscv-dv-verification"]], "RISCV-DV Test flow": [[24, "riscv-dv-test-flow"]], "Current implementation": [[24, "current-implementation"]], "Renode integration": [[24, "renode-integration"]], "Verification coverage": [[24, "verification-coverage"]], "Coverage analysis": [[24, "coverage-analysis"]], "Coverage analysis with open source tools": [[24, "coverage-analysis-with-open-source-tools"]], "Identification of signals without coverage": [[24, "identification-of-signals-without-coverage"]]}, "indexentries": {}, "docurls": ["adaptations.html", "build-args.html", "cache.html", "clocks.html", "complex-ports.html", "core-control.html", "csrs.html", "debugging.html", "errata.html", "error-protection.html", "index.html", "interrupt-priority.html", "interrupts.html", "intro.html", "memory-map.html", "overview.html", "performance.html", "physical-memory-protection.html", "power.html", "simulation-debugging.html", "tests.html", "timers.html", "tock.html", "user-mode.html", "verification.html"]})