TimeQuest Timing Analyzer report for DE0Nano_FreeRTOS
Mon Dec 03 17:01:22 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 43. Slow 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 54. Fast 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 61. Fast 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0Nano_FreeRTOS                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.2%      ;
;     Processor 3            ;   9.7%      ;
;     Processor 4            ;   5.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                                           ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; DE0Nano_FreeRTOS.SDC                                                                                                                    ; OK     ; Mon Dec 03 17:01:19 2018 ;
; c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Mon Dec 03 17:01:19 2018 ;
; c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_reset_controller.sdc                  ; OK     ; Mon Dec 03 17:01:19 2018 ;
; c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu.sdc                           ; OK     ; Mon Dec 03 17:01:19 2018 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                ;
+----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------+--------------------------------+
; Clock Name                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                       ; Targets                        ;
+----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------+--------------------------------+
; altera_reserved_tck        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                              ; { altera_reserved_tck }        ;
; CLOCK_50                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                              ; { CLOCK_50 }                   ;
; u0|sys_pll|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|sys_pll|sd1|pll7|inclk[0] ; { u0|sys_pll|sd1|pll7|clk[0] } ;
; u0|sys_pll|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|sys_pll|sd1|pll7|inclk[0] ; { u0|sys_pll|sd1|pll7|clk[1] } ;
+----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------+--------------------------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                               ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 120.79 MHz ; 120.79 MHz      ; u0|sys_pll|sd1|pll7|clk[0] ;      ;
; 152.63 MHz ; 152.63 MHz      ; altera_reserved_tck        ;      ;
; 172.21 MHz ; 172.21 MHz      ; CLOCK_50                   ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 1.721  ; 0.000         ;
; CLOCK_50                   ; 4.193  ; 0.000         ;
; altera_reserved_tck        ; 46.724 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLOCK_50                   ; 0.301 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 0.317 ; 0.000         ;
; altera_reserved_tck        ; 0.357 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 5.483  ; 0.000         ;
; CLOCK_50                   ; 16.827 ; 0.000         ;
; altera_reserved_tck        ; 48.340 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary              ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; altera_reserved_tck        ; 0.885 ; 0.000         ;
; CLOCK_50                   ; 1.905 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 2.220 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.736  ; 0.000         ;
; CLOCK_50                   ; 9.489  ; 0.000         ;
; altera_reserved_tck        ; 49.538 ; 0.000         ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.721 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.280      ; 8.554      ;
; 1.742 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.280      ; 8.533      ;
; 1.746 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.280      ; 8.529      ;
; 1.760 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.502      ;
; 1.781 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.481      ;
; 1.785 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.477      ;
; 1.832 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.432      ;
; 1.841 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.423      ;
; 1.853 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.411      ;
; 1.857 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.407      ;
; 1.858 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 8.411      ;
; 1.862 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.402      ;
; 1.866 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.398      ;
; 1.879 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 8.390      ;
; 1.883 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 8.386      ;
; 1.895 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.031      ;
; 1.927 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.335      ;
; 1.933 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.329      ;
; 1.934 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.979      ;
; 1.948 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.314      ;
; 1.952 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.310      ;
; 1.954 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.308      ;
; 1.958 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.275      ; 8.312      ;
; 1.958 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.304      ;
; 1.969 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.275      ; 8.301      ;
; 1.979 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.275      ; 8.291      ;
; 1.983 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.275      ; 8.287      ;
; 1.990 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.275      ; 8.280      ;
; 1.994 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.275      ; 8.276      ;
; 2.000 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 8.269      ;
; 2.006 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.909      ;
; 2.011 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.253      ;
; 2.015 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.900      ;
; 2.021 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 8.248      ;
; 2.025 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 8.244      ;
; 2.032 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.232      ;
; 2.032 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.888      ;
; 2.036 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.228      ;
; 2.094 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.168      ;
; 2.100 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.164      ;
; 2.101 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.812      ;
; 2.107 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.806      ;
; 2.115 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.147      ;
; 2.119 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.143      ;
; 2.121 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.143      ;
; 2.125 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.269      ; 8.139      ;
; 2.132 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 7.789      ;
; 2.135 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.286      ; 8.146      ;
; 2.143 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 7.778      ;
; 2.156 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.286      ; 8.125      ;
; 2.160 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.286      ; 8.121      ;
; 2.172 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.640      ;
; 2.174 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.746      ;
; 2.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.730      ;
; 2.192 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.070      ;
; 2.213 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.049      ;
; 2.217 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.045      ;
; 2.268 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.645      ;
; 2.274 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.988      ;
; 2.274 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.641      ;
; 2.282 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.980      ;
; 2.284 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.978      ;
; 2.305 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.957      ;
; 2.309 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.623      ;
; 2.309 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.953      ;
; 2.314 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.948      ;
; 2.315 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 7.499      ;
; 2.337 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.475      ;
; 2.356 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[14]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.906      ;
; 2.361 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[8]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 7.908      ;
; 2.366 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.547      ;
; 2.367 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.542      ;
; 2.377 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[14]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.885      ;
; 2.381 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[14]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.881      ;
; 2.382 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[8]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 7.887      ;
; 2.386 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[8]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 7.883      ;
; 2.394 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.519      ;
; 2.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.525      ;
; 2.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.525      ;
; 2.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.525      ;
; 2.421 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.286      ; 7.860      ;
; 2.425 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.502      ;
; 2.425 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[42]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.502      ;
; 2.425 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.502      ;
; 2.429 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.286      ; 7.852      ;
; 2.436 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.490      ;
; 2.452 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.286      ; 7.829      ;
; 2.458 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.455      ;
; 2.471 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.473      ;
; 2.471 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.473      ;
; 2.471 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.473      ;
; 2.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.774      ;
; 2.489 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.437      ;
; 2.492 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[12]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.770      ;
; 2.494 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.432      ;
; 2.494 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.450      ;
; 2.494 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.450      ;
; 2.494 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[42]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.450      ;
; 2.498 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[5]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.764      ;
; 2.505 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 7.757      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                        ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.193 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.578      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.246 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.525      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.345 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.426      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.398 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.373      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.520 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.251      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.573 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.198      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.635 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.856      ; 7.136      ;
; 4.661 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.845      ; 7.099      ;
; 4.661 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.845      ; 7.099      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.474      ;
; 46.971 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.217      ;
; 47.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.141      ;
; 47.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.014      ;
; 47.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.878      ;
; 47.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.831      ;
; 47.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.742      ;
; 47.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.578      ;
; 47.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.571      ;
; 47.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.540      ;
; 47.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.482      ;
; 47.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.445      ;
; 47.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.308      ;
; 47.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.305      ;
; 47.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.252      ;
; 47.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.215      ;
; 48.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.151      ;
; 48.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.076      ;
; 48.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.061      ;
; 49.327 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 0.862      ;
; 49.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 0.824      ;
; 95.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.699      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.698      ;
; 95.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.692      ;
; 95.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.691      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.412      ;
; 95.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.408      ;
; 95.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.405      ;
; 95.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.401      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.400      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.270      ;
; 95.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.266      ;
; 95.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.255      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.244      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.157      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.157      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.151      ;
; 95.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.150      ;
; 95.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.085      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.081      ;
; 95.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.070      ;
; 95.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.059      ;
; 95.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.978      ;
; 95.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.977      ;
; 95.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.976      ;
; 95.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.963      ;
; 95.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.970      ;
; 95.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.983      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.967      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.979      ;
; 95.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.976      ;
; 95.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.972      ;
; 95.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.971      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.925      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.925      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.925      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.925      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.925      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.925      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.925      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.901      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.901      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.861      ;
; 96.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.859      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.858      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.858      ;
; 96.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.857      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.808      ;
; 96.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.797      ;
; 96.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.798      ;
; 96.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.794      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.791      ;
; 96.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.787      ;
; 96.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.786      ;
; 96.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.706      ;
; 96.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.668      ;
; 96.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.668      ;
; 96.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.668      ;
; 96.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.668      ;
; 96.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.668      ;
; 96.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.668      ;
; 96.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.668      ;
; 96.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.662      ;
; 96.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.658      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.640      ;
; 96.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.604      ;
; 96.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.603      ;
; 96.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.627      ;
; 96.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.627      ;
; 96.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.598      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.301 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.868      ;
; 0.311 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.878      ;
; 0.311 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.878      ;
; 0.314 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.881      ;
; 0.315 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.882      ;
; 0.317 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.882      ;
; 0.319 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.884      ;
; 0.320 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.887      ;
; 0.323 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.888      ;
; 0.342 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.907      ;
; 0.350 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.915      ;
; 0.357 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|outSignal                                                                                                                                          ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|outSignal                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|hayNegro                                                                                                                                           ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|hayNegro                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|estado                                                                                                                                             ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|estado                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.377 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|contador[17]                                                                                                                                       ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|contador[17]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.597      ;
; 0.377 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                             ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.595      ;
; 0.378 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.610      ;
; 0.379 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|hayNegro                                                                                                                                           ; moduloEstadoInfrarojo:izq2|estado                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|estado                                                                                                                                             ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|outSignal                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.602      ;
; 0.385 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.887      ;
; 0.386 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                             ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.605      ;
; 0.389 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                             ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.608      ;
; 0.391 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.391 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                              ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.615      ;
; 0.398 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.616      ;
; 0.399 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.617      ;
; 0.401 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.903      ;
; 0.407 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.625      ;
; 0.408 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.910      ;
; 0.415 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.917      ;
; 0.440 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.315      ; 0.942      ;
; 0.446 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.665      ;
; 0.448 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.667      ;
; 0.450 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.669      ;
; 0.500 ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.719      ;
; 0.506 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.724      ;
; 0.516 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.735      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                                                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.884      ;
; 0.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.884      ;
; 0.322 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.889      ;
; 0.331 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.898      ;
; 0.333 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.900      ;
; 0.334 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.901      ;
; 0.341 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.908      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][1]                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][1]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.345 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.580      ;
; 0.356 ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_IO_Pio:io_pio|capture[10]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[10]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|m_next.010000000                                                                                                                     ; niosII:u0|niosII_sdram:sdram|m_next.010000000                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|m_count[0]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|m_count[0]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|m_count[2]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|m_count[2]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.923      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|i_next.101                                                                                                                           ; niosII:u0|niosII_sdram:sdram|i_next.101                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|i_count[2]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|i_count[2]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|i_count[0]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|i_count[0]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|i_count[1]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|i_count[1]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                   ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                       ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[30]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[30]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[31]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[31]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[23]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[23]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[7]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[7]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[29]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[29]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[28]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[28]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[27]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[27]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[26]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[26]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[25]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[25]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[24]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[24]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[22]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[22]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[21]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[21]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[20]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[20]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[19]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[19]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[18]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[18]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[17]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[17]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[16]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[16]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[9]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[9]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[8]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[8]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[6]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[6]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[5]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[5]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio:io_pio|capture[0]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[0]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reloj_feo_s1_agent_rsp_fifo|mem_used[1]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reloj_feo_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[31]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[31]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[23]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[23]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[15]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[15]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[7]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[7]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[29]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[29]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[28]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[28]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[27]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[27]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[26]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[26]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[25]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[25]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[21]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[21]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[20]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[20]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[19]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[19]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[17]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[17]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[16]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[16]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[14]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[14]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[13]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[13]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[12]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[12]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[11]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[11]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[10]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[10]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[9]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[9]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[8]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[8]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[6]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[6]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[5]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[5]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[4]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[4]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[3]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[3]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[2]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[2]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[1]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[1]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[0]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[0]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|tx_ready                                                                                     ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_tx:the_niosII_uart_2_tx|tx_ready                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_2_s1_translator|wait_latency_counter[1]                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_2_s1_translator|wait_latency_counter[1]                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_2_s1_translator|end_begintransfer                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_2_s1_translator|end_begintransfer                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[0]                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_2_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.592      ;
; 0.358 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.593      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.364 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.599      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.589      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.397 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.397 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.619      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.621      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.697      ;
; 0.480 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.700      ;
; 0.486 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.705      ;
; 0.486 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.705      ;
; 0.487 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.497 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.716      ;
; 0.499 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.720      ;
; 0.501 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.720      ;
; 0.509 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.744      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.732      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.762      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.757      ;
; 0.544 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.100                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.750      ;
; 0.544 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.762      ;
; 0.546 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.000                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.752      ;
; 0.552 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.774      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.785      ;
; 0.561 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.781      ;
; 0.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.783      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.787      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.790      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[2]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 4.248      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[9]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 4.250      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[8]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 4.250      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[10]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 4.251      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[11]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 4.251      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[12]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.162     ; 4.247      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[13]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 4.251      ;
; 5.483 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[14]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 4.251      ;
; 5.484 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[7]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 4.247      ;
; 5.516 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[3]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.189     ; 4.187      ;
; 5.517 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[4]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.183     ; 4.192      ;
; 5.517 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[15]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.183     ; 4.192      ;
; 5.519 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[5]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.182     ; 4.191      ;
; 5.519 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[6]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.182     ; 4.191      ;
; 5.537 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[1]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.180     ; 4.175      ;
; 5.537 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[0]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.180     ; 4.175      ;
; 5.539 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[3]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.267      ;
; 5.539 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.267      ;
; 5.540 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[0]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.272      ;
; 5.540 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[4]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.272      ;
; 5.540 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[15]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.272      ;
; 5.540 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.272      ;
; 5.542 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 4.271      ;
; 5.542 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 4.271      ;
; 5.543 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.269      ;
; 5.543 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[10]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 4.261      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[1]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.264      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[2]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.264      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.263      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.265      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.262      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.263      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.261      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[2]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.262      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[8]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.264      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.264      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[10]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.265      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[11]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.265      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[12]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.261      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[13]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.265      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[14]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.265      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.262      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[1]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.264      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[0]                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.261      ;
; 5.554 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.261      ;
; 5.555 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[7]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.261      ;
; 5.556 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.254      ;
; 5.560 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.255      ;
; 5.560 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[1]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.255      ;
; 5.638 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.278      ;
; 5.638 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.278      ;
; 5.639 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 4.290      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.251      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.250      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.255      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.255      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.255      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.255      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.255      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.255      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.255      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.255      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.251      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.251      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.251      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.251      ;
; 5.663 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.250      ;
; 5.666 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.252      ;
; 5.666 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.252      ;
; 5.670 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.234      ;
; 5.670 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.234      ;
; 5.670 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.234      ;
; 5.670 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.234      ;
; 5.670 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.234      ;
; 5.670 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.234      ;
; 5.670 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.254      ;
; 5.670 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.234      ;
; 5.670 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.234      ;
; 5.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.243      ;
; 5.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.243      ;
; 5.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.243      ;
; 5.679 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.231      ;
; 5.679 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.231      ;
; 5.679 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.231      ;
; 5.679 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.231      ;
; 5.679 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.231      ;
; 5.679 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.231      ;
; 5.679 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.231      ;
; 5.679 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.231      ;
; 5.703 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.097      ;
; 5.703 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.099      ;
; 5.703 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.099      ;
; 5.703 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.100      ;
; 5.703 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.100      ;
; 5.703 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.096      ;
; 5.703 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.100      ;
; 5.703 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.100      ;
; 5.704 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.096      ;
; 5.705 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 4.068      ;
; 5.706 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 4.073      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.827 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.091      ;
; 16.827 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.091      ;
; 16.835 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.079      ;
; 16.835 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.079      ;
; 16.835 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.079      ;
; 16.835 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.079      ;
; 16.835 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.079      ;
; 16.835 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.079      ;
; 16.838 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.062      ;
; 16.838 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.062      ;
; 16.838 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.062      ;
; 16.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.075      ;
; 16.877 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.023      ;
; 16.877 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.023      ;
; 16.877 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.023      ;
; 16.877 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.023      ;
; 16.879 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.025      ;
; 16.879 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.025      ;
; 16.879 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.025      ;
; 16.889 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.016      ;
; 16.898 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.023      ;
; 17.104 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 3.038      ;
; 17.104 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 3.038      ;
; 17.104 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 3.038      ;
; 17.104 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 3.038      ;
; 17.104 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 3.038      ;
; 17.104 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 3.038      ;
; 17.104 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 3.038      ;
; 17.104 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 3.038      ;
; 17.211 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.692      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.690      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.690      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.690      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.690      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.681      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.681      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.681      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.690      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.690      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.681      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.681      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.690      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.681      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.689      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.681      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|prev_reset                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.690      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.681      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.689      ;
; 17.217 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.690      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.686      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.689      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.686      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.686      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.686      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|read_0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.686      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.686      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.687      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.689      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.689      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.689      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.689      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
; 17.218 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.685      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 1.844      ;
; 48.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 1.844      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.465      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.465      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.140      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.112      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.066      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.066      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.066      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.066      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.066      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.071      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.066      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.976      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.894      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.894      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.846      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.844      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.844      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.844      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.680      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.672      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.672      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.672      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.672      ;
; 98.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.618      ;
; 98.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.618      ;
; 98.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.618      ;
; 98.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.618      ;
; 98.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.618      ;
; 98.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.618      ;
; 98.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.618      ;
; 98.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.618      ;
; 98.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.421      ;
; 98.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.421      ;
; 98.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.421      ;
; 98.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.421      ;
; 98.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.240      ;
; 98.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.240      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.104      ;
; 0.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.104      ;
; 1.062  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.282      ;
; 1.062  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.282      ;
; 1.062  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.282      ;
; 1.062  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.282      ;
; 1.285  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.497      ;
; 1.285  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.497      ;
; 1.285  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.497      ;
; 1.285  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.497      ;
; 1.285  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.497      ;
; 1.285  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.497      ;
; 1.285  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.497      ;
; 1.285  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.497      ;
; 1.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.520      ;
; 1.313  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.523      ;
; 1.313  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.523      ;
; 1.313  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.523      ;
; 1.313  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.523      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.698      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.698      ;
; 1.485  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.698      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.765      ;
; 1.554  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.765      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.613  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.824      ;
; 1.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.926      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.927      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.927      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.927      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.927      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.927      ;
; 1.717  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.927      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.957      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.987      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.282      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.282      ;
; 51.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.315      ; 1.698      ;
; 51.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.315      ; 1.698      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.905 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 2.523      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 2.517      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.520      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.520      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.520      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.520      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.520      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.520      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 2.517      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 2.517      ;
; 1.961 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 2.517      ;
; 2.286 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.527      ;
; 2.286 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.527      ;
; 2.286 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.527      ;
; 2.286 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.527      ;
; 2.286 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.527      ;
; 2.286 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.527      ;
; 2.286 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.527      ;
; 2.286 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.527      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|t_dav                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_AF                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.519      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.519      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.519      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.519      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.519      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.519      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.519      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.519      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.519      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.520      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 2.800      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 2.800      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 2.800      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 2.813      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 2.813      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 2.800      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 2.800      ;
; 2.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][1]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SSO_reg                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[0]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.818      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[2]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.818      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[3]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.818      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[4]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.818      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[1]                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.818      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[10]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[10]                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[10]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[10]                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[9]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[9]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[9]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iEOP_reg                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[3]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[8]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[11]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.818      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[9]                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iE_reg                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[8]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[8]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[8]                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iRRDY_reg                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[7]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[7]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iROE_reg                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iTRDY_reg                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iTOE_reg                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[11]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[11]                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[11]                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.813      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[6]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[6]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[13]                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[4]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[3]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.817      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[2]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[1]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[1]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[0]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[0]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.814      ;
; 2.576 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|stateZero                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.818      ;
; 2.577 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[1]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.821      ;
; 2.577 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[0]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.821      ;
; 2.577 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.821      ;
; 2.583 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.802      ;
; 2.583 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.802      ;
; 2.583 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.802      ;
; 2.583 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.802      ;
; 2.583 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.802      ;
; 2.583 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.802      ;
; 2.583 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.802      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[15]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[15]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[2]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[7]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.819      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.819      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[0]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.819      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[1]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.819      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[12]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[14]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[13]                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|EOP                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.819      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.824      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_rd_strobe                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.819      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|irq_reg                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.824      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[5]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[6]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.819      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[6]                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.819      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[12]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.813      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[14]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[13]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.813      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[4]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.813      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[3]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[2]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.821      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[2]                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.819      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.813      ;
; 2.584 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.808      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
Worst Case Available Settling Time: 14.703 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 134.81 MHz ; 134.81 MHz      ; u0|sys_pll|sd1|pll7|clk[0] ;      ;
; 176.24 MHz ; 176.24 MHz      ; altera_reserved_tck        ;      ;
; 189.21 MHz ; 189.21 MHz      ; CLOCK_50                   ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 2.582  ; 0.000         ;
; CLOCK_50                   ; 4.712  ; 0.000         ;
; altera_reserved_tck        ; 47.163 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 0.299 ; 0.000         ;
; CLOCK_50                   ; 0.301 ; 0.000         ;
; altera_reserved_tck        ; 0.311 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 5.961  ; 0.000         ;
; CLOCK_50                   ; 17.185 ; 0.000         ;
; altera_reserved_tck        ; 48.597 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; altera_reserved_tck        ; 0.790 ; 0.000         ;
; CLOCK_50                   ; 1.701 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 1.980 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.737  ; 0.000         ;
; CLOCK_50                   ; 9.489  ; 0.000         ;
; altera_reserved_tck        ; 49.496 ; 0.000         ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.582 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.253      ; 7.666      ;
; 2.604 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.253      ; 7.644      ;
; 2.608 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.253      ; 7.640      ;
; 2.617 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.617      ;
; 2.639 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.595      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.591      ;
; 2.657 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.580      ;
; 2.665 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.572      ;
; 2.679 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.558      ;
; 2.683 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.554      ;
; 2.685 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.558      ;
; 2.687 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.550      ;
; 2.691 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.546      ;
; 2.707 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.536      ;
; 2.711 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.532      ;
; 2.728 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.206      ;
; 2.758 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.476      ;
; 2.763 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.157      ;
; 2.763 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.471      ;
; 2.780 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.454      ;
; 2.783 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.460      ;
; 2.784 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.450      ;
; 2.785 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.449      ;
; 2.789 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.445      ;
; 2.800 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.443      ;
; 2.802 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.441      ;
; 2.803 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.120      ;
; 2.805 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.438      ;
; 2.809 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.434      ;
; 2.809 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.428      ;
; 2.811 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.112      ;
; 2.822 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.421      ;
; 2.824 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.419      ;
; 2.826 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.417      ;
; 2.828 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.415      ;
; 2.831 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.406      ;
; 2.831 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.098      ;
; 2.835 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.402      ;
; 2.893 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.344      ;
; 2.898 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.336      ;
; 2.904 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.016      ;
; 2.909 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.011      ;
; 2.915 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.322      ;
; 2.919 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 7.318      ;
; 2.920 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.314      ;
; 2.924 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.310      ;
; 2.929 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.000      ;
; 2.935 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 7.319      ;
; 2.946 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.983      ;
; 2.948 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.981      ;
; 2.955 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 6.968      ;
; 2.957 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 7.297      ;
; 2.961 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 7.293      ;
; 2.977 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.259      ;
; 2.989 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.247      ;
; 2.989 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.245      ;
; 3.010 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.226      ;
; 3.011 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.223      ;
; 3.015 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 7.219      ;
; 3.021 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 6.803      ;
; 3.039 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 6.884      ;
; 3.044 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 6.876      ;
; 3.052 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.775      ;
; 3.056 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.180      ;
; 3.078 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.158      ;
; 3.081 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 6.859      ;
; 3.082 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.154      ;
; 3.108 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 7.146      ;
; 3.112 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.810      ;
; 3.120 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 7.134      ;
; 3.131 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.787      ;
; 3.134 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[14]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.102      ;
; 3.135 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 6.785      ;
; 3.141 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 7.113      ;
; 3.144 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 6.680      ;
; 3.148 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[8]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.095      ;
; 3.156 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[14]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.080      ;
; 3.160 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[14]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.076      ;
; 3.161 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.774      ;
; 3.161 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.774      ;
; 3.161 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.774      ;
; 3.170 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[8]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.073      ;
; 3.172 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.764      ;
; 3.172 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[42]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.764      ;
; 3.172 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.764      ;
; 3.174 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[8]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 7.069      ;
; 3.192 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.044      ;
; 3.194 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.738      ;
; 3.202 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.720      ;
; 3.204 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.032      ;
; 3.206 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[12]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.030      ;
; 3.218 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[12]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.018      ;
; 3.224 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.725      ;
; 3.224 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.725      ;
; 3.224 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 6.725      ;
; 3.225 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.241      ; 7.011      ;
; 3.234 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.701      ;
; 3.235 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.715      ;
; 3.235 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.715      ;
; 3.235 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[42]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.715      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.712 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.824      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.745 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.791      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.808 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.728      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.695      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 4.994 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.542      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.027 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.509      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.065 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.621      ; 6.471      ;
; 5.094 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.610      ; 6.431      ;
; 5.094 ; niosII:u0|niosII_parallel_port_0:parallel_port_0|data_out[7] ; moduloPWM:PWMIZQ|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.610      ; 6.431      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.083      ;
; 47.386 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.854      ;
; 47.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.823      ;
; 47.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.697      ;
; 47.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.576      ;
; 47.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.547      ;
; 47.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.479      ;
; 47.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.308      ;
; 47.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.274      ;
; 47.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.265      ;
; 48.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.198      ;
; 48.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.187      ;
; 48.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.056      ;
; 48.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.060      ;
; 48.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.008      ;
; 48.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.007      ;
; 48.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.914      ;
; 48.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.846      ;
; 48.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.845      ;
; 49.478 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 0.760      ;
; 49.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 0.736      ;
; 95.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.234      ;
; 95.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.227      ;
; 95.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.222      ;
; 95.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.219      ;
; 95.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.971      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.970      ;
; 95.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.968      ;
; 95.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.964      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.963      ;
; 96.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.829      ;
; 96.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.826      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.820      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.808      ;
; 96.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.758      ;
; 96.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.751      ;
; 96.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.746      ;
; 96.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.743      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.637      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.634      ;
; 96.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.628      ;
; 96.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.616      ;
; 96.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.580      ;
; 96.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.579      ;
; 96.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.570      ;
; 96.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.574      ;
; 96.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.572      ;
; 96.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.570      ;
; 96.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.576      ;
; 96.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.575      ;
; 96.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.555      ;
; 96.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.555      ;
; 96.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.555      ;
; 96.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.555      ;
; 96.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.555      ;
; 96.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.555      ;
; 96.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.555      ;
; 96.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.573      ;
; 96.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.569      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.568      ;
; 96.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.520      ;
; 96.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.520      ;
; 96.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.464      ;
; 96.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.490      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.487      ;
; 96.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.484      ;
; 96.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.484      ;
; 96.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.476      ;
; 96.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.397      ;
; 96.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.384      ;
; 96.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.383      ;
; 96.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.381      ;
; 96.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.377      ;
; 96.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.376      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.331      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.331      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.331      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.331      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.331      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.331      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.331      ;
; 96.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.328      ;
; 96.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.321      ;
; 96.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.345      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.298      ;
; 96.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.258      ;
; 96.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.236      ;
; 96.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.263      ;
; 96.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.263      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.231      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                                                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][1]                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][1]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.305 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.813      ;
; 0.305 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.813      ;
; 0.307 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.815      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[28]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[28]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[27]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[27]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[17]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[17]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[12]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[12]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|m_state.000000001                                                                                                                    ; niosII:u0|niosII_sdram:sdram|m_state.000000001                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|m_next.010000000                                                                                                                     ; niosII:u0|niosII_sdram:sdram|m_next.010000000                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|m_count[0]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|m_count[0]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|m_count[2]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|m_count[2]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                          ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|m_state.000100000                                                                                                                    ; niosII:u0|niosII_sdram:sdram|m_state.000100000                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                                                       ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|refresh_request                                                                                                                      ; niosII:u0|niosII_sdram:sdram|refresh_request                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                           ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                           ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|init_done                                                                                                                            ; niosII:u0|niosII_sdram:sdram|init_done                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|i_next.101                                                                                                                           ; niosII:u0|niosII_sdram:sdram|i_next.101                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|i_count[2]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|i_count[2]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|i_count[0]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|i_count[0]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|i_count[1]                                                                                                                           ; niosII:u0|niosII_sdram:sdram|i_count[1]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|framing_error                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                   ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[30]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[30]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[31]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[31]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[23]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[23]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[7]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[7]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[29]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[29]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[28]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[28]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[27]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[27]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[26]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[26]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[25]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[25]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[24]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[24]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[22]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[22]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[21]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[21]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[20]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[20]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[19]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[19]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[18]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[18]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[17]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[17]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[16]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[16]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[10]                                                                                                                        ; niosII:u0|niosII_IO_Pio:io_pio|capture[10]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[9]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[9]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[8]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[8]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[6]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[6]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[5]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[5]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[4]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[3]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[2]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[1]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio:io_pio|capture[0]                                                                                                                         ; niosII:u0|niosII_IO_Pio:io_pio|capture[0]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reloj_feo_s1_agent_rsp_fifo|mem_used[1]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reloj_feo_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:io_pio1_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[30]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[30]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[23]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[23]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[15]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[15]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[7]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[7]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[29]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[29]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[26]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[26]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[25]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[25]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[24]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[24]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[22]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[22]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[20]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[20]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[19]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[19]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[18]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[18]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[16]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[16]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[14]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[14]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[10]                                                                                                                      ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[10]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[9]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[9]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[8]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[8]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[6]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[6]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[5]                                                                                                                       ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[5]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.301 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.810      ;
; 0.305 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.814      ;
; 0.306 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.813      ;
; 0.307 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.814      ;
; 0.307 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.816      ;
; 0.307 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.816      ;
; 0.308 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.817      ;
; 0.310 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.819      ;
; 0.311 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|outSignal                                                                                                                                          ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|outSignal                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.818      ;
; 0.311 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|hayNegro                                                                                                                                           ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|hayNegro                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|estado                                                                                                                                             ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|estado                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.836      ;
; 0.335 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|contador[17]                                                                                                                                       ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|contador[17]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.843      ;
; 0.336 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.547      ;
; 0.336 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|estado                                                                                                                                             ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|outSignal                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                             ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                             ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|hayNegro                                                                                                                                           ; moduloEstadoInfrarojo:izq2|estado                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.348 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.351 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.550      ;
; 0.352 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                             ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.551      ;
; 0.353 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.552      ;
; 0.355 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.554      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                              ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.558      ;
; 0.378 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.825      ;
; 0.394 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.593      ;
; 0.395 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.842      ;
; 0.396 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.595      ;
; 0.397 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.596      ;
; 0.402 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.849      ;
; 0.406 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.853      ;
; 0.431 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.878      ;
; 0.451 ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.650      ;
; 0.465 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.664      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.323 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.537      ;
; 0.325 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.539      ;
; 0.330 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.544      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.530      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.548      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.553      ;
; 0.356 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.561      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.564      ;
; 0.430 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.630      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.431 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.437 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.437 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.438 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.438 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.439 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.448 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.648      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.449 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.450 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.651      ;
; 0.452 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.651      ;
; 0.457 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.671      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.660      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.684      ;
; 0.493 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.100                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.680      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.700      ;
; 0.496 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.000                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.683      ;
; 0.496 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.697      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.698      ;
; 0.501 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.702      ;
; 0.503 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.703      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.704      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.706      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.710      ;
; 0.513 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.714      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 5.961 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[8]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.788      ;
; 5.961 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[10]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.789      ;
; 5.961 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[11]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.789      ;
; 5.961 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[12]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.151     ; 3.785      ;
; 5.961 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[13]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.789      ;
; 5.961 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[14]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.789      ;
; 5.962 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[2]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.786      ;
; 5.962 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[9]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 3.788      ;
; 5.962 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[7]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.150     ; 3.785      ;
; 6.000 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[5]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.730      ;
; 6.000 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[6]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.730      ;
; 6.001 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[3]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 3.721      ;
; 6.002 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[4]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.726      ;
; 6.002 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[15]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.726      ;
; 6.019 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[1]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 3.710      ;
; 6.019 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[0]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 3.710      ;
; 6.026 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.805      ;
; 6.026 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.805      ;
; 6.027 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[3]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.796      ;
; 6.027 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[10]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.794      ;
; 6.027 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.796      ;
; 6.028 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[0]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.801      ;
; 6.028 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[4]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.801      ;
; 6.028 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[15]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.801      ;
; 6.028 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.801      ;
; 6.029 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.800      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[1]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.800      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[2]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.800      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.799      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.799      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.797      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[8]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.800      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[10]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.801      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[11]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.801      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[12]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.797      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[13]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.801      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[14]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.801      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[1]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.800      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[0]                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.797      ;
; 6.030 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.797      ;
; 6.031 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.801      ;
; 6.031 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.798      ;
; 6.031 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[2]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.798      ;
; 6.031 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[7]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.797      ;
; 6.031 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.800      ;
; 6.031 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.798      ;
; 6.041 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.786      ;
; 6.045 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.785      ;
; 6.045 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[1]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.785      ;
; 6.121 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.804      ;
; 6.121 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.816      ;
; 6.121 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.804      ;
; 6.142 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.781      ;
; 6.142 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.779      ;
; 6.142 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.781      ;
; 6.142 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.781      ;
; 6.142 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.781      ;
; 6.142 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.781      ;
; 6.142 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.779      ;
; 6.143 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.784      ;
; 6.143 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.784      ;
; 6.143 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.784      ;
; 6.143 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.784      ;
; 6.143 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.784      ;
; 6.143 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.784      ;
; 6.143 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.784      ;
; 6.143 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.784      ;
; 6.144 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.783      ;
; 6.144 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.783      ;
; 6.146 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.787      ;
; 6.148 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.766      ;
; 6.148 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.766      ;
; 6.148 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.766      ;
; 6.148 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.766      ;
; 6.148 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.766      ;
; 6.148 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.766      ;
; 6.148 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.766      ;
; 6.148 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.766      ;
; 6.154 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.774      ;
; 6.154 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.774      ;
; 6.154 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.774      ;
; 6.155 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.764      ;
; 6.155 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.764      ;
; 6.155 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.764      ;
; 6.155 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.764      ;
; 6.155 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.764      ;
; 6.155 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.764      ;
; 6.155 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.764      ;
; 6.155 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.764      ;
; 6.166 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.647      ;
; 6.166 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.648      ;
; 6.166 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.648      ;
; 6.166 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.644      ;
; 6.166 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.648      ;
; 6.166 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.648      ;
; 6.167 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.645      ;
; 6.167 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.644      ;
; 6.167 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.647      ;
; 6.176 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.619      ;
; 6.176 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.619      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.185 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.741      ;
; 17.185 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.741      ;
; 17.194 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.715      ;
; 17.194 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.715      ;
; 17.194 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.715      ;
; 17.198 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.726      ;
; 17.198 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.726      ;
; 17.198 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.726      ;
; 17.198 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.726      ;
; 17.198 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.726      ;
; 17.198 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.726      ;
; 17.208 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.721      ;
; 17.225 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.689      ;
; 17.225 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.689      ;
; 17.225 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.689      ;
; 17.226 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.683      ;
; 17.226 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.683      ;
; 17.226 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.683      ;
; 17.226 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.683      ;
; 17.233 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.682      ;
; 17.237 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.692      ;
; 17.417 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 2.703      ;
; 17.417 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 2.703      ;
; 17.417 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 2.703      ;
; 17.417 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 2.703      ;
; 17.417 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 2.703      ;
; 17.417 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 2.703      ;
; 17.417 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 2.703      ;
; 17.417 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 2.703      ;
; 17.520 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.393      ;
; 17.526 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.389      ;
; 17.526 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.389      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.385      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.385      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.385      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.385      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.385      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.385      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.389      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.389      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.389      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.389      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.389      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|read_0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_wr                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.387      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.387      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.387      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.387      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.386      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.387      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.387      ;
; 17.527 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.636      ;
; 48.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.636      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.211      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.211      ;
; 98.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.916      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.873      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.851      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.845      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.845      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.845      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.845      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.845      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.845      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.763      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.712      ;
; 98.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.712      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.638      ;
; 98.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.636      ;
; 98.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.636      ;
; 98.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.636      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.493      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.493      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.493      ;
; 98.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.493      ;
; 98.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.492      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.462      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.462      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.462      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.462      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.462      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.462      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.462      ;
; 98.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.462      ;
; 98.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.269      ;
; 98.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.269      ;
; 98.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.269      ;
; 98.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.269      ;
; 98.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.113      ;
; 98.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.113      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.990      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.990      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.163      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.163      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.163      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.163      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.351      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.351      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.351      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.351      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.351      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.351      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.351      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.351      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.379      ;
; 1.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.377      ;
; 1.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.377      ;
; 1.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.377      ;
; 1.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.377      ;
; 1.348  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.543      ;
; 1.348  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.543      ;
; 1.348  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.543      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.349  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.544      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.589      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.589      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.658      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.752      ;
; 1.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.751      ;
; 1.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.751      ;
; 1.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.751      ;
; 1.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.751      ;
; 1.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.751      ;
; 1.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.751      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.784      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.818      ;
; 1.883  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.084      ;
; 1.883  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.084      ;
; 51.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.353      ; 1.543      ;
; 51.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.353      ; 1.543      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.701 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.258      ;
; 1.756 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.256      ;
; 1.756 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.256      ;
; 1.756 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.256      ;
; 1.756 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.256      ;
; 1.756 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.256      ;
; 1.756 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.256      ;
; 1.759 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.255      ;
; 1.759 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.255      ;
; 1.759 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.255      ;
; 1.759 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.255      ;
; 2.046 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.263      ;
; 2.046 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.263      ;
; 2.046 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.263      ;
; 2.046 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.263      ;
; 2.046 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.263      ;
; 2.046 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.263      ;
; 2.046 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.263      ;
; 2.046 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.263      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|t_dav                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_AF                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|read_0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_wr                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.054 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.256      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.254      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.254      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.254      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.254      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.254      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.254      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.258      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.258      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.258      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.258      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.258      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.256      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.256      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.255      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
; 2.055 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.257      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.980 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 2.512      ;
; 1.980 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 2.512      ;
; 1.980 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][1]                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 2.512      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.500      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.500      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.500      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.500      ;
; 1.981 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.500      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[1]                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.518      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[0]                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.518      ;
; 2.295 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.518      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[0]                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[2]                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[3]                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[4]                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[1]                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.517      ;
; 2.296 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|stateZero                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.517      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SSO_reg                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[10]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[10]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[10]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.512      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[10]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.512      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[9]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[9]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[9]                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.512      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iEOP_reg                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[3]                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.512      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[8]                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.512      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[11]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.512      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[9]                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.512      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iE_reg                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[8]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[8]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[8]                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.512      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iRRDY_reg                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[7]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[7]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iROE_reg                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iTRDY_reg                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iTOE_reg                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[11]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[11]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[11]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.512      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[6]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[6]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[13]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[4]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[3]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.516      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[2]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[1]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[1]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[0]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.297 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[0]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.513      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[15]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[15]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[2]                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[12]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[14]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[13]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.501      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.501      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.501      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.501      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.501      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.501      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.501      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[5]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[12]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[14]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[13]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[4]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[3]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.304 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[2]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.518      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.504      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.504      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_008:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.504      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.516      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|wr_strobe                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.516      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.504      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.516      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_wr_strobe                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.516      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[15]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.518      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[15]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.518      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[15]                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.516      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][15]                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.509      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[10]                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.504      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][10]                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.509      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][18]                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.509      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[19]                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.504      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][19]                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.509      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][17]                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.509      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[7]                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.517      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.517      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[0]                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.517      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[1]                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.517      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.518      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rd_strobe                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.516      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|EOP                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.517      ;
; 2.305 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[9]                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.516      ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
Worst Case Available Settling Time: 15.269 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 5.237  ; 0.000         ;
; CLOCK_50                   ; 6.645  ; 0.000         ;
; altera_reserved_tck        ; 48.422 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLOCK_50                   ; 0.149 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 0.160 ; 0.000         ;
; altera_reserved_tck        ; 0.185 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 7.290  ; 0.000         ;
; CLOCK_50                   ; 18.124 ; 0.000         ;
; altera_reserved_tck        ; 49.358 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; altera_reserved_tck        ; 0.495 ; 0.000         ;
; CLOCK_50                   ; 1.113 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 1.310 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                   ; 9.209  ; 0.000         ;
; altera_reserved_tck        ; 49.311 ; 0.000         ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 5.237 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 4.898      ;
; 5.237 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 4.898      ;
; 5.247 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 4.888      ;
; 5.247 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.877      ;
; 5.247 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.877      ;
; 5.257 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.867      ;
; 5.319 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.808      ;
; 5.319 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.808      ;
; 5.327 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.800      ;
; 5.327 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.800      ;
; 5.329 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.798      ;
; 5.330 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.800      ;
; 5.330 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.800      ;
; 5.332 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.614      ;
; 5.337 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.790      ;
; 5.340 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.790      ;
; 5.342 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.593      ;
; 5.386 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 4.749      ;
; 5.386 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 4.749      ;
; 5.387 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.737      ;
; 5.387 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.737      ;
; 5.391 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.733      ;
; 5.391 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.733      ;
; 5.396 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 4.739      ;
; 5.397 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.727      ;
; 5.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 4.734      ;
; 5.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 4.734      ;
; 5.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.723      ;
; 5.411 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 4.724      ;
; 5.414 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[15]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.524      ;
; 5.415 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.715      ;
; 5.415 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.715      ;
; 5.422 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[20]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.516      ;
; 5.425 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.705      ;
; 5.425 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[9]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.516      ;
; 5.429 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.698      ;
; 5.429 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.698      ;
; 5.439 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.688      ;
; 5.474 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 4.666      ;
; 5.474 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 4.666      ;
; 5.474 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.653      ;
; 5.474 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.653      ;
; 5.475 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.412      ;
; 5.481 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[17]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.465      ;
; 5.482 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.453      ;
; 5.484 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 4.656      ;
; 5.484 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 4.643      ;
; 5.486 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[25]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.449      ;
; 5.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.636      ;
; 5.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.636      ;
; 5.496 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[16]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.450      ;
; 5.498 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.626      ;
; 5.510 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[10]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.431      ;
; 5.524 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[21]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.414      ;
; 5.538 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.586      ;
; 5.538 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.586      ;
; 5.548 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 4.576      ;
; 5.554 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.334      ;
; 5.559 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.328      ;
; 5.569 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.382      ;
; 5.569 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[19]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.369      ;
; 5.583 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[22]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.352      ;
; 5.586 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[8]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.544      ;
; 5.586 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[8]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.544      ;
; 5.596 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[8]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.534      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.530      ;
; 5.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.530      ;
; 5.608 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[11]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.520      ;
; 5.621 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.507      ;
; 5.621 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.507      ;
; 5.631 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[6]                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.497      ;
; 5.632 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[14]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.496      ;
; 5.632 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[14]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.496      ;
; 5.633 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.302      ;
; 5.634 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.494      ;
; 5.634 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.494      ;
; 5.642 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[14]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.486      ;
; 5.644 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.484      ;
; 5.647 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[12]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.481      ;
; 5.647 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[12]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.481      ;
; 5.649 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.296      ;
; 5.649 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.296      ;
; 5.649 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.296      ;
; 5.650 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 4.490      ;
; 5.650 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 4.490      ;
; 5.654 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.292      ;
; 5.657 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[12]                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 4.471      ;
; 5.658 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.288      ;
; 5.660 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.286      ;
; 5.660 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[42]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.286      ;
; 5.660 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[18]                                                                  ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.286      ;
; 5.660 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 4.480      ;
; 5.664 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.271      ;
; 5.668 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.267      ;
; 5.675 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.213      ;
; 5.677 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.187      ;
; 5.680 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|rd_address                   ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.208      ;
; 5.681 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.275      ;
; 5.681 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.275      ;
; 5.681 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[4]                                                                   ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[29]                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.275      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.645 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.365      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.688 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[1] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.320      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.751 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.259      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.794 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_in[0]  ; moduloPWM:PWMDER|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.214      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.841 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.169      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[24] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[14] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[15] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[16] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[17] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[18] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[19] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[20] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[21] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[22] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[23] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[25] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[26] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.884 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[2] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[27] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.101      ; 4.124      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[1]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[11] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[10] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[13] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.910 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[3] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[12] ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.100      ;
; 6.936 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[7] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[9]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.074      ;
; 6.936 ; niosII:u0|niosII_parallel_port_0:parallel_port_1|data_out[7] ; moduloPWM:PWMDER|contador:contadorBajada|conteo[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.103      ; 4.074      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.012      ;
; 48.559 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.869      ;
; 48.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.840      ;
; 48.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.723      ;
; 48.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.646      ;
; 48.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.593      ;
; 48.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.544      ;
; 48.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.508      ;
; 48.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.447      ;
; 48.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.436      ;
; 49.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.406      ;
; 49.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.376      ;
; 49.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.307      ;
; 49.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.285      ;
; 49.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.278      ;
; 49.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.241      ;
; 49.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.224      ;
; 49.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.191      ;
; 49.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.168      ;
; 49.947 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.480      ;
; 49.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.446      ;
; 97.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.708      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.704      ;
; 97.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.701      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.693      ;
; 97.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.542      ;
; 97.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.538      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.535      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.536      ;
; 97.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.535      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.527      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.532      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.530      ;
; 97.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.529      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.442      ;
; 97.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.439      ;
; 97.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.439      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.432      ;
; 97.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.403      ;
; 97.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.399      ;
; 97.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.396      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.388      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.370      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.369      ;
; 97.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.366      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.364      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.363      ;
; 97.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.326      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.296      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.296      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.296      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.296      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.296      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.296      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.296      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.282      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.280      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.278      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.261      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.260      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.276      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.259      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.275      ;
; 97.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.254      ;
; 97.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.251      ;
; 97.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.239      ;
; 97.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.235      ;
; 97.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.235      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.231      ;
; 97.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.230      ;
; 97.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.227      ;
; 97.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.225      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.224      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.172      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.152      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.135      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.135      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.135      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.135      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.135      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.135      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.135      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.124      ;
; 97.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.121      ;
; 97.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.095      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.092      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.093      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.096      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.060      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.149 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.475      ;
; 0.153 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.477      ;
; 0.156 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.482      ;
; 0.158 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.484      ;
; 0.166 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.172 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.495      ;
; 0.186 ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMDER|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                  ; moduloPWM:PWMIZQ|salidaActual                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|outSignal                                                                                                                                          ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|outSignal                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|hayNegro                                                                                                                                           ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|hayNegro                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|estado                                                                                                                                             ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|estado                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                           ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                      ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|contador[17]                                                                                                                                       ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|contador[17]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|hayNegro                                                                                                                                           ; moduloEstadoInfrarojo:izq2|estado                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                             ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_ena                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 0.481      ;
; 0.199 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|t_pause                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.202 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write1                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|estado                                                                                                                                             ; moduloEstadoInfrarojo:izq2|moduloContadorInfrarojo:contador|outSignal                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                             ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                       ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid0                                                                                                                             ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                              ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 0.489      ;
; 0.208 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 0.493      ;
; 0.212 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                           ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]          ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.333      ;
; 0.215 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 0.497      ;
; 0.226 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 0.508      ;
; 0.233 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.354      ;
; 0.239 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.360      ;
; 0.242 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.363      ;
; 0.260 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.380      ;
; 0.265 ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.160 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.162 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.164 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.169 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][1]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][1]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.507      ;
; 0.186 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                       ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                            ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[30]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[30]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[31]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[31]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[15]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[7]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[7]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[26]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[26]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[25]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[25]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[24]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[24]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[14]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[13]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[12]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[11]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[10]                                                                                                                                                 ; niosII:u0|niosII_IO_Pio:io_pio|capture[10]                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[9]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[9]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[8]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[8]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[6]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[6]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[5]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[5]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio:io_pio|capture[0]                                                                                                                                                  ; niosII:u0|niosII_IO_Pio:io_pio|capture[0]                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reloj_feo_s1_translator|wait_latency_counter[1]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reloj_feo_s1_agent_rsp_fifo|mem_used[1]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reloj_feo_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[23]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[23]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[15]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[15]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[29]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[29]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[26]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[26]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[25]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[25]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[20]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[20]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[19]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[19]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[16]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[16]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[14]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[14]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[10]                                                                                                                                               ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[10]                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[9]                                                                                                                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[9]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[8]                                                                                                                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[8]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[2]                                                                                                                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[2]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[1]                                                                                                                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[1]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[0]                                                                                                                                                ; niosII:u0|niosII_IO_Pio1:io_pio1|capture[0]                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|break_detect                                                                                                          ; niosII:u0|niosII_uart_2:uart_2|niosII_uart_2_rx:the_niosII_uart_2_rx|break_detect                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_n_s1_translator|wait_latency_counter[1]                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_n_s1_translator|wait_latency_counter[1]                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_n_s1_agent_rsp_fifo|mem_used[1]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_n_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|rx_overrun                                                                                                                    ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|rx_overrun                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|break_detect                                                                                                                  ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|break_detect                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|framing_error                                                                                                                 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|framing_error                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|tx_ready                                                                                                                      ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|tx_ready                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|rx_char_ready                                                                                                                 ; niosII:u0|niosII_uart:uart|niosII_uart_rx:the_niosII_uart_rx|rx_char_ready                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                ; niosII:u0|niosII_uart:uart|niosII_uart_tx:the_niosII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                      ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|m_next.010000000                                                                                                                                              ; niosII:u0|niosII_sdram:sdram|m_next.010000000                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|m_count[0]                                                                                                                                                    ; niosII:u0|niosII_sdram:sdram|m_count[0]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|m_count[2]                                                                                                                                                    ; niosII:u0|niosII_sdram:sdram|m_count[2]                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][4]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][4]                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|TOE                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                                         ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                                        ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_rd                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_rd                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|i_cmd[0]                                                                                                                                                      ; niosII:u0|niosII_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|i_cmd[1]                                                                                                                                                      ; niosII:u0|niosII_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|i_cmd[2]                                                                                                                                                      ; niosII:u0|niosII_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][27]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][27]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][25]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][25]                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.194 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.253 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.264 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.392      ;
; 0.264 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.392      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.405      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.401      ;
; 0.289 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.100                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.400      ;
; 0.291 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.000                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.402      ;
; 0.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.418      ;
; 0.294 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.417      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.423      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 7.290 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[9]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.550      ;
; 7.290 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[10]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.550      ;
; 7.290 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[11]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.550      ;
; 7.290 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[13]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.550      ;
; 7.290 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[14]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.550      ;
; 7.291 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[2]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.548      ;
; 7.291 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[8]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.549      ;
; 7.291 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[7]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 2.547      ;
; 7.291 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[12]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 2.546      ;
; 7.305 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[3]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.113     ; 2.520      ;
; 7.305 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[5]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.528      ;
; 7.305 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[6]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.528      ;
; 7.305 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[4]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 2.525      ;
; 7.305 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[15]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 2.525      ;
; 7.317 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[0]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.569      ;
; 7.317 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.568      ;
; 7.317 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[3]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.564      ;
; 7.317 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[4]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.569      ;
; 7.317 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.572      ;
; 7.317 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.572      ;
; 7.317 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[15]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.569      ;
; 7.317 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.569      ;
; 7.317 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.564      ;
; 7.318 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[10]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.561      ;
; 7.319 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[1]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 2.512      ;
; 7.319 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|za_data[0]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 2.512      ;
; 7.325 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.558      ;
; 7.330 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.559      ;
; 7.330 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.558      ;
; 7.330 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[10]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.558      ;
; 7.330 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[11]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.558      ;
; 7.330 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[13]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.558      ;
; 7.330 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[14]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.558      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[1]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.557      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[2]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.557      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.557      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.556      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.557      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.554      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.556      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[1]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.556      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[2]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.556      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[7]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.555      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[8]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.557      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_data[12]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.554      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.556      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_bank[1]                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.557      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[0]                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.554      ;
; 7.331 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.554      ;
; 7.361 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.584      ;
; 7.363 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.574      ;
; 7.363 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.574      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.562      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.564      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.564      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.564      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.564      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.564      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.564      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.564      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.564      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.562      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.562      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.562      ;
; 7.375 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.562      ;
; 7.376 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.562      ;
; 7.376 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.558      ;
; 7.376 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.562      ;
; 7.376 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.558      ;
; 7.377 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.552      ;
; 7.377 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.552      ;
; 7.377 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.552      ;
; 7.377 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.552      ;
; 7.377 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.552      ;
; 7.377 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.552      ;
; 7.377 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.552      ;
; 7.377 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.552      ;
; 7.378 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.568      ;
; 7.381 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.558      ;
; 7.381 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.558      ;
; 7.381 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.558      ;
; 7.383 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.552      ;
; 7.383 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.552      ;
; 7.383 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.552      ;
; 7.383 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.552      ;
; 7.383 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.552      ;
; 7.383 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.552      ;
; 7.383 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.552      ;
; 7.383 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.552      ;
; 7.405 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.473      ;
; 7.405 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.473      ;
; 7.405 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.473      ;
; 7.405 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.473      ;
; 7.405 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.473      ;
; 7.406 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.460      ;
; 7.406 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.471      ;
; 7.406 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 2.455      ;
; 7.406 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.460      ;
; 7.406 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.463      ;
; 7.406 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.463      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.812      ;
; 18.124 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.812      ;
; 18.128 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.798      ;
; 18.128 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.798      ;
; 18.128 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.798      ;
; 18.129 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.808      ;
; 18.129 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.808      ;
; 18.129 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.808      ;
; 18.129 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.808      ;
; 18.129 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.808      ;
; 18.129 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.808      ;
; 18.134 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.805      ;
; 18.154 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.776      ;
; 18.154 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.772      ;
; 18.154 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.772      ;
; 18.154 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.772      ;
; 18.154 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.776      ;
; 18.154 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.772      ;
; 18.154 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.776      ;
; 18.161 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.770      ;
; 18.167 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.773      ;
; 18.303 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 1.764      ;
; 18.303 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 1.764      ;
; 18.303 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 1.764      ;
; 18.303 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 1.764      ;
; 18.303 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 1.764      ;
; 18.303 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 1.764      ;
; 18.303 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 1.764      ;
; 18.303 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 1.764      ;
; 18.349 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.578      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|prev_reset                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.354 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.574      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.574      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|read_0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.574      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.574      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.574      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.574      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.574      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.576      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.574      ;
; 18.355 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.575      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.066      ;
; 49.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.066      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.469      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.469      ;
; 98.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.260      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.244      ;
; 98.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.226      ;
; 98.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.199      ;
; 98.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.199      ;
; 98.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.199      ;
; 98.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.199      ;
; 98.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.199      ;
; 98.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.199      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.162      ;
; 98.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.116      ;
; 98.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.116      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.068      ;
; 98.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.066      ;
; 98.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.066      ;
; 98.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.066      ;
; 98.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.977      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.956      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.956      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.956      ;
; 98.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.956      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.935      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.935      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.935      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.935      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.935      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.935      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.935      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.935      ;
; 99.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.798      ;
; 99.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.798      ;
; 99.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.798      ;
; 99.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.798      ;
; 99.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.693      ;
; 99.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.693      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.615      ;
; 0.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.615      ;
; 0.584  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.705      ;
; 0.584  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.705      ;
; 0.584  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.705      ;
; 0.584  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.705      ;
; 0.709  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.836      ;
; 0.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.836      ;
; 0.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.836      ;
; 0.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.836      ;
; 0.819  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.938      ;
; 0.850  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.965      ;
; 0.850  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.965      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.059      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.059      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.059      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.059      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.059      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.059      ;
; 0.960  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.078      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.969  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.087      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.103      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.280      ;
; 1.159  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.280      ;
; 50.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.513      ; 0.936      ;
; 50.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.513      ; 0.936      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.113 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.441      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.439      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.441      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.441      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.441      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.441      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.441      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.441      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.439      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.439      ;
; 1.140 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.439      ;
; 1.315 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.445      ;
; 1.315 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.445      ;
; 1.315 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.445      ;
; 1.315 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.445      ;
; 1.315 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.445      ;
; 1.315 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.445      ;
; 1.315 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.445      ;
; 1.315 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.445      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|t_dav                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_AF                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.440      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.438      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.438      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.438      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.438      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.438      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.438      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.440      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.440      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AF                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|read_0                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_wr                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ien_AE                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.439      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.439      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.439      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.440      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.440      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.440      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.439      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.440      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.439      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.442      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.439      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.441      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.440      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.310 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[1]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.633      ;
; 1.310 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem_used[0]                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.633      ;
; 1.310 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][1]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.633      ;
; 1.313 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.624      ;
; 1.313 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.624      ;
; 1.313 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.624      ;
; 1.313 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.624      ;
; 1.313 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.624      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SSO_reg                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[1]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.640      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|slowcount[0]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.640      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[0]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.637      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[2]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.637      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[3]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.637      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[4]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.637      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|state[1]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.637      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[10]                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[10]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[10]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.632      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[10]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.632      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[9]                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[9]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[9]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.632      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iEOP_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[3]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.632      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[8]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.632      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[11]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.632      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|SCLK_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.637      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|MISO_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.640      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[9]                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.632      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iE_reg                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[8]                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[8]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[8]                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.632      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iRRDY_reg                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[7]                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[7]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iROE_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iTRDY_reg                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|iTOE_reg                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[11]                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[11]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[11]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 1.632      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[6]                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[6]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[13]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[4]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[3]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.635      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[2]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[1]                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[1]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[0]                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[0]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.633      ;
; 1.501 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|stateZero                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.637      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|transmitting                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|tx_holding_primed                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rx_holding_reg[1]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rx_holding_reg[0]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rx_holding_reg[3]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rx_holding_reg[2]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rx_holding_reg[5]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rx_holding_reg[4]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rx_holding_reg[6]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|rx_holding_reg[7]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|RRDY                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|ROE                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[4]                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.507 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[3]                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.640      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][105]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][84]                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][66]                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.630      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_holding_reg[15]                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|epcs_slave_select_reg[15]                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.636      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[15]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[15]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.636      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][15]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][10]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][18]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][19]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][17]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.631      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[4]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.638      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[5]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.638      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[2]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[7]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.635      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.635      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[0]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.635      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[1]                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.635      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[12]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[14]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.636      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[13]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.637      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|tx_holding_reg[0]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.641      ;
; 1.508 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|shift_reg[0]                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.641      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
Worst Case Available Settling Time: 17.037 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+-----------------------------+--------+-------+----------+---------+---------------------+
; Clock                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack            ; 1.721  ; 0.149 ; 5.483    ; 0.495   ; 4.736               ;
;  CLOCK_50                   ; 4.193  ; 0.149 ; 16.827   ; 1.113   ; 9.209               ;
;  altera_reserved_tck        ; 46.724 ; 0.185 ; 48.340   ; 0.495   ; 49.311              ;
;  u0|sys_pll|sd1|pll7|clk[0] ; 1.721  ; 0.160 ; 5.483    ; 1.310   ; 4.736               ;
; Design-wide TNS             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|sys_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_Lindo_IN[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_Lindo_IN[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 1530       ; 0          ; 40       ; 3        ;
; CLOCK_50                   ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; CLOCK_50                   ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 5235       ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50                   ; 13134      ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; u0|sys_pll|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                   ; u0|sys_pll|sd1|pll7|clk[0] ; 33         ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 114929     ; 0          ; 0        ; 0        ;
+----------------------------+----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 1530       ; 0          ; 40       ; 3        ;
; CLOCK_50                   ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; CLOCK_50                   ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 5235       ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50                   ; 13134      ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; u0|sys_pll|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                   ; u0|sys_pll|sd1|pll7|clk[0] ; 33         ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 114929     ; 0          ; 0        ; 0        ;
+----------------------------+----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 223      ; 0        ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 1688     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 223      ; 0        ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 1688     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 53    ; 53   ;
; Unconstrained Input Port Paths  ; 153   ; 153  ;
; Unconstrained Output Ports      ; 85    ; 85   ;
; Unconstrained Output Port Paths ; 136   ; 136  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------+
; Clock Status Summary                                                              ;
+----------------------------+----------------------------+-----------+-------------+
; Target                     ; Clock                      ; Type      ; Status      ;
+----------------------------+----------------------------+-----------+-------------+
; CLOCK_50                   ; CLOCK_50                   ; Base      ; Constrained ;
; altera_reserved_tck        ; altera_reserved_tck        ; Base      ; Constrained ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; u0|sys_pll|sd1|pll7|clk[1] ; u0|sys_pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
+----------------------------+----------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[16]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[18]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[18]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[32]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[33]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[16]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[18]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[18]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[19]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[20]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[21]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[22]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[23]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[24]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[25]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[26]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[27]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[28]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[29]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[30]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[31]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[32]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[33]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 03 17:01:17 2018
Info: Command: quartus_sta DE0Nano_FreeRTOS -c DE0Nano_FreeRTOS
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0Nano_FreeRTOS.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|sys_pll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|sys_pll|sd1|pll7|clk[0]} {u0|sys_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|sys_pll|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {u0|sys_pll|sd1|pll7|clk[1]} {u0|sys_pll|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.721               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     4.193               0.000 CLOCK_50 
    Info (332119):    46.724               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 CLOCK_50 
    Info (332119):     0.317               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     0.357               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.483               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):    16.827               0.000 CLOCK_50 
    Info (332119):    48.340               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.885               0.000 altera_reserved_tck 
    Info (332119):     1.905               0.000 CLOCK_50 
    Info (332119):     2.220               0.000 u0|sys_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.736               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):    49.538               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
    Info (332114): Worst Case Available Settling Time: 14.703 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.582               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     4.712               0.000 CLOCK_50 
    Info (332119):    47.163               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     0.301               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.961
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.961               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):    17.185               0.000 CLOCK_50 
    Info (332119):    48.597               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.790               0.000 altera_reserved_tck 
    Info (332119):     1.701               0.000 CLOCK_50 
    Info (332119):     1.980               0.000 u0|sys_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.737               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):    49.496               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
    Info (332114): Worst Case Available Settling Time: 15.269 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.237               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     6.645               0.000 CLOCK_50 
    Info (332119):    48.422               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 CLOCK_50 
    Info (332119):     0.160               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     0.185               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.290               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):    18.124               0.000 CLOCK_50 
    Info (332119):    49.358               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 altera_reserved_tck 
    Info (332119):     1.113               0.000 CLOCK_50 
    Info (332119):     1.310               0.000 u0|sys_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     9.209               0.000 CLOCK_50 
    Info (332119):    49.311               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.074
    Info (332114): Worst Case Available Settling Time: 17.037 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Mon Dec 03 17:01:22 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


