module  decord3_8(
                    a,
                    b,
                    c,
                    out
                    );

        input                a;
        input                b;
        input                c;
        output   reg   [7:0] out;
        
        always @(a,b,c)
            case({a,b,c})
               3'b000:out = 8'b0000_0001;
               3'b001:out = 8'b0000_0010;
               3'b010:out = 8'b0000_0100;
               3'b011:out = 8'b0000_1000;
               3'b100:out = 8'b0001_0000;
               3'b101:out = 8'b0010_0000;
               3'b110:out = 8'b0100_0000;
               3'b111:out = 8'b1000_0000;
               default:out = 8'b0000_0000;
            endcase
endmodule

`timescale 1ns/1ns
module decord3_8_tb;

        reg                a;
        reg                b;
        reg                c;
        wire     [7:0]     out;     

        initial
            a = 0; b = 0; c = 0 ;
         #5 a = 0; b = 0; c = 1 ;
         #5 a = 0; b = 1; c = 0 ;
         #5 a = 0; b = 1; c = 1 ;
         #5 a = 1; b = 0; c = 0 ;
         #5 a = 1; b = 0; c = 1 ;
         #5 a = 1; b = 1; c = 0 ;
         #5 a = 1; b = 1; c = 1 ;
         #200 $finish;
endmodule