
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000869                       # Number of seconds simulated (Second)
simTicks                                    869160000                       # Number of ticks simulated (Tick)
finalTick                                   869160000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.36                       # Real time elapsed on the host (Second)
hostTickRate                                258389805                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     715396                       # Number of bytes of host memory used (Byte)
simInsts                                       901195                       # Number of instructions simulated (Count)
simOps                                        1294792                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   267906                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     384912                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           869161                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.964454                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.036856                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1333406                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       52                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1321720                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2195                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                38657                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             62066                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  16                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              824700                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.602668                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.689298                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     97179     11.78%     11.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    133322     16.17%     27.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    594199     72.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 2                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                824700                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2031      0.15%      0.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        767809     58.09%     58.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          795      0.06%     58.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1639      0.12%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          638      0.05%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          403      0.03%     58.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1129      0.09%     58.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            2      0.00%     58.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1002      0.08%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          994      0.08%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          363      0.03%     58.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       300001     22.70%     81.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     81.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       100001      7.57%     89.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       100001      7.57%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        28597      2.16%     98.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        13617      1.03%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1433      0.11%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1263      0.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1321720                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.520685                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2454946                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  862098                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          809658                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1015387                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   510044                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           507284                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      812045                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       507644                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      2668                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1039                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           44461                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          31024                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         15986                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          711                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          594                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          295      0.23%      0.23% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1241      0.96%      1.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1308      1.02%      2.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          188      0.15%      2.36% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       123822     96.24%     98.59% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1344      1.04%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          466      0.36%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         128664                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          254      3.21%      3.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          326      4.12%      7.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          503      6.36%     13.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           73      0.92%     14.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         5926     74.97%     89.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          577      7.30%     96.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          245      3.10%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          7904                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           49      1.21%      1.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      1.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          315      7.79%      9.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          102      2.52%     11.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         3075     76.06%     87.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          319      7.89%     95.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     95.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          183      4.53%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         4043                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           41      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          915      0.76%      0.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          805      0.67%      1.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          115      0.10%      1.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       117895     97.63%     99.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          766      0.63%     99.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          221      0.18%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       120758                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           41      1.11%      1.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          240      6.52%      7.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          100      2.72%     10.35% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2979     80.93%     91.28% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          182      4.94%     96.22% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     96.22% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          139      3.78%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         3681                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        18901     14.69%     14.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       108385     84.24%     98.93% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1241      0.96%     99.89% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          137      0.11%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       128664                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         3431     91.08%     91.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          311      8.26%     99.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     99.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           25      0.66%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         3767                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            124117                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       106538                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              4043                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            599                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         3743                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           300                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               128664                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 3409                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  116151                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.902747                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1377                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             654                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                137                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          295      0.23%      0.23% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1241      0.96%      1.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1308      1.02%      2.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          188      0.15%      2.36% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       123822     96.24%     98.59% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1344      1.04%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          466      0.36%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       128664                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           96      0.77%      0.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1241      9.92%     10.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          431      3.44%     14.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          188      1.50%     15.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         9748     77.90%     93.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          343      2.74%     96.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          466      3.72%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         12513                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          315      9.24%      9.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         2775     81.40%     90.64% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          319      9.36%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         3409                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          315      9.24%      9.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         2775     81.40%     90.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          319      9.36%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         3409                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          654                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          137                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          517                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          285                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          939                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1822                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1817                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                902                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    915                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 915                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           37473                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3538                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       804425                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.609587                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.691960                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           96860     12.04%     12.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          120338     14.96%     27.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          587227     73.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            2                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       804425                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          24                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   920                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1379      0.11%      0.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       748388     57.80%     57.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          716      0.06%     57.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1506      0.12%     58.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          407      0.03%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          400      0.03%     58.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          892      0.07%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            2      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          922      0.07%     58.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          976      0.08%     58.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     58.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          209      0.02%     58.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       300000     23.17%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       100000      7.72%     89.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     89.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       100000      7.72%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        24616      1.90%     98.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        12186      0.94%     99.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1041      0.08%     99.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1150      0.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1294792                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        587227                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               901195                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                1294792                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         901195                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          1294792                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.964454                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.036856                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              38993                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             506362                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            788947                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            25657                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           13336                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1379      0.11%      0.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       748388     57.80%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          716      0.06%     57.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1506      0.12%     58.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          407      0.03%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          400      0.03%     58.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          892      0.07%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            2      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          922      0.07%     58.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          976      0.08%     58.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          209      0.02%     58.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       300000     23.17%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       100000      7.72%     89.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     89.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       100000      7.72%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        24616      1.90%     98.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        12186      0.94%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1041      0.08%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1150      0.09%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      1294792                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       120758                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       119466                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1251                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       117895                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2822                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          920                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          915                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data          39576                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             39576                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data         39576                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            39576                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         2404                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            2404                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         2404                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           2404                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    137221000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    137221000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    137221000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    137221000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data        41980                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         41980                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data        41980                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        41980                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.057265                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.057265                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.057265                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.057265                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 57080.282862                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 57080.282862                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 57080.282862                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 57080.282862                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs           48                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             24                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          238                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               238                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         1077                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          1077                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         1077                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         1077                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         1327                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         1327                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         1327                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher          160                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         1487                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     76891000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     76891000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     76891000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher      8604871                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     85495871                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.031610                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.031610                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.031610                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.035422                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 57943.481537                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 57943.481537                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 57943.481537                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 53780.443750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 57495.542031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    552                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher          160                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total          160                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher      8604871                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total      8604871                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 53780.443750                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 53780.443750                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           10                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           10                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        81000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        81000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        40500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        40500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       246000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       246000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       123000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       123000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        26558                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           26558                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         2096                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          2096                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    119445000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    119445000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        28654                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        28654                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.073149                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.073149                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 56987.118321                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 56987.118321                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1066                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1066                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1030                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1030                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     59981000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     59981000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.035946                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.035946                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 58233.980583                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 58233.980583                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        13018                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          13018                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          308                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          308                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     17776000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     17776000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        13326                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        13326                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.023113                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.023113                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 57714.285714                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57714.285714                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          297                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          297                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     16910000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     16910000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.022287                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.022287                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 56936.026936                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 56936.026936                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses         1327                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued             181                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              10                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful             117                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.646409                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.081025                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache           21                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate                21                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified          225                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit           31                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage            31                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           822.556510                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                41087                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1489                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              27.593687                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              165000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   737.920864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    84.635646                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.720626                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.082652                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.803278                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          109                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          828                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          733                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.106445                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.808594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              85497                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             85497                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    45080                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 47620                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    723108                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  5171                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   3721                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               108411                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   672                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1350312                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1141                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             1319050                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           122113                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           29385                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          14657                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.517613                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         629274                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        479209                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1510391                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        505626                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        883645                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       561232                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             44042                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       288377                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             109763                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        769939                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8730                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1252                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     17661                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   827                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             824700                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.668923                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.647300                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    81452      9.88%      9.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   110135     13.35%     23.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   633113     76.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                2                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               824700                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                945180                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.087463                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             128664                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.148032                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        48984                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst          15876                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             15876                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         15876                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            15876                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1785                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1785                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1785                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1785                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    109636000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    109636000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    109636000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    109636000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        17661                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         17661                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        17661                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        17661                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.101070                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.101070                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.101070                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.101070                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61420.728291                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 61420.728291                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61420.728291                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 61420.728291                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          303                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           303                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          303                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          303                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1482                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1482                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1482                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1482                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     92491000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     92491000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     92491000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     92491000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.083914                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.083914                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.083914                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.083914                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 62409.581646                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 62409.581646                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 62409.581646                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 62409.581646                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    564                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        15876                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           15876                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1785                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1785                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    109636000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    109636000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        17661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        17661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.101070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.101070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61420.728291                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61420.728291                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          303                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          303                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1482                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1482                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     92491000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     92491000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.083914                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.083914                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 62409.581646                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 62409.581646                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses         1482                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           722.659723                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                17358                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1482                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              11.712551                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   722.659723                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.705722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.705722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          918                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          106                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          233                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          579                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.896484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              36804                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             36804                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      3721                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      16554                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                       53                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                1333458                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  110                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    31024                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   15986                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    20                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       53                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             27                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            337                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3541                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3878                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  1318208                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 1316942                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    949655                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   1436067                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.515188                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.661289                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         587                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5367                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  27                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2649                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              25657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.053942                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            16.377958                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  24039     93.69%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   49      0.19%     93.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   19      0.07%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   53      0.21%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  146      0.57%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  268      1.04%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  653      2.55%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  290      1.13%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  106      0.41%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   12      0.05%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  4      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               12      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              346                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                25657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   29403                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   14659                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       257                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        53                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   17827                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       313                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   3721                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    49436                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   41889                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            910                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    722785                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  5959                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1344557                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1652                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                   2925                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             2434053                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4640251                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   919851                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1512724                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               2345967                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    88069                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      50                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  39                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      4931                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          1547435                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2684833                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   901195                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1294792                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    34                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 2672                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty            251                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1161                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                  87                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 299                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                299                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            2672                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3528                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port         3530                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                     7058                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        94848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       110528                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    205376                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                               383                       # Total snoops (Count)
system.l2bus.snoopTraffic                         832                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                3356                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.066150                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.248581                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      3134     93.38%     93.38% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       222      6.62%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  3356                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              4685872                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4446000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             4467000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests            4089                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         1118                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               219                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                62                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               201                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher           10                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  273                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               62                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              201                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher           10                       # number of overall hits (Count)
system.l2cache.overallHits::total                 273                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1420                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1128                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher          150                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2698                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1420                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1128                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher          150                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2698                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     87813999                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     72316000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher      8398880                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     168528879                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     87813999                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     72316000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher      8398880                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    168528879                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1482                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          1329                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher          160                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             2971                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1482                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         1329                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher          160                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            2971                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.958165                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.848758                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.937500                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.908112                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.958165                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.848758                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.937500                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.908112                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 61840.844366                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 64109.929078                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 55992.533333                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 62464.373239                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 61840.844366                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 64109.929078                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 55992.533333                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 62464.373239                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs            586                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs             16                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs         36.625000                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks              13                       # number of writebacks (Count)
system.l2cache.writebacks::total                   13                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data             1                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher           11                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               12                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            1                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher           11                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              12                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst         1420                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1127                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher          139                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2686                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1420                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1127                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher          139                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher           87                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          2773                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     84973999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     70052000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher      7836889                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    162862888                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     84973999                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     70052000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher      7836889                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher      4717926                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    167580814                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.958165                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.848006                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.868750                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.904073                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.958165                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.848006                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.868750                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.933356                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 59840.844366                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 62157.941437                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 56380.496403                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 60633.986597                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 59840.844366                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 62157.941437                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 56380.496403                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 54229.034483                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 60433.037865                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                       296                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           85                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           85                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher           87                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total           87                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher      4717926                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total      4717926                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 54229.034483                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 54229.034483                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data            32                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               32                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          267                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            267                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     15990000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     15990000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data          299                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          299                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.892977                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.892977                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 59887.640449                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 59887.640449                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          267                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          267                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     15456000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     15456000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.892977                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.892977                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 57887.640449                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 57887.640449                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           62                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          169                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          241                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1420                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          861                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher          150                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2431                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     87813999                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     56326000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher      8398880                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    152538879                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         1030                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher          160                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2672                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.958165                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.835922                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.937500                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.909805                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 61840.844366                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 65419.279907                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 55992.533333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 62747.379268                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher           11                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           12                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1420                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          860                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher          139                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2419                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     84973999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     54596000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher      7836889                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    147406888                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.958165                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.834951                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.868750                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.905314                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 59840.844366                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 63483.720930                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 56380.496403                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 60937.117817                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks          238                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total          238                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks          238                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total          238                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         2686                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued                 95                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                  2                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful                 70                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.736842                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.025399                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache              8                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                    8                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified             99                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               2                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            1                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage                5                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             1926.387044                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                    4076                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  2778                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.467243                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     3.392343                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   870.338841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   878.775653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher   105.298298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher    68.581909                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000828                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.212485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.214545                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.025708                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.016744                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.470309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022          203                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         2279                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::1              23                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2             180                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0             113                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             347                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1819                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.049561                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.556396                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 10950                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                10950                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        13.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1420.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1125.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples       139.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples        87.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000585000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 5745                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2773                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          13                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2773                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        13                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        2.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2773                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    13                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2191                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      525                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       46                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   177472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                   832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               204187951.58543882                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               957246.07667173                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      869087000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      311947.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        90880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        72000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher         8896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher         5568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 104560725.297988861799                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 82838602.788899630308                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 10235169.589028486982                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 6406185.282341571525                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1420                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1127                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher          139                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher           87                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           13                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     37661749                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     32479747                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher      3000006                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher      2013250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26522.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     28819.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     21582.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     23140.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        90880                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        72128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher         8896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher         5568                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          177472                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        90880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        90880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks          832                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total          832                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1420                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher          139                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher           87                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2773                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       104560725                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        82985871                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher     10235170                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher      6406185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          204187952                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    104560725                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      104560725                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       957246                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            957246                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       957246                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      104560725                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       82985871                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher     10235170                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher      6406185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         205145198                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2771                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            79                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           238                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          206                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 23198502                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               13855000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            75154752                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8371.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27121.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2185                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             78.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          576                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   303.444444                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   192.976126                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   298.502460                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          179     31.08%     31.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          149     25.87%     56.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           82     14.24%     71.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           46      7.99%     79.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           29      5.03%     84.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           21      3.65%     87.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           10      1.74%     89.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           11      1.91%     91.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           49      8.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          576                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             177344                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               204.040683                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                78.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2320500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1214400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        10038840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 68225040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    121085100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    231791040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      434674920                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.109209                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    601500755                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     28860000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    238799245                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1863540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           971520                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         9746100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 68225040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    127957020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    226004160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      434767380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    500.215587                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    586489751                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     28860000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    253810249                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2506                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            13                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               149                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                267                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               267                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2506                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         5708                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         5708                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5708                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       178304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       178304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   178304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2773                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2773    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2773                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    869160000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             3058037                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           14694248                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2935                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          162                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
