<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MPAMCTL_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMCTL_EL1, MPAM Control Register (EL1)</h1><p>The MPAMCTL_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Controls the generation of MPAM information for memory requests when executing at EL1 and EL0.</p>
      <h2>Configuration</h2><p>AArch64 System register MPAMCTL_EL1 bit [63] is architecturally mapped to AArch64 System register <a href="AArch64-mpamctl_el3.html">MPAMCTL_EL3[63]</a> when EL3 is implemented.</p><p>AArch64 System register MPAMCTL_EL1 bit [63] is architecturally mapped to AArch64 System register <a href="AArch64-mpamctl_el2.html">MPAMCTL_EL2[63]</a> when EL3 is not implemented and EL2 is implemented.</p><p>This register is present only when FEAT_MPAMv2 is implemented. Otherwise, direct accesses to MPAMCTL_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>MPAMCTL_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63">MPAMEN</a></td><td class="lr" colspan="10"><a href="#fieldset_0-62_53">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-52_52-1">EN_ALT_IPMG</a></td><td class="lr" colspan="1"><a href="#fieldset_0-51_51-1">EN_ALT_IPARTID</a></td><td class="lr" colspan="1"><a href="#fieldset_0-50_50-1">EN_ALT_IPMG_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_49-1">EN_ALT_IPARTID_EL0</a></td><td class="lr" colspan="17"><a href="#fieldset_0-48_0">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-48_0">RES0</a></td></tr></tbody></table><h4 id="fieldset_0-63_63">MPAMEN, bit [63]</h4><div class="field">
      <p>MPAM Enable. MPAM is enabled when MPAMEN == 1. When disabled, all PARTIDs and PMGs are output as their default value in the corresponding ID space.</p>
    <table class="valuetable"><tr><th>MPAMEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The default PARTID and default PMG are output in MPAM information from all Exception levels.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MPAM information is output based on the MPAMn_ELx register for ELn according to the MPAM configuration.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Accessing this field has the following behavior:</p><ul><li>Access to this field is <span class="access_level">RAZ/WI</span> if all the following are true:<ul><li>EL3 is implemented.</li><li>MPAMCTL_EL3.MPAMEN == 0.</li></ul></li><li>Access to this field is <span class="access_level">RAO/WI</span> if all the following are true:<ul><li>EL3 is implemented.</li><li>MPAMCTL_EL3.MPAMEN == 1.</li></ul></li><li>Access to this field is <span class="access_level">RAZ/WI</span> if all the following are true:<ul><li>EL3 is not implemented.</li><li>EL2 is implemented.</li><li>MPAMCTL_EL2.MPAMEN == 0.</li></ul></li><li>Access to this field is <span class="access_level">RAO/WI</span> if all the following are true:<ul><li>EL3 is not implemented.</li><li>EL2 is implemented.</li><li>MPAMCTL_EL2.MPAMEN == 1.</li></ul></li></ul></div><h4 id="fieldset_0-62_53">Bits [62:53]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-52_52-1">EN_ALT_IPMG, bit [52]<span class="condition"><br/>When MPAMIDR_EL1.HAS_INSTR_ALT_ID == 1:
                        </span></h4><div class="field">
      <p>Enables use of the alternative PMG configured in <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.altPMG for instruction fetch accesses originating at EL1.</p>
    <table class="valuetable"><tr><th>EN_ALT_IPMG</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The alternative PMG configured in <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.altPMG is not used for generating MPAM information for instruction fetch accesses.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The alternative PMG configured in <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.altPMG is used for generating MPAM information for instruction fetch accesses.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-52_52-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-51_51-1">EN_ALT_IPARTID, bit [51]<span class="condition"><br/>When MPAMIDR_EL1.HAS_INSTR_ALT_ID == 1:
                        </span></h4><div class="field">
      <p>Enables use of the alternative PARTID configured in <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.altPARTID for instruction fetch accesses originating at EL1.</p>
    <table class="valuetable"><tr><th>EN_ALT_IPARTID</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The alternative PARTID configured in <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.altPARTID is not used for generating MPAM information for instruction fetch accesses.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The alternative PARTID configured in <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>.altPARTID is used for generating MPAM information for instruction fetch accesses.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-51_51-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-50_50-1">EN_ALT_IPMG_EL0, bit [50]<span class="condition"><br/>When MPAMIDR_EL1.HAS_INSTR_ALT_ID == 1:
                        </span></h4><div class="field">
      <p>Enables use of the alternative PMG configured in <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.altPMG for instruction fetch accesses originating at EL0.</p>
    <table class="valuetable"><tr><th>EN_ALT_IPMG_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The alternative PMG configured in <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.altPMG is not used for generating MPAM information for instruction fetch accesses.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The alternative PMG configured in <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.altPMG is used for generating MPAM information for instruction fetch accesses.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-50_50-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-49_49-1">EN_ALT_IPARTID_EL0, bit [49]<span class="condition"><br/>When MPAMIDR_EL1.HAS_INSTR_ALT_ID == 1:
                        </span></h4><div class="field">
      <p>Enables use of the alternative PARTID configured in <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.altPARTID for instruction fetch accesses originating at EL0.</p>
    <table class="valuetable"><tr><th>EN_ALT_IPARTID_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The alternative PARTID configured in <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.altPARTID is not used for generating MPAM information for instruction fetch accesses.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The alternative PARTID configured in <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>.altPARTID is used for generating MPAM information for instruction fetch accesses.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-49_49-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-48_0">Bits [48:0]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><div class="access_mechanisms"><h2>Accessing MPAMCTL_EL1</h2>
        <p>When the Effective value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, without explicit synchronization, accesses from EL3 using the accessor name MPAMCTL_EL1 or MPAMCTL_EL12 are not guaranteed to be ordered with respect to accesses using the other accessor name.</p>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, MPAMCTL_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1010</td><td>0b0101</td><td>0b010</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_MPAMv2) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL2().nTRAPMPAM1EL1 == '0' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EffectiveHCR_EL2_NVx() IN {'111'} then
        X{64}(t) = NVMem(0x918);
    else
        X{64}(t) = MPAMCTL_EL1();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif ELIsInHost(EL2) then
        X{64}(t) = MPAMCTL_EL2();
    else
        X{64}(t) = MPAMCTL_EL1();
    end;
elsif PSTATE.EL == EL3 then
    X{64}(t) = MPAMCTL_EL1();
end;
                </p><div><h4 class="assembler">MSR MPAMCTL_EL1, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1010</td><td>0b0101</td><td>0b010</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_MPAMv2) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL2().nTRAPMPAM1EL1 == '0' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EffectiveHCR_EL2_NVx() IN {'111'} then
        NVMem(0x918) = X{64}(t);
    else
        MPAMCTL_EL1() = X{64}(t);
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif ELIsInHost(EL2) then
        MPAMCTL_EL2() = X{64}(t);
    else
        MPAMCTL_EL1() = X{64}(t);
    end;
elsif PSTATE.EL == EL3 then
    MPAMCTL_EL1() = X{64}(t);
end;
                </p><div><h4 class="condition">
When FEAT_VHE is implemented
            </h4><h4 class="assembler">MRS &lt;Xt&gt;, MPAMCTL_EL12</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b101</td><td>0b1010</td><td>0b0101</td><td>0b010</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_MPAMv2) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() == '101' then
        X{64}(t) = NVMem(0x918);
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        if HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
            if EL3SDDUndef() then
                Undefined();
            else
                AArch64_SystemAccessTrap(EL3, 0x18);
            end;
        else
            AArch64_SystemAccessTrap(EL2, 0x18);
        end;
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
            Undefined();
        elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
            if EL3SDDUndef() then
                Undefined();
            else
                AArch64_SystemAccessTrap(EL3, 0x18);
            end;
        else
            X{64}(t) = MPAMCTL_EL1();
        end;
    else
        Undefined();
    end;
elsif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        X{64}(t) = MPAMCTL_EL1();
    else
        Undefined();
    end;
end;
                </p><div><h4 class="condition">
When FEAT_VHE is implemented
            </h4><h4 class="assembler">MSR MPAMCTL_EL12, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b101</td><td>0b1010</td><td>0b0101</td><td>0b010</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_MPAMv2) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() == '101' then
        NVMem(0x918) = X{64}(t);
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        if HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
            if EL3SDDUndef() then
                Undefined();
            else
                AArch64_SystemAccessTrap(EL3, 0x18);
            end;
        else
            AArch64_SystemAccessTrap(EL2, 0x18);
        end;
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
            Undefined();
        elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
            if EL3SDDUndef() then
                Undefined();
            else
                AArch64_SystemAccessTrap(EL3, 0x18);
            end;
        else
            MPAMCTL_EL1() = X{64}(t);
        end;
    else
        Undefined();
    end;
elsif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        MPAMCTL_EL1() = X{64}(t);
    else
        Undefined();
    end;
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
