
StateMashineButton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060a0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  08006240  08006240  00007240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006754  08006754  000080d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006754  08006754  00007754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800675c  0800675c  000080d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800675c  0800675c  0000775c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006760  08006760  00007760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d0  20000000  08006764  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006f8  200000d0  08006834  000080d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007c8  08006834  000087c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000080d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec90  00000000  00000000  00008100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028fc  00000000  00000000  00016d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  00019690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a92  00000000  00000000  0001a458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e7d  00000000  00000000  0001aeea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000130ed  00000000  00000000  00033d67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090fed  00000000  00000000  00046e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7e41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000424c  00000000  00000000  000d7e84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000dc0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000d0 	.word	0x200000d0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006228 	.word	0x08006228

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000d4 	.word	0x200000d4
 80001dc:	08006228 	.word	0x08006228

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <ButtonInit>:
#include "Button.h"

//Init function
void ButtonInit(Button_t* Button, GPIO_TypeDef* GpioPort, uint16_t GpioPin, uint32_t TimerDebounce,
		uint32_t TimerLongPress, uint32_t TimerRepeat)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	603b      	str	r3, [r7, #0]
 80005e8:	4613      	mov	r3, r2
 80005ea:	80fb      	strh	r3, [r7, #6]
	Button->State = IDLE;
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	2200      	movs	r2, #0
 80005f0:	701a      	strb	r2, [r3, #0]
	Button->GpioPort = GpioPort;
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	68ba      	ldr	r2, [r7, #8]
 80005f6:	605a      	str	r2, [r3, #4]
	Button->GpioPin  = GpioPin;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	88fa      	ldrh	r2, [r7, #6]
 80005fc:	811a      	strh	r2, [r3, #8]
	Button->TimerDebounce = TimerDebounce;
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	683a      	ldr	r2, [r7, #0]
 8000602:	60da      	str	r2, [r3, #12]
	Button->TimerLongPress = TimerLongPress;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	69ba      	ldr	r2, [r7, #24]
 8000608:	611a      	str	r2, [r3, #16]
	Button->TimerRepeat = TimerRepeat;
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	69fa      	ldr	r2, [r7, #28]
 800060e:	615a      	str	r2, [r3, #20]

}
 8000610:	bf00      	nop
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr

0800061c <ButtonRegisterPressCallback>:
{
	Button->TimerRepeat = Milliseconds;
}
//Register callbacks
void ButtonRegisterPressCallback(Button_t *Button, void *Callback)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	6039      	str	r1, [r7, #0]
	Button->ButtonPressed = Callback;
 8000626:	683a      	ldr	r2, [r7, #0]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	61da      	str	r2, [r3, #28]
}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr

08000638 <ButtonRegisterLongPressCallback>:
void ButtonRegisterLongPressCallback(Button_t *Button, void *Callback)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	6039      	str	r1, [r7, #0]
	Button->ButtonLongPressed = Callback;
 8000642:	683a      	ldr	r2, [r7, #0]
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	621a      	str	r2, [r3, #32]
}
 8000648:	bf00      	nop
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr

08000654 <ButtonRegisterRepeatCallback>:
void ButtonRegisterRepeatCallback(Button_t *Button, void *Callback)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
 800065c:	6039      	str	r1, [r7, #0]
	Button->ButtonRepeat = Callback;
 800065e:	683a      	ldr	r2, [r7, #0]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000664:	bf00      	nop
 8000666:	370c      	adds	r7, #12
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr

08000670 <ButtonRegisterGoToIdleCallback>:
void ButtonRegisterGoToIdleCallback(Button_t *Button, void *Callback)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
	Button->ButtonReturnToIdle = Callback;
 800067a:	683a      	ldr	r2, [r7, #0]
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr

0800068c <ButtonIdleRoutine>:

//States of state machine
void ButtonIdleRoutine(Button_t *Button)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
	//check if button was pressed
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	685a      	ldr	r2, [r3, #4]
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	891b      	ldrh	r3, [r3, #8]
 800069c:	4619      	mov	r1, r3
 800069e:	4610      	mov	r0, r2
 80006a0:	f001 ff64 	bl	800256c <HAL_GPIO_ReadPin>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d107      	bne.n	80006ba <ButtonIdleRoutine+0x2e>
	{
		Button->State = DEBOUNCE;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2201      	movs	r2, #1
 80006ae:	701a      	strb	r2, [r3, #0]
		Button->LastTick = HAL_GetTick();
 80006b0:	f001 fce6 	bl	8002080 <HAL_GetTick>
 80006b4:	4602      	mov	r2, r0
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	619a      	str	r2, [r3, #24]
	}

}
 80006ba:	bf00      	nop
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}

080006c2 <ButtonDebounceRoutine>:

void ButtonDebounceRoutine(Button_t *Button)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	b082      	sub	sp, #8
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	6078      	str	r0, [r7, #4]
	if(HAL_GetTick() - Button->LastTick >= Button->TimerDebounce)
 80006ca:	f001 fcd9 	bl	8002080 <HAL_GetTick>
 80006ce:	4602      	mov	r2, r0
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	1ad2      	subs	r2, r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	68db      	ldr	r3, [r3, #12]
 80006da:	429a      	cmp	r2, r3
 80006dc:	d31d      	bcc.n	800071a <ButtonDebounceRoutine+0x58>
	{
		if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))	//when button is pressed
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	685a      	ldr	r2, [r3, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	891b      	ldrh	r3, [r3, #8]
 80006e6:	4619      	mov	r1, r3
 80006e8:	4610      	mov	r0, r2
 80006ea:	f001 ff3f 	bl	800256c <HAL_GPIO_ReadPin>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d10f      	bne.n	8000714 <ButtonDebounceRoutine+0x52>
		{
			Button->LastTick = HAL_GetTick();
 80006f4:	f001 fcc4 	bl	8002080 <HAL_GetTick>
 80006f8:	4602      	mov	r2, r0
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	619a      	str	r2, [r3, #24]
			Button->State = PRESSED;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	2202      	movs	r2, #2
 8000702:	701a      	strb	r2, [r3, #0]
			if(Button->ButtonPressed != NULL)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	69db      	ldr	r3, [r3, #28]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d006      	beq.n	800071a <ButtonDebounceRoutine+0x58>
			{
				Button->ButtonPressed();
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	69db      	ldr	r3, [r3, #28]
 8000710:	4798      	blx	r3
		else
		{
			Button->State = IDLE;
		}
	}
}
 8000712:	e002      	b.n	800071a <ButtonDebounceRoutine+0x58>
			Button->State = IDLE;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}

08000722 <ButtonPressedRoutine>:

void ButtonPressedRoutine(Button_t *Button)
{
 8000722:	b580      	push	{r7, lr}
 8000724:	b082      	sub	sp, #8
 8000726:	af00      	add	r7, sp, #0
 8000728:	6078      	str	r0, [r7, #4]
	if(HAL_GetTick() - Button->LastTick >= Button->TimerLongPress)
 800072a:	f001 fca9 	bl	8002080 <HAL_GetTick>
 800072e:	4602      	mov	r2, r0
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	1ad2      	subs	r2, r2, r3
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	691b      	ldr	r3, [r3, #16]
 800073a:	429a      	cmp	r2, r3
 800073c:	d30f      	bcc.n	800075e <ButtonPressedRoutine+0x3c>
	{
		Button->State = LONG_PRESSED;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2203      	movs	r2, #3
 8000742:	701a      	strb	r2, [r3, #0]
		Button->LastTick = HAL_GetTick();
 8000744:	f001 fc9c 	bl	8002080 <HAL_GetTick>
 8000748:	4602      	mov	r2, r0
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	619a      	str	r2, [r3, #24]
		if(Button->ButtonLongPressed != NULL)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	6a1b      	ldr	r3, [r3, #32]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d014      	beq.n	8000780 <ButtonPressedRoutine+0x5e>
		{
			Button->ButtonLongPressed();
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	6a1b      	ldr	r3, [r3, #32]
 800075a:	4798      	blx	r3
		Button->State = IDLE;
		{
			Button->ButtonReturnToIdle();
		}
	}
}
 800075c:	e010      	b.n	8000780 <ButtonPressedRoutine+0x5e>
	else if(GPIO_PIN_SET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))	//if button is released
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	685a      	ldr	r2, [r3, #4]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	891b      	ldrh	r3, [r3, #8]
 8000766:	4619      	mov	r1, r3
 8000768:	4610      	mov	r0, r2
 800076a:	f001 feff 	bl	800256c <HAL_GPIO_ReadPin>
 800076e:	4603      	mov	r3, r0
 8000770:	2b01      	cmp	r3, #1
 8000772:	d105      	bne.n	8000780 <ButtonPressedRoutine+0x5e>
		Button->State = IDLE;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2200      	movs	r2, #0
 8000778:	701a      	strb	r2, [r3, #0]
			Button->ButtonReturnToIdle();
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800077e:	4798      	blx	r3
}
 8000780:	bf00      	nop
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}

08000788 <ButtonLongPressedRoutine>:

void ButtonLongPressedRoutine (Button_t *Button)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
	if (GPIO_PIN_SET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	685a      	ldr	r2, [r3, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	891b      	ldrh	r3, [r3, #8]
 8000798:	4619      	mov	r1, r3
 800079a:	4610      	mov	r0, r2
 800079c:	f001 fee6 	bl	800256c <HAL_GPIO_ReadPin>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d10a      	bne.n	80007bc <ButtonLongPressedRoutine+0x34>
	{
		Button->State = IDLE;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
		if(Button->ButtonReturnToIdle != NULL)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d01c      	beq.n	80007ee <ButtonLongPressedRoutine+0x66>
		{
			Button->ButtonReturnToIdle();
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007b8:	4798      	blx	r3
			{
				Button->ButtonRepeat();
			}
		}
	}
}
 80007ba:	e018      	b.n	80007ee <ButtonLongPressedRoutine+0x66>
		if(HAL_GetTick() - Button->LastTick >= Button-> TimerRepeat)
 80007bc:	f001 fc60 	bl	8002080 <HAL_GetTick>
 80007c0:	4602      	mov	r2, r0
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	699b      	ldr	r3, [r3, #24]
 80007c6:	1ad2      	subs	r2, r2, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	695b      	ldr	r3, [r3, #20]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d30e      	bcc.n	80007ee <ButtonLongPressedRoutine+0x66>
			Button->LastTick = HAL_GetTick();
 80007d0:	f001 fc56 	bl	8002080 <HAL_GetTick>
 80007d4:	4602      	mov	r2, r0
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	619a      	str	r2, [r3, #24]
			Button->State = REPEAT;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2204      	movs	r2, #4
 80007de:	701a      	strb	r2, [r3, #0]
			if(Button->ButtonRepeat != NULL)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d002      	beq.n	80007ee <ButtonLongPressedRoutine+0x66>
				Button->ButtonRepeat();
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007ec:	4798      	blx	r3
}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <ButtonRepeatRoutine>:
void ButtonRepeatRoutine(Button_t *Button)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b082      	sub	sp, #8
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]
	if (GPIO_PIN_SET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685a      	ldr	r2, [r3, #4]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	891b      	ldrh	r3, [r3, #8]
 8000806:	4619      	mov	r1, r3
 8000808:	4610      	mov	r0, r2
 800080a:	f001 feaf 	bl	800256c <HAL_GPIO_ReadPin>
 800080e:	4603      	mov	r3, r0
 8000810:	2b01      	cmp	r3, #1
 8000812:	d10a      	bne.n	800082a <ButtonRepeatRoutine+0x34>
	{
		Button->State = IDLE;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
		if(Button->ButtonReturnToIdle != NULL)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800081e:	2b00      	cmp	r3, #0
 8000820:	d019      	beq.n	8000856 <ButtonRepeatRoutine+0x60>
		{
			Button->ButtonReturnToIdle();
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000826:	4798      	blx	r3
			{
				Button->ButtonRepeat();
			}
		}
	}
}
 8000828:	e015      	b.n	8000856 <ButtonRepeatRoutine+0x60>
		if(HAL_GetTick() - Button->LastTick >= Button->TimerRepeat)
 800082a:	f001 fc29 	bl	8002080 <HAL_GetTick>
 800082e:	4602      	mov	r2, r0
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	1ad2      	subs	r2, r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	695b      	ldr	r3, [r3, #20]
 800083a:	429a      	cmp	r2, r3
 800083c:	d30b      	bcc.n	8000856 <ButtonRepeatRoutine+0x60>
			Button->LastTick = HAL_GetTick();
 800083e:	f001 fc1f 	bl	8002080 <HAL_GetTick>
 8000842:	4602      	mov	r2, r0
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	619a      	str	r2, [r3, #24]
			if(Button->ButtonRepeat != NULL)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800084c:	2b00      	cmp	r3, #0
 800084e:	d002      	beq.n	8000856 <ButtonRepeatRoutine+0x60>
				Button->ButtonRepeat();
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000854:	4798      	blx	r3
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
	...

08000860 <ButtonTask>:


//State machine
void ButtonTask (Button_t *Button)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
	switch (Button->State)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	2b04      	cmp	r3, #4
 800086e:	d821      	bhi.n	80008b4 <ButtonTask+0x54>
 8000870:	a201      	add	r2, pc, #4	@ (adr r2, 8000878 <ButtonTask+0x18>)
 8000872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000876:	bf00      	nop
 8000878:	0800088d 	.word	0x0800088d
 800087c:	08000895 	.word	0x08000895
 8000880:	0800089d 	.word	0x0800089d
 8000884:	080008a5 	.word	0x080008a5
 8000888:	080008ad 	.word	0x080008ad
	{
	case IDLE:
		//do IDLE
		ButtonIdleRoutine(Button);
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f7ff fefd 	bl	800068c <ButtonIdleRoutine>
		break;
 8000892:	e00f      	b.n	80008b4 <ButtonTask+0x54>
	case DEBOUNCE:
		//do Debounce
		ButtonDebounceRoutine(Button);
 8000894:	6878      	ldr	r0, [r7, #4]
 8000896:	f7ff ff14 	bl	80006c2 <ButtonDebounceRoutine>
		break;
 800089a:	e00b      	b.n	80008b4 <ButtonTask+0x54>
	case PRESSED:
		//do PRESSED;
		ButtonPressedRoutine(Button);
 800089c:	6878      	ldr	r0, [r7, #4]
 800089e:	f7ff ff40 	bl	8000722 <ButtonPressedRoutine>
		break;
 80008a2:	e007      	b.n	80008b4 <ButtonTask+0x54>
	case LONG_PRESSED:
		//do LONG PRESSED
		ButtonLongPressedRoutine(Button);
 80008a4:	6878      	ldr	r0, [r7, #4]
 80008a6:	f7ff ff6f 	bl	8000788 <ButtonLongPressedRoutine>
		break;
 80008aa:	e003      	b.n	80008b4 <ButtonTask+0x54>
	case REPEAT:
		ButtonRepeatRoutine(Button);
 80008ac:	6878      	ldr	r0, [r7, #4]
 80008ae:	f7ff ffa2 	bl	80007f6 <ButtonRepeatRoutine>
		break;
 80008b2:	bf00      	nop
	}

}
 80008b4:	bf00      	nop
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	font = font_t;
 80008c4:	4a04      	ldr	r2, [pc, #16]	@ (80008d8 <GFX_SetFont+0x1c>)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	6013      	str	r3, [r2, #0]
}
 80008ca:	bf00      	nop
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	200000ec 	.word	0x200000ec

080008dc <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 80008dc:	b590      	push	{r4, r7, lr}
 80008de:	b089      	sub	sp, #36	@ 0x24
 80008e0:	af02      	add	r7, sp, #8
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	4611      	mov	r1, r2
 80008e8:	461a      	mov	r2, r3
 80008ea:	460b      	mov	r3, r1
 80008ec:	71fb      	strb	r3, [r7, #7]
 80008ee:	4613      	mov	r3, r2
 80008f0:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	2b7e      	cmp	r3, #126	@ 0x7e
 80008f6:	f200 80a3 	bhi.w	8000a40 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80008fa:	2300      	movs	r3, #0
 80008fc:	75fb      	strb	r3, [r7, #23]
 80008fe:	e096      	b.n	8000a2e <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 8000900:	4b51      	ldr	r3, [pc, #324]	@ (8000a48 <GFX_DrawChar+0x16c>)
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	3b20      	subs	r3, #32
 8000908:	494f      	ldr	r1, [pc, #316]	@ (8000a48 <GFX_DrawChar+0x16c>)
 800090a:	6809      	ldr	r1, [r1, #0]
 800090c:	3101      	adds	r1, #1
 800090e:	7809      	ldrb	r1, [r1, #0]
 8000910:	fb03 f101 	mul.w	r1, r3, r1
 8000914:	7dfb      	ldrb	r3, [r7, #23]
 8000916:	440b      	add	r3, r1
 8000918:	3302      	adds	r3, #2
 800091a:	4413      	add	r3, r2
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 8000920:	2300      	movs	r3, #0
 8000922:	757b      	strb	r3, [r7, #21]
 8000924:	e078      	b.n	8000a18 <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 8000926:	7dbb      	ldrb	r3, [r7, #22]
 8000928:	f003 0301 	and.w	r3, r3, #1
 800092c:	2b00      	cmp	r3, #0
 800092e:	d032      	beq.n	8000996 <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8000930:	4b46      	ldr	r3, [pc, #280]	@ (8000a4c <GFX_DrawChar+0x170>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	2b01      	cmp	r3, #1
 8000936:	d113      	bne.n	8000960 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8000938:	7dfb      	ldrb	r3, [r7, #23]
 800093a:	b29a      	uxth	r2, r3
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	b29b      	uxth	r3, r3
 8000940:	4413      	add	r3, r2
 8000942:	b29b      	uxth	r3, r3
 8000944:	b218      	sxth	r0, r3
 8000946:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800094a:	b29a      	uxth	r2, r3
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	b29b      	uxth	r3, r3
 8000950:	4413      	add	r3, r2
 8000952:	b29b      	uxth	r3, r3
 8000954:	b21b      	sxth	r3, r3
 8000956:	79ba      	ldrb	r2, [r7, #6]
 8000958:	4619      	mov	r1, r3
 800095a:	f000 fc23 	bl	80011a4 <SSD1306_DrawPixel>
 800095e:	e052      	b.n	8000a06 <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8000960:	7dfb      	ldrb	r3, [r7, #23]
 8000962:	4a3a      	ldr	r2, [pc, #232]	@ (8000a4c <GFX_DrawChar+0x170>)
 8000964:	7812      	ldrb	r2, [r2, #0]
 8000966:	fb03 f202 	mul.w	r2, r3, r2
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	18d0      	adds	r0, r2, r3
 800096e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000972:	4a36      	ldr	r2, [pc, #216]	@ (8000a4c <GFX_DrawChar+0x170>)
 8000974:	7812      	ldrb	r2, [r2, #0]
 8000976:	fb03 f202 	mul.w	r2, r3, r2
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	18d1      	adds	r1, r2, r3
 800097e:	4b33      	ldr	r3, [pc, #204]	@ (8000a4c <GFX_DrawChar+0x170>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	461a      	mov	r2, r3
 8000984:	4b31      	ldr	r3, [pc, #196]	@ (8000a4c <GFX_DrawChar+0x170>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	461c      	mov	r4, r3
 800098a:	79bb      	ldrb	r3, [r7, #6]
 800098c:	9300      	str	r3, [sp, #0]
 800098e:	4623      	mov	r3, r4
 8000990:	f000 f9a3 	bl	8000cda <GFX_DrawFillRectangle>
 8000994:	e037      	b.n	8000a06 <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 8000996:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800099a:	2b00      	cmp	r3, #0
 800099c:	d133      	bne.n	8000a06 <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 800099e:	4b2b      	ldr	r3, [pc, #172]	@ (8000a4c <GFX_DrawChar+0x170>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d114      	bne.n	80009d0 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 80009a6:	7dfb      	ldrb	r3, [r7, #23]
 80009a8:	b29a      	uxth	r2, r3
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	4413      	add	r3, r2
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	b218      	sxth	r0, r3
 80009b4:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	b29b      	uxth	r3, r3
 80009be:	4413      	add	r3, r2
 80009c0:	b29b      	uxth	r3, r3
 80009c2:	b21b      	sxth	r3, r3
 80009c4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80009c8:	4619      	mov	r1, r3
 80009ca:	f000 fbeb 	bl	80011a4 <SSD1306_DrawPixel>
 80009ce:	e01a      	b.n	8000a06 <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80009d0:	7dfb      	ldrb	r3, [r7, #23]
 80009d2:	4a1e      	ldr	r2, [pc, #120]	@ (8000a4c <GFX_DrawChar+0x170>)
 80009d4:	7812      	ldrb	r2, [r2, #0]
 80009d6:	fb03 f202 	mul.w	r2, r3, r2
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	18d0      	adds	r0, r2, r3
 80009de:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80009e2:	4a1a      	ldr	r2, [pc, #104]	@ (8000a4c <GFX_DrawChar+0x170>)
 80009e4:	7812      	ldrb	r2, [r2, #0]
 80009e6:	fb03 f202 	mul.w	r2, r3, r2
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	18d1      	adds	r1, r2, r3
 80009ee:	4b17      	ldr	r3, [pc, #92]	@ (8000a4c <GFX_DrawChar+0x170>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	461a      	mov	r2, r3
 80009f4:	4b15      	ldr	r3, [pc, #84]	@ (8000a4c <GFX_DrawChar+0x170>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	461c      	mov	r4, r3
 80009fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80009fe:	9300      	str	r3, [sp, #0]
 8000a00:	4623      	mov	r3, r4
 8000a02:	f000 f96a 	bl	8000cda <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 8000a06:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	757b      	strb	r3, [r7, #21]
 8000a12:	7dbb      	ldrb	r3, [r7, #22]
 8000a14:	085b      	lsrs	r3, r3, #1
 8000a16:	75bb      	strb	r3, [r7, #22]
 8000a18:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000a48 <GFX_DrawChar+0x16c>)
 8000a1e:	6812      	ldr	r2, [r2, #0]
 8000a20:	7812      	ldrb	r2, [r2, #0]
 8000a22:	4293      	cmp	r3, r2
 8000a24:	f6ff af7f 	blt.w	8000926 <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8000a28:	7dfb      	ldrb	r3, [r7, #23]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	75fb      	strb	r3, [r7, #23]
 8000a2e:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <GFX_DrawChar+0x16c>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	3301      	adds	r3, #1
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	7dfa      	ldrb	r2, [r7, #23]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	f4ff af61 	bcc.w	8000900 <GFX_DrawChar+0x24>
 8000a3e:	e000      	b.n	8000a42 <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8000a40:	bf00      	nop
            }
        }
    }
}
 8000a42:	371c      	adds	r7, #28
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd90      	pop	{r4, r7, pc}
 8000a48:	200000ec 	.word	0x200000ec
 8000a4c:	20000000 	.word	0x20000000

08000a50 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b088      	sub	sp, #32
 8000a54:	af02      	add	r7, sp, #8
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
 8000a5c:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 8000a68:	e03e      	b.n	8000ae8 <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 8000a6a:	78f9      	ldrb	r1, [r7, #3]
 8000a6c:	7cfa      	ldrb	r2, [r7, #19]
 8000a6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a72:	9300      	str	r3, [sp, #0]
 8000a74:	460b      	mov	r3, r1
 8000a76:	68b9      	ldr	r1, [r7, #8]
 8000a78:	6978      	ldr	r0, [r7, #20]
 8000a7a:	f7ff ff2f 	bl	80008dc <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 8000a7e:	4b20      	ldr	r3, [pc, #128]	@ (8000b00 <GFX_DrawString+0xb0>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	3301      	adds	r3, #1
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	461a      	mov	r2, r3
 8000a88:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <GFX_DrawString+0xb4>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	fb02 f303 	mul.w	r3, r2, r3
 8000a90:	3301      	adds	r3, #1
 8000a92:	697a      	ldr	r2, [r7, #20]
 8000a94:	4413      	add	r3, r2
 8000a96:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 8000a98:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d120      	bne.n	8000ae2 <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	74bb      	strb	r3, [r7, #18]
 8000aa4:	e012      	b.n	8000acc <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	3b01      	subs	r3, #1
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	b218      	sxth	r0, r3
 8000ab0:	7cbb      	ldrb	r3, [r7, #18]
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	b29b      	uxth	r3, r3
 8000ab8:	4413      	add	r3, r2
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	b21b      	sxth	r3, r3
 8000abe:	2200      	movs	r2, #0
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	f000 fb6f 	bl	80011a4 <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 8000ac6:	7cbb      	ldrb	r3, [r7, #18]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	74bb      	strb	r3, [r7, #18]
 8000acc:	7cba      	ldrb	r2, [r7, #18]
 8000ace:	4b0c      	ldr	r3, [pc, #48]	@ (8000b00 <GFX_DrawString+0xb0>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b04 <GFX_DrawString+0xb4>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	fb01 f303 	mul.w	r3, r1, r3
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	dbe1      	blt.n	8000aa6 <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	1c5a      	adds	r2, r3, #1
 8000aec:	607a      	str	r2, [r7, #4]
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d1ba      	bne.n	8000a6a <GFX_DrawString+0x1a>
	}
}
 8000af4:	bf00      	nop
 8000af6:	bf00      	nop
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	200000ec 	.word	0x200000ec
 8000b04:	20000000 	.word	0x20000000

08000b08 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08c      	sub	sp, #48	@ 0x30
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	60f8      	str	r0, [r7, #12]
 8000b10:	60b9      	str	r1, [r7, #8]
 8000b12:	607a      	str	r2, [r7, #4]
 8000b14:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 8000b16:	683a      	ldr	r2, [r7, #0]
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000b20:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000b24:	6879      	ldr	r1, [r7, #4]
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	1acb      	subs	r3, r1, r3
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	bfb8      	it	lt
 8000b2e:	425b      	neglt	r3, r3
 8000b30:	429a      	cmp	r2, r3
 8000b32:	bfcc      	ite	gt
 8000b34:	2301      	movgt	r3, #1
 8000b36:	2300      	movle	r3, #0
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	857b      	strh	r3, [r7, #42]	@ 0x2a

	    if (steep) {
 8000b3c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d00b      	beq.n	8000b5c <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b4e:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	623b      	str	r3, [r7, #32]
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	6a3b      	ldr	r3, [r7, #32]
 8000b5a:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	dd0b      	ble.n	8000b7c <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	61fb      	str	r3, [r7, #28]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	61bb      	str	r3, [r7, #24]
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	60bb      	str	r3, [r7, #8]
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	b29a      	uxth	r2, r3
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	b29b      	uxth	r3, r3
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 8000b8a:	683a      	ldr	r2, [r7, #0]
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	1ad3      	subs	r3, r2, r3
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	bfb8      	it	lt
 8000b94:	425b      	neglt	r3, r3
 8000b96:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 8000b98:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000b9c:	0fda      	lsrs	r2, r3, #31
 8000b9e:	4413      	add	r3, r2
 8000ba0:	105b      	asrs	r3, r3, #1
 8000ba2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 8000ba4:	68ba      	ldr	r2, [r7, #8]
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	da02      	bge.n	8000bb2 <GFX_WriteLine+0xaa>
	        ystep = 1;
 8000bac:	2301      	movs	r3, #1
 8000bae:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000bb0:	e030      	b.n	8000c14 <GFX_WriteLine+0x10c>
	    } else {
	        ystep = -1;
 8000bb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bb6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 8000bb8:	e02c      	b.n	8000c14 <GFX_WriteLine+0x10c>
	        if (steep) {
 8000bba:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d009      	beq.n	8000bd6 <GFX_WriteLine+0xce>
	        	GFX_DrawPixel(y_start, x_start, color);
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	b21b      	sxth	r3, r3
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	b211      	sxth	r1, r2
 8000bca:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 fae8 	bl	80011a4 <SSD1306_DrawPixel>
 8000bd4:	e008      	b.n	8000be8 <GFX_WriteLine+0xe0>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	b21b      	sxth	r3, r3
 8000bda:	68ba      	ldr	r2, [r7, #8]
 8000bdc:	b211      	sxth	r1, r2
 8000bde:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8000be2:	4618      	mov	r0, r3
 8000be4:	f000 fade 	bl	80011a4 <SSD1306_DrawPixel>
	        }
	        err -= dy;
 8000be8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000bea:	8abb      	ldrh	r3, [r7, #20]
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	b29b      	uxth	r3, r3
 8000bf0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	        if (err < 0) {
 8000bf2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	da09      	bge.n	8000c0e <GFX_WriteLine+0x106>
	            y_start += ystep;
 8000bfa:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000bfe:	68ba      	ldr	r2, [r7, #8]
 8000c00:	4413      	add	r3, r2
 8000c02:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8000c04:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000c06:	8afb      	ldrh	r3, [r7, #22]
 8000c08:	4413      	add	r3, r2
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	    for (; x_start<=x_end; x_start++) {
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	3301      	adds	r3, #1
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fa      	ldr	r2, [r7, #12]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	ddce      	ble.n	8000bba <GFX_WriteLine+0xb2>
	        }
	    }
}
 8000c1c:	bf00      	nop
 8000c1e:	bf00      	nop
 8000c20:	3730      	adds	r7, #48	@ 0x30
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b086      	sub	sp, #24
 8000c2a:	af02      	add	r7, sp, #8
 8000c2c:	60f8      	str	r0, [r7, #12]
 8000c2e:	60b9      	str	r1, [r7, #8]
 8000c30:	607a      	str	r2, [r7, #4]
 8000c32:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8000c34:	68ba      	ldr	r2, [r7, #8]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4413      	add	r3, r2
 8000c3a:	1e5a      	subs	r2, r3, #1
 8000c3c:	78fb      	ldrb	r3, [r7, #3]
 8000c3e:	9300      	str	r3, [sp, #0]
 8000c40:	4613      	mov	r3, r2
 8000c42:	68fa      	ldr	r2, [r7, #12]
 8000c44:	68b9      	ldr	r1, [r7, #8]
 8000c46:	68f8      	ldr	r0, [r7, #12]
 8000c48:	f7ff ff5e 	bl	8000b08 <GFX_WriteLine>
}
 8000c4c:	bf00      	nop
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, uint8_t color)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af02      	add	r7, sp, #8
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
 8000c60:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 8000c62:	68fa      	ldr	r2, [r7, #12]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4413      	add	r3, r2
 8000c68:	1e5a      	subs	r2, r3, #1
 8000c6a:	78fb      	ldrb	r3, [r7, #3]
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	68b9      	ldr	r1, [r7, #8]
 8000c72:	68f8      	ldr	r0, [r7, #12]
 8000c74:	f7ff ff48 	bl	8000b08 <GFX_WriteLine>
}
 8000c78:	bf00      	nop
 8000c7a:	3710      	adds	r7, #16
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <GFX_DrawRectangle>:
	    }
}
#endif
#if USING_RECTANGLE == 1
void GFX_DrawRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	4611      	mov	r1, r2
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	460b      	mov	r3, r1
 8000c90:	80fb      	strh	r3, [r7, #6]
 8000c92:	4613      	mov	r3, r2
 8000c94:	80bb      	strh	r3, [r7, #4]

    GFX_DrawFastHLine(x, y, w, color);
 8000c96:	88fa      	ldrh	r2, [r7, #6]
 8000c98:	7e3b      	ldrb	r3, [r7, #24]
 8000c9a:	68b9      	ldr	r1, [r7, #8]
 8000c9c:	68f8      	ldr	r0, [r7, #12]
 8000c9e:	f7ff ffd9 	bl	8000c54 <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x, y+h-1, w, color);
 8000ca2:	88ba      	ldrh	r2, [r7, #4]
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	1e59      	subs	r1, r3, #1
 8000caa:	88fa      	ldrh	r2, [r7, #6]
 8000cac:	7e3b      	ldrb	r3, [r7, #24]
 8000cae:	68f8      	ldr	r0, [r7, #12]
 8000cb0:	f7ff ffd0 	bl	8000c54 <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x, y, h, color);
 8000cb4:	88ba      	ldrh	r2, [r7, #4]
 8000cb6:	7e3b      	ldrb	r3, [r7, #24]
 8000cb8:	68b9      	ldr	r1, [r7, #8]
 8000cba:	68f8      	ldr	r0, [r7, #12]
 8000cbc:	f7ff ffb3 	bl	8000c26 <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y, h, color);
 8000cc0:	88fa      	ldrh	r2, [r7, #6]
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	1e58      	subs	r0, r3, #1
 8000cc8:	88ba      	ldrh	r2, [r7, #4]
 8000cca:	7e3b      	ldrb	r3, [r7, #24]
 8000ccc:	68b9      	ldr	r1, [r7, #8]
 8000cce:	f7ff ffaa 	bl	8000c26 <GFX_DrawFastVLine>

}
 8000cd2:	bf00      	nop
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <GFX_DrawFillRectangle>:
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b086      	sub	sp, #24
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	60f8      	str	r0, [r7, #12]
 8000ce2:	60b9      	str	r1, [r7, #8]
 8000ce4:	4611      	mov	r1, r2
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	460b      	mov	r3, r1
 8000cea:	80fb      	strh	r3, [r7, #6]
 8000cec:	4613      	mov	r3, r2
 8000cee:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	e009      	b.n	8000d0a <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 8000cf6:	88ba      	ldrh	r2, [r7, #4]
 8000cf8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000cfc:	68b9      	ldr	r1, [r7, #8]
 8000cfe:	6978      	ldr	r0, [r7, #20]
 8000d00:	f7ff ff91 	bl	8000c26 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	3301      	adds	r3, #1
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	88fa      	ldrh	r2, [r7, #6]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	4413      	add	r3, r2
 8000d10:	697a      	ldr	r2, [r7, #20]
 8000d12:	429a      	cmp	r2, r3
 8000d14:	dbef      	blt.n	8000cf6 <GFX_DrawFillRectangle+0x1c>
    }

}
 8000d16:	bf00      	nop
 8000d18:	bf00      	nop
 8000d1a:	3718      	adds	r7, #24
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <PomodoroInit>:
static void PomodoroStateAlarm(Pomodoro_t *Pomodoro, int32_t CurrentUnixTime);
static void PomodoroStateEdit(Pomodoro_t *Pomodoro, int32_t CurrentUnixTime);


void PomodoroInit(Pomodoro_t *Pomodoro)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	Pomodoro->CfgWorkTime	= 25;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2219      	movs	r2, #25
 8000d2c:	801a      	strh	r2, [r3, #0]
	Pomodoro->CfgRelaxTime 	= 5;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2205      	movs	r2, #5
 8000d32:	805a      	strh	r2, [r3, #2]
	Pomodoro->EventParam 	= 1;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2201      	movs	r2, #1
 8000d38:	711a      	strb	r2, [r3, #4]

	Pomodoro->CurrentState	= POMO_STATE_IDLE;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	715a      	strb	r2, [r3, #5]
	Pomodoro->CurrentPhase 	= POMO_PHASE_WORK;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2200      	movs	r2, #0
 8000d44:	719a      	strb	r2, [r3, #6]
	Pomodoro->EditTarget 	= POMO_EDIT_WORK;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2200      	movs	r2, #0
 8000d4a:	71da      	strb	r2, [r3, #7]

	Pomodoro->TargetTimeStamp	= 0;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	60da      	str	r2, [r3, #12]
	Pomodoro->SavedTimeLeft   	= Pomodoro->CfgWorkTime * 60; // Na start poka peny czas
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	881b      	ldrh	r3, [r3, #0]
 8000d56:	461a      	mov	r2, r3
 8000d58:	4613      	mov	r3, r2
 8000d5a:	011b      	lsls	r3, r3, #4
 8000d5c:	1a9b      	subs	r3, r3, r2
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	461a      	mov	r2, r3
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	615a      	str	r2, [r3, #20]
	Pomodoro->TimeToDisplay   	= Pomodoro->SavedTimeLeft;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	695a      	ldr	r2, [r3, #20]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	611a      	str	r2, [r3, #16]
	Pomodoro->Event 			= POMO_EVENT_NONE;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2200      	movs	r2, #0
 8000d72:	721a      	strb	r2, [r3, #8]

	Pomodoro->NeedsRedraw		= 1;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2201      	movs	r2, #1
 8000d78:	761a      	strb	r2, [r3, #24]
	Pomodoro->TriggerAlarm 		= 0;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	765a      	strb	r2, [r3, #25]
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <UpdateDisplayTime>:

static void UpdateDisplayTime(Pomodoro_t *Pomodoro, int32_t CurrentUnixTime)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
    if (Pomodoro->CurrentState == POMO_STATE_RUNNING)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	795b      	ldrb	r3, [r3, #5]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d10d      	bne.n	8000dba <UpdateDisplayTime+0x2e>
    {
        int32_t Remaining = Pomodoro->TargetTimeStamp - CurrentUnixTime;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68da      	ldr	r2, [r3, #12]
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	60fb      	str	r3, [r7, #12]
        if (Remaining < 0) Remaining = 0;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	da01      	bge.n	8000db2 <UpdateDisplayTime+0x26>
 8000dae:	2300      	movs	r3, #0
 8000db0:	60fb      	str	r3, [r7, #12]
        Pomodoro->TimeToDisplay = Remaining;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	611a      	str	r2, [r3, #16]
    else
    {
        // W IDLE i PAUSED wywietlamy to co zapamitane/skonfigurowane
        Pomodoro->TimeToDisplay = Pomodoro->SavedTimeLeft;
    }
}
 8000db8:	e003      	b.n	8000dc2 <UpdateDisplayTime+0x36>
        Pomodoro->TimeToDisplay = Pomodoro->SavedTimeLeft;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	695a      	ldr	r2, [r3, #20]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	611a      	str	r2, [r3, #16]
}
 8000dc2:	bf00      	nop
 8000dc4:	3714      	adds	r7, #20
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr

08000dce <PomodoroStateIdle>:

//Do Idle
static void PomodoroStateIdle(Pomodoro_t *Pomodoro, int32_t CurrentUnixTime)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	b085      	sub	sp, #20
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	6039      	str	r1, [r7, #0]
	//Check if there was input
	if(Pomodoro->Event == POMO_EVENT_ACTION)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	7a1b      	ldrb	r3, [r3, #8]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d126      	bne.n	8000e2e <PomodoroStateIdle+0x60>
	{
		//START
		Pomodoro->CurrentState = POMO_STATE_RUNNING;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2201      	movs	r2, #1
 8000de4:	715a      	strb	r2, [r3, #5]
		//calculate time
		int32_t Duration = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
		if(Pomodoro->CurrentPhase == POMO_PHASE_WORK)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	799b      	ldrb	r3, [r3, #6]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d108      	bne.n	8000e04 <PomodoroStateIdle+0x36>
		{
			Duration = Pomodoro->CfgWorkTime * 60;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	881b      	ldrh	r3, [r3, #0]
 8000df6:	461a      	mov	r2, r3
 8000df8:	4613      	mov	r3, r2
 8000dfa:	011b      	lsls	r3, r3, #4
 8000dfc:	1a9b      	subs	r3, r3, r2
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	e00b      	b.n	8000e1c <PomodoroStateIdle+0x4e>
		}
		else if(Pomodoro->CurrentPhase == POMO_PHASE_RELAX)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	799b      	ldrb	r3, [r3, #6]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d107      	bne.n	8000e1c <PomodoroStateIdle+0x4e>
		{
			Duration = Pomodoro->CfgRelaxTime * 60;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	885b      	ldrh	r3, [r3, #2]
 8000e10:	461a      	mov	r2, r3
 8000e12:	4613      	mov	r3, r2
 8000e14:	011b      	lsls	r3, r3, #4
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	60fb      	str	r3, [r7, #12]

		}
		Pomodoro->TargetTimeStamp = CurrentUnixTime + Duration;
 8000e1c:	683a      	ldr	r2, [r7, #0]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	441a      	add	r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	60da      	str	r2, [r3, #12]
		Pomodoro->NeedsRedraw = 1;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2201      	movs	r2, #1
 8000e2a:	761a      	strb	r2, [r3, #24]
		//go to edit mode
		Pomodoro->CurrentState = POMO_STATE_EDIT;
		Pomodoro->EditTarget = POMO_EDIT_WORK;
		Pomodoro->NeedsRedraw = 1;
	}
}
 8000e2c:	e00c      	b.n	8000e48 <PomodoroStateIdle+0x7a>
	else if(Pomodoro->Event == POMO_EVENT_ACTION_2)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	7a1b      	ldrb	r3, [r3, #8]
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d108      	bne.n	8000e48 <PomodoroStateIdle+0x7a>
		Pomodoro->CurrentState = POMO_STATE_EDIT;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2204      	movs	r2, #4
 8000e3a:	715a      	strb	r2, [r3, #5]
		Pomodoro->EditTarget = POMO_EDIT_WORK;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2200      	movs	r2, #0
 8000e40:	71da      	strb	r2, [r3, #7]
		Pomodoro->NeedsRedraw = 1;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2201      	movs	r2, #1
 8000e46:	761a      	strb	r2, [r3, #24]
}
 8000e48:	bf00      	nop
 8000e4a:	3714      	adds	r7, #20
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <PomodoroStateRunning>:

static void PomodoroStateRunning(Pomodoro_t *Pomodoro, int32_t CurrentUnixTime)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
	if(Pomodoro->Event == POMO_EVENT_ACTION)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	7a1b      	ldrb	r3, [r3, #8]
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d10b      	bne.n	8000e7e <PomodoroStateRunning+0x2a>
	{
		//PAUSE
		Pomodoro->CurrentState = POMO_STATE_PAUSED;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2202      	movs	r2, #2
 8000e6a:	715a      	strb	r2, [r3, #5]
		//Remember time left
		Pomodoro->SavedTimeLeft = Pomodoro->TargetTimeStamp - CurrentUnixTime;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	68da      	ldr	r2, [r3, #12]
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	1ad2      	subs	r2, r2, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	615a      	str	r2, [r3, #20]
		Pomodoro->NeedsRedraw = 1;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	761a      	strb	r2, [r3, #24]
	}
	if(CurrentUnixTime >= Pomodoro->TargetTimeStamp)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	68db      	ldr	r3, [r3, #12]
 8000e82:	683a      	ldr	r2, [r7, #0]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	db08      	blt.n	8000e9a <PomodoroStateRunning+0x46>
	{
		Pomodoro->CurrentState = POMO_STATE_ALARM;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	715a      	strb	r2, [r3, #5]
		Pomodoro->NeedsRedraw = 1;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2201      	movs	r2, #1
 8000e92:	761a      	strb	r2, [r3, #24]
		Pomodoro->TriggerAlarm = 1;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2201      	movs	r2, #1
 8000e98:	765a      	strb	r2, [r3, #25]
	}
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <PomodoroStatePause>:

static void PomodoroStatePause(Pomodoro_t *Pomodoro, int32_t CurrentUnixTime)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	b083      	sub	sp, #12
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	6039      	str	r1, [r7, #0]
	if(Pomodoro->Event == POMO_EVENT_ACTION)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	7a1b      	ldrb	r3, [r3, #8]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d10b      	bne.n	8000ed0 <PomodoroStatePause+0x2a>
	{
		//RESUME
		Pomodoro->CurrentState = POMO_STATE_RUNNING;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	715a      	strb	r2, [r3, #5]
		Pomodoro->TargetTimeStamp = CurrentUnixTime + Pomodoro->SavedTimeLeft;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	695a      	ldr	r2, [r3, #20]
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	441a      	add	r2, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	60da      	str	r2, [r3, #12]
		Pomodoro->NeedsRedraw = 1;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2201      	movs	r2, #1
 8000ece:	761a      	strb	r2, [r3, #24]
	}
	if (Pomodoro->Event == POMO_EVENT_ACTION_2)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	7a1b      	ldrb	r3, [r3, #8]
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d108      	bne.n	8000eea <PomodoroStatePause+0x44>
	{
		//go to edit mode
		Pomodoro->CurrentState = POMO_STATE_EDIT;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2204      	movs	r2, #4
 8000edc:	715a      	strb	r2, [r3, #5]
		Pomodoro->EditTarget = POMO_EDIT_WORK;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	71da      	strb	r2, [r3, #7]
		Pomodoro->NeedsRedraw = 1;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	761a      	strb	r2, [r3, #24]
	}
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <PomodoroStateAlarm>:
static void PomodoroStateAlarm(Pomodoro_t *Pomodoro, int32_t CurrentUnixTime)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
 8000efe:	6039      	str	r1, [r7, #0]
	if(Pomodoro->Event == POMO_EVENT_ACTION)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	7a1b      	ldrb	r3, [r3, #8]
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d12b      	bne.n	8000f60 <PomodoroStateAlarm+0x6a>
	{
		Pomodoro->CurrentState = POMO_STATE_IDLE;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	715a      	strb	r2, [r3, #5]
		Pomodoro->TriggerAlarm = 0;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2200      	movs	r2, #0
 8000f12:	765a      	strb	r2, [r3, #25]

		if(Pomodoro->CurrentPhase == POMO_PHASE_WORK)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	799b      	ldrb	r3, [r3, #6]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d10d      	bne.n	8000f38 <PomodoroStateAlarm+0x42>
		{
			Pomodoro->CurrentPhase = POMO_PHASE_RELAX;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2201      	movs	r2, #1
 8000f20:	719a      	strb	r2, [r3, #6]
			Pomodoro->SavedTimeLeft = Pomodoro->CfgRelaxTime * 60;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	885b      	ldrh	r3, [r3, #2]
 8000f26:	461a      	mov	r2, r3
 8000f28:	4613      	mov	r3, r2
 8000f2a:	011b      	lsls	r3, r3, #4
 8000f2c:	1a9b      	subs	r3, r3, r2
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	461a      	mov	r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	615a      	str	r2, [r3, #20]
 8000f36:	e010      	b.n	8000f5a <PomodoroStateAlarm+0x64>
			//Pomodoro->TargetTimeStamp = CurrentUnixTime + Pomodoro->CfgRelaxTime;
		}
		else if(Pomodoro->CurrentPhase == POMO_PHASE_RELAX)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	799b      	ldrb	r3, [r3, #6]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d10c      	bne.n	8000f5a <PomodoroStateAlarm+0x64>
		{
			Pomodoro->CurrentPhase = POMO_PHASE_WORK;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2200      	movs	r2, #0
 8000f44:	719a      	strb	r2, [r3, #6]
			Pomodoro->SavedTimeLeft = Pomodoro->CfgRelaxTime * 60;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	885b      	ldrh	r3, [r3, #2]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	011b      	lsls	r3, r3, #4
 8000f50:	1a9b      	subs	r3, r3, r2
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	461a      	mov	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	615a      	str	r2, [r3, #20]
			//Pomodoro->TargetTimeStamp = CurrentUnixTime + Pomodoro->CfgWorkTime;
		}
		Pomodoro->NeedsRedraw = 1;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	761a      	strb	r2, [r3, #24]
	}
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <PomodoroStateEdit>:
static void PomodoroStateEdit(Pomodoro_t *Pomodoro, int32_t CurrentUnixTime)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
	if(Pomodoro->Event == POMO_EVENT_ACTION)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	7a1b      	ldrb	r3, [r3, #8]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d10d      	bne.n	8000f9a <PomodoroStateEdit+0x2e>
	{
		//change edited column
		if(Pomodoro->EditTarget == POMO_EDIT_WORK)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	79db      	ldrb	r3, [r3, #7]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d103      	bne.n	8000f8e <PomodoroStateEdit+0x22>
		{
			Pomodoro->EditTarget = POMO_EDIT_RELAX;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2201      	movs	r2, #1
 8000f8a:	71da      	strb	r2, [r3, #7]
 8000f8c:	e002      	b.n	8000f94 <PomodoroStateEdit+0x28>
		}
		else
		{
			Pomodoro->EditTarget = POMO_EDIT_WORK;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2200      	movs	r2, #0
 8000f92:	71da      	strb	r2, [r3, #7]
		}
		Pomodoro->NeedsRedraw = 1;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2201      	movs	r2, #1
 8000f98:	761a      	strb	r2, [r3, #24]
	}
	//go to idle
	if(Pomodoro->Event == POMO_EVENT_ACTION_2)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	7a1b      	ldrb	r3, [r3, #8]
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d11e      	bne.n	8000fe0 <PomodoroStateEdit+0x74>
	{
		Pomodoro->CurrentState = POMO_STATE_IDLE;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	715a      	strb	r2, [r3, #5]

		if(Pomodoro->CurrentPhase == POMO_PHASE_WORK)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	799b      	ldrb	r3, [r3, #6]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d10a      	bne.n	8000fc6 <PomodoroStateEdit+0x5a>
			Pomodoro->SavedTimeLeft = Pomodoro->CfgWorkTime * 60;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	011b      	lsls	r3, r3, #4
 8000fba:	1a9b      	subs	r3, r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	615a      	str	r2, [r3, #20]
 8000fc4:	e009      	b.n	8000fda <PomodoroStateEdit+0x6e>
		else
			Pomodoro->SavedTimeLeft = Pomodoro->CfgRelaxTime * 60;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	885b      	ldrh	r3, [r3, #2]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	4613      	mov	r3, r2
 8000fce:	011b      	lsls	r3, r3, #4
 8000fd0:	1a9b      	subs	r3, r3, r2
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	615a      	str	r2, [r3, #20]

		Pomodoro->NeedsRedraw = 1;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2201      	movs	r2, #1
 8000fde:	761a      	strb	r2, [r3, #24]
	}
	if(Pomodoro->Event == POMO_EVENT_INC)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7a1b      	ldrb	r3, [r3, #8]
 8000fe4:	2b03      	cmp	r3, #3
 8000fe6:	d11c      	bne.n	8001022 <PomodoroStateEdit+0xb6>
	{
		//increase value
		if(Pomodoro->EditTarget == POMO_EDIT_WORK)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	79db      	ldrb	r3, [r3, #7]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d108      	bne.n	8001002 <PomodoroStateEdit+0x96>
		{
			ModifyConfigValue(&Pomodoro->CfgWorkTime, Pomodoro->EventParam);
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4610      	mov	r0, r2
 8000ffc:	f000 f836 	bl	800106c <ModifyConfigValue>
 8001000:	e00c      	b.n	800101c <PomodoroStateEdit+0xb0>
		}
		else if(Pomodoro->EditTarget == POMO_EDIT_RELAX)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	79db      	ldrb	r3, [r3, #7]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d108      	bne.n	800101c <PomodoroStateEdit+0xb0>
		{
			ModifyConfigValue(&Pomodoro->CfgRelaxTime, Pomodoro->EventParam);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	1c9a      	adds	r2, r3, #2
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001014:	4619      	mov	r1, r3
 8001016:	4610      	mov	r0, r2
 8001018:	f000 f828 	bl	800106c <ModifyConfigValue>
		}
		Pomodoro->NeedsRedraw = 1;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2201      	movs	r2, #1
 8001020:	761a      	strb	r2, [r3, #24]
	}
	if(Pomodoro->Event == POMO_EVENT_DEC)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	7a1b      	ldrb	r3, [r3, #8]
 8001026:	2b04      	cmp	r3, #4
 8001028:	d11c      	bne.n	8001064 <PomodoroStateEdit+0xf8>
	{
		//decline value (Pomodoro->EventParam can be < 0)
		if(Pomodoro->EditTarget == POMO_EDIT_WORK)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	79db      	ldrb	r3, [r3, #7]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d108      	bne.n	8001044 <PomodoroStateEdit+0xd8>
		{
			ModifyConfigValue(&Pomodoro->CfgWorkTime, Pomodoro->EventParam);
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800103a:	4619      	mov	r1, r3
 800103c:	4610      	mov	r0, r2
 800103e:	f000 f815 	bl	800106c <ModifyConfigValue>
 8001042:	e00c      	b.n	800105e <PomodoroStateEdit+0xf2>
		}
		else if(Pomodoro->EditTarget == POMO_EDIT_RELAX)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	79db      	ldrb	r3, [r3, #7]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d108      	bne.n	800105e <PomodoroStateEdit+0xf2>
		{
			ModifyConfigValue(&Pomodoro->CfgRelaxTime, Pomodoro->EventParam);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	1c9a      	adds	r2, r3, #2
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001056:	4619      	mov	r1, r3
 8001058:	4610      	mov	r0, r2
 800105a:	f000 f807 	bl	800106c <ModifyConfigValue>
		}
		Pomodoro->NeedsRedraw = 1;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2201      	movs	r2, #1
 8001062:	761a      	strb	r2, [r3, #24]
	}
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <ModifyConfigValue>:

void ModifyConfigValue(uint16_t *ValueToModify, int8_t ValueThatModifies)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	460b      	mov	r3, r1
 8001076:	70fb      	strb	r3, [r7, #3]
	int32_t Tmp = *ValueToModify + ValueThatModifies;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	881b      	ldrh	r3, [r3, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001082:	4413      	add	r3, r2
 8001084:	60fb      	str	r3, [r7, #12]

	if(Tmp < MIN_EVENT_TIME) Tmp = MIN_EVENT_TIME;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	2b00      	cmp	r3, #0
 800108a:	dc02      	bgt.n	8001092 <ModifyConfigValue+0x26>
 800108c:	2301      	movs	r3, #1
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	e004      	b.n	800109c <ModifyConfigValue+0x30>
	else if(Tmp > MAX_EVENT_TIME) Tmp = MAX_EVENT_TIME;
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2b63      	cmp	r3, #99	@ 0x63
 8001096:	dd01      	ble.n	800109c <ModifyConfigValue+0x30>
 8001098:	2363      	movs	r3, #99	@ 0x63
 800109a:	60fb      	str	r3, [r7, #12]

	*ValueToModify = (uint16_t)Tmp;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	b29a      	uxth	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	801a      	strh	r2, [r3, #0]
}
 80010a4:	bf00      	nop
 80010a6:	3714      	adds	r7, #20
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <PomodoroTask>:


void PomodoroTask(Pomodoro_t *Pomodoro, int32_t CurrentTime)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
	switch (Pomodoro->CurrentState)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	795b      	ldrb	r3, [r3, #5]
 80010be:	2b04      	cmp	r3, #4
 80010c0:	d825      	bhi.n	800110e <PomodoroTask+0x5e>
 80010c2:	a201      	add	r2, pc, #4	@ (adr r2, 80010c8 <PomodoroTask+0x18>)
 80010c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c8:	080010dd 	.word	0x080010dd
 80010cc:	080010e7 	.word	0x080010e7
 80010d0:	080010f1 	.word	0x080010f1
 80010d4:	080010fb 	.word	0x080010fb
 80010d8:	08001105 	.word	0x08001105
	{
	case POMO_STATE_IDLE:
		//do idle
		PomodoroStateIdle(Pomodoro, CurrentTime);
 80010dc:	6839      	ldr	r1, [r7, #0]
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff fe75 	bl	8000dce <PomodoroStateIdle>
		break;
 80010e4:	e013      	b.n	800110e <PomodoroTask+0x5e>
	case POMO_STATE_RUNNING:
		//do running
		PomodoroStateRunning(Pomodoro, CurrentTime);
 80010e6:	6839      	ldr	r1, [r7, #0]
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff feb3 	bl	8000e54 <PomodoroStateRunning>
		break;
 80010ee:	e00e      	b.n	800110e <PomodoroTask+0x5e>
	case POMO_STATE_PAUSED:
		//do pause
		PomodoroStatePause(Pomodoro, CurrentTime);
 80010f0:	6839      	ldr	r1, [r7, #0]
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff fed7 	bl	8000ea6 <PomodoroStatePause>
		break;
 80010f8:	e009      	b.n	800110e <PomodoroTask+0x5e>
	case POMO_STATE_ALARM:
		//do alarm
		PomodoroStateAlarm(Pomodoro, CurrentTime);
 80010fa:	6839      	ldr	r1, [r7, #0]
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff fefa 	bl	8000ef6 <PomodoroStateAlarm>
		break;
 8001102:	e004      	b.n	800110e <PomodoroTask+0x5e>
	case POMO_STATE_EDIT:
		//do edit
		PomodoroStateEdit(Pomodoro, CurrentTime);
 8001104:	6839      	ldr	r1, [r7, #0]
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f7ff ff30 	bl	8000f6c <PomodoroStateEdit>
		break;
 800110c:	bf00      	nop
	}
	Pomodoro->Event = POMO_EVENT_NONE;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2200      	movs	r2, #0
 8001112:	721a      	strb	r2, [r3, #8]

	//update time to display
	int32_t lastTime = Pomodoro->TimeToDisplay;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	691b      	ldr	r3, [r3, #16]
 8001118:	60fb      	str	r3, [r7, #12]
	UpdateDisplayTime(Pomodoro, CurrentTime);
 800111a:	6839      	ldr	r1, [r7, #0]
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff fe35 	bl	8000d8c <UpdateDisplayTime>

	if (lastTime != Pomodoro->TimeToDisplay)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	429a      	cmp	r2, r3
 800112a:	d002      	beq.n	8001132 <PomodoroTask+0x82>
	{
		Pomodoro->NeedsRedraw = 1;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2201      	movs	r2, #1
 8001130:	761a      	strb	r2, [r3, #24]
	}
}
 8001132:	bf00      	nop
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop

0800113c <SSD1306_Command>:
I2C_HandleTypeDef *SSD1306_i2c;

static uint8_t Buffer[SSD1306_BUFFER_SIZE];

void SSD1306_Command(uint8_t Command)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af04      	add	r7, sp, #16
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(SSD1306_i2c, (SSD1306_ADRESS << 1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 8001146:	4b09      	ldr	r3, [pc, #36]	@ (800116c <SSD1306_Command+0x30>)
 8001148:	6818      	ldr	r0, [r3, #0]
 800114a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800114e:	9302      	str	r3, [sp, #8]
 8001150:	2301      	movs	r3, #1
 8001152:	9301      	str	r3, [sp, #4]
 8001154:	1dfb      	adds	r3, r7, #7
 8001156:	9300      	str	r3, [sp, #0]
 8001158:	2301      	movs	r3, #1
 800115a:	2200      	movs	r2, #0
 800115c:	2178      	movs	r1, #120	@ 0x78
 800115e:	f001 fb95 	bl	800288c <HAL_I2C_Mem_Write>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200000f0 	.word	0x200000f0

08001170 <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af04      	add	r7, sp, #16
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	460b      	mov	r3, r1
 800117a:	807b      	strh	r3, [r7, #2]
	HAL_I2C_Mem_Write(SSD1306_i2c, (SSD1306_ADRESS << 1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
 800117c:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <SSD1306_Data+0x30>)
 800117e:	6818      	ldr	r0, [r3, #0]
 8001180:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001184:	9302      	str	r3, [sp, #8]
 8001186:	887b      	ldrh	r3, [r7, #2]
 8001188:	9301      	str	r3, [sp, #4]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	2301      	movs	r3, #1
 8001190:	2240      	movs	r2, #64	@ 0x40
 8001192:	2178      	movs	r1, #120	@ 0x78
 8001194:	f001 fb7a 	bl	800288c <HAL_I2C_Mem_Write>
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200000f0 	.word	0x200000f0

080011a4 <SSD1306_DrawPixel>:
//
//Draw pixel
//
void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	80fb      	strh	r3, [r7, #6]
 80011ae:	460b      	mov	r3, r1
 80011b0:	80bb      	strh	r3, [r7, #4]
 80011b2:	4613      	mov	r3, r2
 80011b4:	70fb      	strb	r3, [r7, #3]
	if ((x < 0) || (x > SSD1306_LCDWIDTH) || (y < 0) || (y > SSD1306_LCDHEIGHT))
 80011b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	db79      	blt.n	80012b2 <SSD1306_DrawPixel+0x10e>
 80011be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011c2:	2b80      	cmp	r3, #128	@ 0x80
 80011c4:	dc75      	bgt.n	80012b2 <SSD1306_DrawPixel+0x10e>
 80011c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	db71      	blt.n	80012b2 <SSD1306_DrawPixel+0x10e>
 80011ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011d2:	2b40      	cmp	r3, #64	@ 0x40
 80011d4:	dc6d      	bgt.n	80012b2 <SSD1306_DrawPixel+0x10e>
	{
		return;
	}

	switch (Color)
 80011d6:	78fb      	ldrb	r3, [r7, #3]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d049      	beq.n	8001270 <SSD1306_DrawPixel+0xcc>
 80011dc:	2b02      	cmp	r3, #2
 80011de:	dc69      	bgt.n	80012b4 <SSD1306_DrawPixel+0x110>
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d022      	beq.n	800122a <SSD1306_DrawPixel+0x86>
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d165      	bne.n	80012b4 <SSD1306_DrawPixel+0x110>
	{
		case WHITE:
	      Buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 80011e8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011ec:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	da00      	bge.n	80011f6 <SSD1306_DrawPixel+0x52>
 80011f4:	3307      	adds	r3, #7
 80011f6:	10db      	asrs	r3, r3, #3
 80011f8:	b218      	sxth	r0, r3
 80011fa:	4603      	mov	r3, r0
 80011fc:	01db      	lsls	r3, r3, #7
 80011fe:	4413      	add	r3, r2
 8001200:	4a2f      	ldr	r2, [pc, #188]	@ (80012c0 <SSD1306_DrawPixel+0x11c>)
 8001202:	5cd3      	ldrb	r3, [r2, r3]
 8001204:	b25a      	sxtb	r2, r3
 8001206:	88bb      	ldrh	r3, [r7, #4]
 8001208:	f003 0307 	and.w	r3, r3, #7
 800120c:	2101      	movs	r1, #1
 800120e:	fa01 f303 	lsl.w	r3, r1, r3
 8001212:	b25b      	sxtb	r3, r3
 8001214:	4313      	orrs	r3, r2
 8001216:	b259      	sxtb	r1, r3
 8001218:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800121c:	4603      	mov	r3, r0
 800121e:	01db      	lsls	r3, r3, #7
 8001220:	4413      	add	r3, r2
 8001222:	b2c9      	uxtb	r1, r1
 8001224:	4a26      	ldr	r2, [pc, #152]	@ (80012c0 <SSD1306_DrawPixel+0x11c>)
 8001226:	54d1      	strb	r1, [r2, r3]
	      break;
 8001228:	e044      	b.n	80012b4 <SSD1306_DrawPixel+0x110>
	    case BLACK:
	      Buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 800122a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800122e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	da00      	bge.n	8001238 <SSD1306_DrawPixel+0x94>
 8001236:	3307      	adds	r3, #7
 8001238:	10db      	asrs	r3, r3, #3
 800123a:	b218      	sxth	r0, r3
 800123c:	4603      	mov	r3, r0
 800123e:	01db      	lsls	r3, r3, #7
 8001240:	4413      	add	r3, r2
 8001242:	4a1f      	ldr	r2, [pc, #124]	@ (80012c0 <SSD1306_DrawPixel+0x11c>)
 8001244:	5cd3      	ldrb	r3, [r2, r3]
 8001246:	b25a      	sxtb	r2, r3
 8001248:	88bb      	ldrh	r3, [r7, #4]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	2101      	movs	r1, #1
 8001250:	fa01 f303 	lsl.w	r3, r1, r3
 8001254:	b25b      	sxtb	r3, r3
 8001256:	43db      	mvns	r3, r3
 8001258:	b25b      	sxtb	r3, r3
 800125a:	4013      	ands	r3, r2
 800125c:	b259      	sxtb	r1, r3
 800125e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001262:	4603      	mov	r3, r0
 8001264:	01db      	lsls	r3, r3, #7
 8001266:	4413      	add	r3, r2
 8001268:	b2c9      	uxtb	r1, r1
 800126a:	4a15      	ldr	r2, [pc, #84]	@ (80012c0 <SSD1306_DrawPixel+0x11c>)
 800126c:	54d1      	strb	r1, [r2, r3]
	      break;
 800126e:	e021      	b.n	80012b4 <SSD1306_DrawPixel+0x110>
	    case INVERSE:
	      Buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 8001270:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001274:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001278:	2b00      	cmp	r3, #0
 800127a:	da00      	bge.n	800127e <SSD1306_DrawPixel+0xda>
 800127c:	3307      	adds	r3, #7
 800127e:	10db      	asrs	r3, r3, #3
 8001280:	b218      	sxth	r0, r3
 8001282:	4603      	mov	r3, r0
 8001284:	01db      	lsls	r3, r3, #7
 8001286:	4413      	add	r3, r2
 8001288:	4a0d      	ldr	r2, [pc, #52]	@ (80012c0 <SSD1306_DrawPixel+0x11c>)
 800128a:	5cd3      	ldrb	r3, [r2, r3]
 800128c:	b25a      	sxtb	r2, r3
 800128e:	88bb      	ldrh	r3, [r7, #4]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	2101      	movs	r1, #1
 8001296:	fa01 f303 	lsl.w	r3, r1, r3
 800129a:	b25b      	sxtb	r3, r3
 800129c:	4053      	eors	r3, r2
 800129e:	b259      	sxtb	r1, r3
 80012a0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80012a4:	4603      	mov	r3, r0
 80012a6:	01db      	lsls	r3, r3, #7
 80012a8:	4413      	add	r3, r2
 80012aa:	b2c9      	uxtb	r1, r1
 80012ac:	4a04      	ldr	r2, [pc, #16]	@ (80012c0 <SSD1306_DrawPixel+0x11c>)
 80012ae:	54d1      	strb	r1, [r2, r3]
	      break;
 80012b0:	e000      	b.n	80012b4 <SSD1306_DrawPixel+0x110>
		return;
 80012b2:	bf00      	nop
	}

}
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	200000f4 	.word	0x200000f4

080012c4 <SSD1306_Clear>:

//
//Clear
//
void SSD1306_Clear(uint8_t Color)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d008      	beq.n	80012e6 <SSD1306_Clear+0x22>
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d10d      	bne.n	80012f4 <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(Buffer, 0xFF, SSD1306_BUFFER_SIZE);
 80012d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012dc:	21ff      	movs	r1, #255	@ 0xff
 80012de:	4807      	ldr	r0, [pc, #28]	@ (80012fc <SSD1306_Clear+0x38>)
 80012e0:	f003 f87c 	bl	80043dc <memset>
		break;
 80012e4:	e006      	b.n	80012f4 <SSD1306_Clear+0x30>

	case BLACK:
		memset(Buffer, 0x00, SSD1306_BUFFER_SIZE);
 80012e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012ea:	2100      	movs	r1, #0
 80012ec:	4803      	ldr	r0, [pc, #12]	@ (80012fc <SSD1306_Clear+0x38>)
 80012ee:	f003 f875 	bl	80043dc <memset>
		break;
 80012f2:	bf00      	nop

	}
}
 80012f4:	bf00      	nop
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	200000f4 	.word	0x200000f4

08001300 <SSD1306_Display>:
//
//Display
//
void SSD1306_Display(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	SSD1306_Command(SSD1306_PAGEADDR);
 8001304:	2022      	movs	r0, #34	@ 0x22
 8001306:	f7ff ff19 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0);                   	// Page start address
 800130a:	2000      	movs	r0, #0
 800130c:	f7ff ff16 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0xFF);             		// Page end (not really, but works here)
 8001310:	20ff      	movs	r0, #255	@ 0xff
 8001312:	f7ff ff13 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_COLUMNADDR); 	// Column start address
 8001316:	2021      	movs	r0, #33	@ 0x21
 8001318:	f7ff ff10 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0);
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff ff0d 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDWIDTH - 1);	//Column stop address
 8001322:	207f      	movs	r0, #127	@ 0x7f
 8001324:	f7ff ff0a 	bl	800113c <SSD1306_Command>

	SSD1306_Command(0);           			// Column start
 8001328:	2000      	movs	r0, #0
 800132a:	f7ff ff07 	bl	800113c <SSD1306_Command>
	SSD1306_Command((SSD1306_LCDWIDTH - 1)); // Column end address
 800132e:	207f      	movs	r0, #127	@ 0x7f
 8001330:	f7ff ff04 	bl	800113c <SSD1306_Command>

	SSD1306_Data(Buffer, SSD1306_BUFFER_SIZE);
 8001334:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001338:	4802      	ldr	r0, [pc, #8]	@ (8001344 <SSD1306_Display+0x44>)
 800133a:	f7ff ff19 	bl	8001170 <SSD1306_Data>
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200000f4 	.word	0x200000f4

08001348 <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *i2c)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	SSD1306_i2c = i2c;
 8001350:	4a2a      	ldr	r2, [pc, #168]	@ (80013fc <SSD1306_Init+0xb4>)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6013      	str	r3, [r2, #0]
	SSD1306_Command(SSD1306_DISPLAYOFF);
 8001356:	20ae      	movs	r0, #174	@ 0xae
 8001358:	f7ff fef0 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 800135c:	20d5      	movs	r0, #213	@ 0xd5
 800135e:	f7ff feed 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0x80);
 8001362:	2080      	movs	r0, #128	@ 0x80
 8001364:	f7ff feea 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_SETMULTIPLEX);
 8001368:	20a8      	movs	r0, #168	@ 0xa8
 800136a:	f7ff fee7 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDHEIGHT -1);
 800136e:	203f      	movs	r0, #63	@ 0x3f
 8001370:	f7ff fee4 	bl	800113c <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 8001374:	20d3      	movs	r0, #211	@ 0xd3
 8001376:	f7ff fee1 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0x0);
 800137a:	2000      	movs	r0, #0
 800137c:	f7ff fede 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 8001380:	2040      	movs	r0, #64	@ 0x40
 8001382:	f7ff fedb 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_CHARGEPUMP);
 8001386:	208d      	movs	r0, #141	@ 0x8d
 8001388:	f7ff fed8 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0x14);							//internal power
 800138c:	2014      	movs	r0, #20
 800138e:	f7ff fed5 	bl	800113c <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE);
 8001392:	2020      	movs	r0, #32
 8001394:	f7ff fed2 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0x00);
 8001398:	2000      	movs	r0, #0
 800139a:	f7ff fecf 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 800139e:	20a1      	movs	r0, #161	@ 0xa1
 80013a0:	f7ff fecc 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 80013a4:	20c8      	movs	r0, #200	@ 0xc8
 80013a6:	f7ff fec9 	bl	800113c <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 80013aa:	20da      	movs	r0, #218	@ 0xda
 80013ac:	f7ff fec6 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0x12);
 80013b0:	2012      	movs	r0, #18
 80013b2:	f7ff fec3 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 80013b6:	2081      	movs	r0, #129	@ 0x81
 80013b8:	f7ff fec0 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0xFF);							//contrast value from 0 t0 255
 80013bc:	20ff      	movs	r0, #255	@ 0xff
 80013be:	f7ff febd 	bl	800113c <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 80013c2:	20d9      	movs	r0, #217	@ 0xd9
 80013c4:	f7ff feba 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0xF1);
 80013c8:	20f1      	movs	r0, #241	@ 0xf1
 80013ca:	f7ff feb7 	bl	800113c <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 80013ce:	20db      	movs	r0, #219	@ 0xdb
 80013d0:	f7ff feb4 	bl	800113c <SSD1306_Command>
	SSD1306_Command(0x40);
 80013d4:	2040      	movs	r0, #64	@ 0x40
 80013d6:	f7ff feb1 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 80013da:	20a4      	movs	r0, #164	@ 0xa4
 80013dc:	f7ff feae 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 80013e0:	20a6      	movs	r0, #166	@ 0xa6
 80013e2:	f7ff feab 	bl	800113c <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 80013e6:	202e      	movs	r0, #46	@ 0x2e
 80013e8:	f7ff fea8 	bl	800113c <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON); // Main screen turn on
 80013ec:	20af      	movs	r0, #175	@ 0xaf
 80013ee:	f7ff fea5 	bl	800113c <SSD1306_Command>

}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200000f0 	.word	0x200000f0

08001400 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08a      	sub	sp, #40	@ 0x28
 8001404:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
 8001414:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	4b33      	ldr	r3, [pc, #204]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	4a32      	ldr	r2, [pc, #200]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 8001420:	f043 0304 	orr.w	r3, r3, #4
 8001424:	6313      	str	r3, [r2, #48]	@ 0x30
 8001426:	4b30      	ldr	r3, [pc, #192]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	f003 0304 	and.w	r3, r3, #4
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	4b2c      	ldr	r3, [pc, #176]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	4a2b      	ldr	r2, [pc, #172]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 800143c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001440:	6313      	str	r3, [r2, #48]	@ 0x30
 8001442:	4b29      	ldr	r3, [pc, #164]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	4b25      	ldr	r3, [pc, #148]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a24      	ldr	r2, [pc, #144]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b22      	ldr	r3, [pc, #136]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	4b1e      	ldr	r3, [pc, #120]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a1d      	ldr	r2, [pc, #116]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 8001474:	f043 0302 	orr.w	r3, r3, #2
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <MX_GPIO_Init+0xe8>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	2120      	movs	r1, #32
 800148a:	4818      	ldr	r0, [pc, #96]	@ (80014ec <MX_GPIO_Init+0xec>)
 800148c:	f001 f886 	bl	800259c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001490:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001496:	2300      	movs	r3, #0
 8001498:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	4812      	ldr	r0, [pc, #72]	@ (80014f0 <MX_GPIO_Init+0xf0>)
 80014a6:	f000 fedd 	bl	8002264 <HAL_GPIO_Init>

  /*Configure GPIO pins : ButtonMiddle_Pin ButtonTop_Pin ButtonBottom_Pin */
  GPIO_InitStruct.Pin = ButtonMiddle_Pin|ButtonTop_Pin|ButtonBottom_Pin;
 80014aa:	2313      	movs	r3, #19
 80014ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b2:	2301      	movs	r3, #1
 80014b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	480b      	ldr	r0, [pc, #44]	@ (80014ec <MX_GPIO_Init+0xec>)
 80014be:	f000 fed1 	bl	8002264 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014c2:	2320      	movs	r3, #32
 80014c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c6:	2301      	movs	r3, #1
 80014c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	4804      	ldr	r0, [pc, #16]	@ (80014ec <MX_GPIO_Init+0xec>)
 80014da:	f000 fec3 	bl	8002264 <HAL_GPIO_Init>

}
 80014de:	bf00      	nop
 80014e0:	3728      	adds	r7, #40	@ 0x28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020000 	.word	0x40020000
 80014f0:	40020800 	.word	0x40020800

080014f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014f8:	4b12      	ldr	r3, [pc, #72]	@ (8001544 <MX_I2C1_Init+0x50>)
 80014fa:	4a13      	ldr	r2, [pc, #76]	@ (8001548 <MX_I2C1_Init+0x54>)
 80014fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <MX_I2C1_Init+0x50>)
 8001500:	4a12      	ldr	r2, [pc, #72]	@ (800154c <MX_I2C1_Init+0x58>)
 8001502:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001504:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <MX_I2C1_Init+0x50>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800150a:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <MX_I2C1_Init+0x50>)
 800150c:	2200      	movs	r2, #0
 800150e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <MX_I2C1_Init+0x50>)
 8001512:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001516:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001518:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <MX_I2C1_Init+0x50>)
 800151a:	2200      	movs	r2, #0
 800151c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800151e:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <MX_I2C1_Init+0x50>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001524:	4b07      	ldr	r3, [pc, #28]	@ (8001544 <MX_I2C1_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <MX_I2C1_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001530:	4804      	ldr	r0, [pc, #16]	@ (8001544 <MX_I2C1_Init+0x50>)
 8001532:	f001 f867 	bl	8002604 <HAL_I2C_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800153c:	f000 fba6 	bl	8001c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}
 8001544:	200004f4 	.word	0x200004f4
 8001548:	40005400 	.word	0x40005400
 800154c:	000186a0 	.word	0x000186a0

08001550 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	@ 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a19      	ldr	r2, [pc, #100]	@ (80015d4 <HAL_I2C_MspInit+0x84>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d12c      	bne.n	80015cc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	4b18      	ldr	r3, [pc, #96]	@ (80015d8 <HAL_I2C_MspInit+0x88>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	4a17      	ldr	r2, [pc, #92]	@ (80015d8 <HAL_I2C_MspInit+0x88>)
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	6313      	str	r3, [r2, #48]	@ 0x30
 8001582:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <HAL_I2C_MspInit+0x88>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800158e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001594:	2312      	movs	r3, #18
 8001596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015a0:	2304      	movs	r3, #4
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	480c      	ldr	r0, [pc, #48]	@ (80015dc <HAL_I2C_MspInit+0x8c>)
 80015ac:	f000 fe5a 	bl	8002264 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	4b08      	ldr	r3, [pc, #32]	@ (80015d8 <HAL_I2C_MspInit+0x88>)
 80015b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b8:	4a07      	ldr	r2, [pc, #28]	@ (80015d8 <HAL_I2C_MspInit+0x88>)
 80015ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015be:	6413      	str	r3, [r2, #64]	@ 0x40
 80015c0:	4b05      	ldr	r3, [pc, #20]	@ (80015d8 <HAL_I2C_MspInit+0x88>)
 80015c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80015cc:	bf00      	nop
 80015ce:	3728      	adds	r7, #40	@ 0x28
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40005400 	.word	0x40005400
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40020400 	.word	0x40020400

080015e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015e6:	f000 fce5 	bl	8001fb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ea:	f000 f8b3 	bl	8001754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ee:	f7ff ff07 	bl	8001400 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80015f2:	f000 fc43 	bl	8001e7c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80015f6:	f7ff ff7d 	bl	80014f4 <MX_I2C1_Init>
  MX_RTC_Init();
 80015fa:	f000 fb4d 	bl	8001c98 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //Init middle button
  ButtonInit(&ButtonMiddle, ButtonMiddle_GPIO_Port, ButtonMiddle_Pin, TimerDebounce,TimerLongPress, TimerRepeat);
 80015fe:	4b40      	ldr	r3, [pc, #256]	@ (8001700 <main+0x120>)
 8001600:	6819      	ldr	r1, [r3, #0]
 8001602:	4b40      	ldr	r3, [pc, #256]	@ (8001704 <main+0x124>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a40      	ldr	r2, [pc, #256]	@ (8001708 <main+0x128>)
 8001608:	6812      	ldr	r2, [r2, #0]
 800160a:	9201      	str	r2, [sp, #4]
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	460b      	mov	r3, r1
 8001610:	2201      	movs	r2, #1
 8001612:	493e      	ldr	r1, [pc, #248]	@ (800170c <main+0x12c>)
 8001614:	483e      	ldr	r0, [pc, #248]	@ (8001710 <main+0x130>)
 8001616:	f7fe ffe1 	bl	80005dc <ButtonInit>
  ButtonRegisterPressCallback(&ButtonMiddle, ButtonMidPress);
 800161a:	493e      	ldr	r1, [pc, #248]	@ (8001714 <main+0x134>)
 800161c:	483c      	ldr	r0, [pc, #240]	@ (8001710 <main+0x130>)
 800161e:	f7fe fffd 	bl	800061c <ButtonRegisterPressCallback>
  ButtonRegisterLongPressCallback(&ButtonMiddle, ButtonMidLongPress);
 8001622:	493d      	ldr	r1, [pc, #244]	@ (8001718 <main+0x138>)
 8001624:	483a      	ldr	r0, [pc, #232]	@ (8001710 <main+0x130>)
 8001626:	f7ff f807 	bl	8000638 <ButtonRegisterLongPressCallback>
  ButtonRegisterRepeatCallback(&ButtonMiddle, ToggleLed);
 800162a:	493c      	ldr	r1, [pc, #240]	@ (800171c <main+0x13c>)
 800162c:	4838      	ldr	r0, [pc, #224]	@ (8001710 <main+0x130>)
 800162e:	f7ff f811 	bl	8000654 <ButtonRegisterRepeatCallback>
  ButtonRegisterGoToIdleCallback(&ButtonMiddle, TurnOffLed);
 8001632:	493b      	ldr	r1, [pc, #236]	@ (8001720 <main+0x140>)
 8001634:	4836      	ldr	r0, [pc, #216]	@ (8001710 <main+0x130>)
 8001636:	f7ff f81b 	bl	8000670 <ButtonRegisterGoToIdleCallback>

  //Init top button
  ButtonInit(&ButtonTop, ButtonTop_GPIO_Port, ButtonTop_Pin, TimerDebounce, TimerLongPress, TimerRepeat);
 800163a:	4b31      	ldr	r3, [pc, #196]	@ (8001700 <main+0x120>)
 800163c:	6819      	ldr	r1, [r3, #0]
 800163e:	4b31      	ldr	r3, [pc, #196]	@ (8001704 <main+0x124>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a31      	ldr	r2, [pc, #196]	@ (8001708 <main+0x128>)
 8001644:	6812      	ldr	r2, [r2, #0]
 8001646:	9201      	str	r2, [sp, #4]
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	460b      	mov	r3, r1
 800164c:	2202      	movs	r2, #2
 800164e:	492f      	ldr	r1, [pc, #188]	@ (800170c <main+0x12c>)
 8001650:	4834      	ldr	r0, [pc, #208]	@ (8001724 <main+0x144>)
 8001652:	f7fe ffc3 	bl	80005dc <ButtonInit>
  ButtonRegisterPressCallback(&ButtonTop, ButtonTopPress);
 8001656:	4934      	ldr	r1, [pc, #208]	@ (8001728 <main+0x148>)
 8001658:	4832      	ldr	r0, [pc, #200]	@ (8001724 <main+0x144>)
 800165a:	f7fe ffdf 	bl	800061c <ButtonRegisterPressCallback>
  ButtonRegisterLongPressCallback(&ButtonTop, ButtonTopLongPress);
 800165e:	4933      	ldr	r1, [pc, #204]	@ (800172c <main+0x14c>)
 8001660:	4830      	ldr	r0, [pc, #192]	@ (8001724 <main+0x144>)
 8001662:	f7fe ffe9 	bl	8000638 <ButtonRegisterLongPressCallback>
  ButtonRegisterRepeatCallback(&ButtonTop, ButtonTopRepeat);
 8001666:	4932      	ldr	r1, [pc, #200]	@ (8001730 <main+0x150>)
 8001668:	482e      	ldr	r0, [pc, #184]	@ (8001724 <main+0x144>)
 800166a:	f7fe fff3 	bl	8000654 <ButtonRegisterRepeatCallback>
  ButtonRegisterGoToIdleCallback(&ButtonTop, TurnOffLed);
 800166e:	492c      	ldr	r1, [pc, #176]	@ (8001720 <main+0x140>)
 8001670:	482c      	ldr	r0, [pc, #176]	@ (8001724 <main+0x144>)
 8001672:	f7fe fffd 	bl	8000670 <ButtonRegisterGoToIdleCallback>

  //Init Bottom Button
  ButtonInit(&ButtonBottom, ButtonBottom_GPIO_Port, ButtonBottom_Pin, TimerDebounce, TimerLongPress, TimerRepeat);
 8001676:	4b22      	ldr	r3, [pc, #136]	@ (8001700 <main+0x120>)
 8001678:	6819      	ldr	r1, [r3, #0]
 800167a:	4b22      	ldr	r3, [pc, #136]	@ (8001704 <main+0x124>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a22      	ldr	r2, [pc, #136]	@ (8001708 <main+0x128>)
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	9201      	str	r2, [sp, #4]
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	460b      	mov	r3, r1
 8001688:	2210      	movs	r2, #16
 800168a:	4920      	ldr	r1, [pc, #128]	@ (800170c <main+0x12c>)
 800168c:	4829      	ldr	r0, [pc, #164]	@ (8001734 <main+0x154>)
 800168e:	f7fe ffa5 	bl	80005dc <ButtonInit>
  ButtonRegisterPressCallback(&ButtonBottom, ButtonBottomPress);
 8001692:	4929      	ldr	r1, [pc, #164]	@ (8001738 <main+0x158>)
 8001694:	4827      	ldr	r0, [pc, #156]	@ (8001734 <main+0x154>)
 8001696:	f7fe ffc1 	bl	800061c <ButtonRegisterPressCallback>
  ButtonRegisterLongPressCallback(&ButtonBottom, ButtonBottomLongPress);
 800169a:	4928      	ldr	r1, [pc, #160]	@ (800173c <main+0x15c>)
 800169c:	4825      	ldr	r0, [pc, #148]	@ (8001734 <main+0x154>)
 800169e:	f7fe ffcb 	bl	8000638 <ButtonRegisterLongPressCallback>
  ButtonRegisterRepeatCallback(&ButtonBottom, ButtonBottomRepeat);
 80016a2:	4927      	ldr	r1, [pc, #156]	@ (8001740 <main+0x160>)
 80016a4:	4823      	ldr	r0, [pc, #140]	@ (8001734 <main+0x154>)
 80016a6:	f7fe ffd5 	bl	8000654 <ButtonRegisterRepeatCallback>
  ButtonRegisterGoToIdleCallback(&ButtonBottom, TurnOffLed);
 80016aa:	491d      	ldr	r1, [pc, #116]	@ (8001720 <main+0x140>)
 80016ac:	4821      	ldr	r0, [pc, #132]	@ (8001734 <main+0x154>)
 80016ae:	f7fe ffdf 	bl	8000670 <ButtonRegisterGoToIdleCallback>

  //Pomodoro FSM init
  PomodoroInit(&Pomodoro);
 80016b2:	4824      	ldr	r0, [pc, #144]	@ (8001744 <main+0x164>)
 80016b4:	f7ff fb34 	bl	8000d20 <PomodoroInit>

  GFX_SetFont(font_8x5);
 80016b8:	4823      	ldr	r0, [pc, #140]	@ (8001748 <main+0x168>)
 80016ba:	f7ff f8ff 	bl	80008bc <GFX_SetFont>
  SSD1306_Init(&hi2c1);
 80016be:	4823      	ldr	r0, [pc, #140]	@ (800174c <main+0x16c>)
 80016c0:	f7ff fe42 	bl	8001348 <SSD1306_Init>
  UpdateDisplay();
 80016c4:	f000 f8b2 	bl	800182c <UpdateDisplay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 // HAL_GPIO_WritePin( , GPIO_Pin, PinState), GPIO_Pin, PinState);
	 ButtonTask (&ButtonMiddle);
 80016c8:	4811      	ldr	r0, [pc, #68]	@ (8001710 <main+0x130>)
 80016ca:	f7ff f8c9 	bl	8000860 <ButtonTask>
	 ButtonTask (&ButtonTop);
 80016ce:	4815      	ldr	r0, [pc, #84]	@ (8001724 <main+0x144>)
 80016d0:	f7ff f8c6 	bl	8000860 <ButtonTask>
	 ButtonTask (&ButtonBottom);
 80016d4:	4817      	ldr	r0, [pc, #92]	@ (8001734 <main+0x154>)
 80016d6:	f7ff f8c3 	bl	8000860 <ButtonTask>

	 //get current time
	 int32_t Now = GetCurrentUnixTime(&hrtc);
 80016da:	481d      	ldr	r0, [pc, #116]	@ (8001750 <main+0x170>)
 80016dc:	f000 fa90 	bl	8001c00 <GetCurrentUnixTime>
 80016e0:	6078      	str	r0, [r7, #4]
	 //pomodoro logic
	 PomodoroTask(&Pomodoro, Now);
 80016e2:	6879      	ldr	r1, [r7, #4]
 80016e4:	4817      	ldr	r0, [pc, #92]	@ (8001744 <main+0x164>)
 80016e6:	f7ff fce3 	bl	80010b0 <PomodoroTask>
	 if(Pomodoro.NeedsRedraw == 1)
 80016ea:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <main+0x164>)
 80016ec:	7e1b      	ldrb	r3, [r3, #24]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d1ea      	bne.n	80016c8 <main+0xe8>
	 {
		 Pomodoro.NeedsRedraw = 0;
 80016f2:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <main+0x164>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	761a      	strb	r2, [r3, #24]
		 UpdateDisplay();
 80016f8:	f000 f898 	bl	800182c <UpdateDisplay>
  {
 80016fc:	e7e4      	b.n	80016c8 <main+0xe8>
 80016fe:	bf00      	nop
 8001700:	20000004 	.word	0x20000004
 8001704:	20000008 	.word	0x20000008
 8001708:	2000000c 	.word	0x2000000c
 800170c:	40020000 	.word	0x40020000
 8001710:	20000548 	.word	0x20000548
 8001714:	08001ae5 	.word	0x08001ae5
 8001718:	08001afd 	.word	0x08001afd
 800171c:	08001bbd 	.word	0x08001bbd
 8001720:	08001be9 	.word	0x08001be9
 8001724:	20000574 	.word	0x20000574
 8001728:	08001b15 	.word	0x08001b15
 800172c:	08001b31 	.word	0x08001b31
 8001730:	08001b4d 	.word	0x08001b4d
 8001734:	200005a0 	.word	0x200005a0
 8001738:	08001b69 	.word	0x08001b69
 800173c:	08001b85 	.word	0x08001b85
 8001740:	08001ba1 	.word	0x08001ba1
 8001744:	200005cc 	.word	0x200005cc
 8001748:	080062fc 	.word	0x080062fc
 800174c:	200004f4 	.word	0x200004f4
 8001750:	200005e8 	.word	0x200005e8

08001754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b094      	sub	sp, #80	@ 0x50
 8001758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800175a:	f107 0320 	add.w	r3, r7, #32
 800175e:	2230      	movs	r2, #48	@ 0x30
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f002 fe3a 	bl	80043dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001768:	f107 030c 	add.w	r3, r7, #12
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001778:	2300      	movs	r3, #0
 800177a:	60bb      	str	r3, [r7, #8]
 800177c:	4b29      	ldr	r3, [pc, #164]	@ (8001824 <SystemClock_Config+0xd0>)
 800177e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001780:	4a28      	ldr	r2, [pc, #160]	@ (8001824 <SystemClock_Config+0xd0>)
 8001782:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001786:	6413      	str	r3, [r2, #64]	@ 0x40
 8001788:	4b26      	ldr	r3, [pc, #152]	@ (8001824 <SystemClock_Config+0xd0>)
 800178a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001790:	60bb      	str	r3, [r7, #8]
 8001792:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001794:	2300      	movs	r3, #0
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	4b23      	ldr	r3, [pc, #140]	@ (8001828 <SystemClock_Config+0xd4>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a22      	ldr	r2, [pc, #136]	@ (8001828 <SystemClock_Config+0xd4>)
 800179e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	4b20      	ldr	r3, [pc, #128]	@ (8001828 <SystemClock_Config+0xd4>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017ac:	607b      	str	r3, [r7, #4]
 80017ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80017b0:	2306      	movs	r3, #6
 80017b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80017b4:	2301      	movs	r3, #1
 80017b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017b8:	2301      	movs	r3, #1
 80017ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017bc:	2310      	movs	r3, #16
 80017be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017c0:	2302      	movs	r3, #2
 80017c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017c4:	2300      	movs	r3, #0
 80017c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80017c8:	2310      	movs	r3, #16
 80017ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017cc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80017d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017d2:	2304      	movs	r3, #4
 80017d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017d6:	2304      	movs	r3, #4
 80017d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017da:	f107 0320 	add.w	r3, r7, #32
 80017de:	4618      	mov	r0, r3
 80017e0:	f001 fbbe 	bl	8002f60 <HAL_RCC_OscConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80017ea:	f000 fa4f 	bl	8001c8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ee:	230f      	movs	r3, #15
 80017f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f2:	2302      	movs	r3, #2
 80017f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001800:	2300      	movs	r3, #0
 8001802:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001804:	f107 030c 	add.w	r3, r7, #12
 8001808:	2102      	movs	r1, #2
 800180a:	4618      	mov	r0, r3
 800180c:	f001 fe20 	bl	8003450 <HAL_RCC_ClockConfig>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001816:	f000 fa39 	bl	8001c8c <Error_Handler>
  }
}
 800181a:	bf00      	nop
 800181c:	3750      	adds	r7, #80	@ 0x50
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40023800 	.word	0x40023800
 8001828:	40007000 	.word	0x40007000

0800182c <UpdateDisplay>:

/* USER CODE BEGIN 4 */
void UpdateDisplay()
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af02      	add	r7, sp, #8
	switch(Pomodoro.CurrentState)
 8001832:	4b76      	ldr	r3, [pc, #472]	@ (8001a0c <UpdateDisplay+0x1e0>)
 8001834:	795b      	ldrb	r3, [r3, #5]
 8001836:	2b04      	cmp	r3, #4
 8001838:	f200 80e5 	bhi.w	8001a06 <UpdateDisplay+0x1da>
 800183c:	a201      	add	r2, pc, #4	@ (adr r2, 8001844 <UpdateDisplay+0x18>)
 800183e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001842:	bf00      	nop
 8001844:	08001859 	.word	0x08001859
 8001848:	080018ad 	.word	0x080018ad
 800184c:	0800190b 	.word	0x0800190b
 8001850:	0800195d 	.word	0x0800195d
 8001854:	080019a3 	.word	0x080019a3
	{
	case POMO_STATE_IDLE:		//draw idle
			SSD1306_Clear(BLACK);
 8001858:	2000      	movs	r0, #0
 800185a:	f7ff fd33 	bl	80012c4 <SSD1306_Clear>
			GFX_DrawRectangle(0, 0, 128, 63, PIXEL_WHITE);
 800185e:	2301      	movs	r3, #1
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	233f      	movs	r3, #63	@ 0x3f
 8001864:	2280      	movs	r2, #128	@ 0x80
 8001866:	2100      	movs	r1, #0
 8001868:	2000      	movs	r0, #0
 800186a:	f7ff fa09 	bl	8000c80 <GFX_DrawRectangle>

			GFX_DrawString(10, 5, "IDLE", PIXEL_WHITE, 0);
 800186e:	2300      	movs	r3, #0
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	2301      	movs	r3, #1
 8001874:	4a66      	ldr	r2, [pc, #408]	@ (8001a10 <UpdateDisplay+0x1e4>)
 8001876:	2105      	movs	r1, #5
 8001878:	200a      	movs	r0, #10
 800187a:	f7ff f8e9 	bl	8000a50 <GFX_DrawString>
			DrawMenuItem(17, "WORK", Pomodoro.CfgWorkTime, 0);
 800187e:	4b63      	ldr	r3, [pc, #396]	@ (8001a0c <UpdateDisplay+0x1e0>)
 8001880:	881a      	ldrh	r2, [r3, #0]
 8001882:	2300      	movs	r3, #0
 8001884:	4963      	ldr	r1, [pc, #396]	@ (8001a14 <UpdateDisplay+0x1e8>)
 8001886:	2011      	movs	r0, #17
 8001888:	f000 f8e0 	bl	8001a4c <DrawMenuItem>
			DrawMenuItem(29, "RELAX", Pomodoro.CfgRelaxTime, 0);
 800188c:	4b5f      	ldr	r3, [pc, #380]	@ (8001a0c <UpdateDisplay+0x1e0>)
 800188e:	885a      	ldrh	r2, [r3, #2]
 8001890:	2300      	movs	r3, #0
 8001892:	4961      	ldr	r1, [pc, #388]	@ (8001a18 <UpdateDisplay+0x1ec>)
 8001894:	201d      	movs	r0, #29
 8001896:	f000 f8d9 	bl	8001a4c <DrawMenuItem>
			DrawMenuItem(41, "START / IDLE", 0, 0);
 800189a:	2300      	movs	r3, #0
 800189c:	2200      	movs	r2, #0
 800189e:	495f      	ldr	r1, [pc, #380]	@ (8001a1c <UpdateDisplay+0x1f0>)
 80018a0:	2029      	movs	r0, #41	@ 0x29
 80018a2:	f000 f8d3 	bl	8001a4c <DrawMenuItem>

			SSD1306_Display();
 80018a6:	f7ff fd2b 	bl	8001300 <SSD1306_Display>
		break;
 80018aa:	e0ac      	b.n	8001a06 <UpdateDisplay+0x1da>
	case POMO_STATE_RUNNING:	//draw running
			SSD1306_Clear(BLACK);
 80018ac:	2000      	movs	r0, #0
 80018ae:	f7ff fd09 	bl	80012c4 <SSD1306_Clear>
			GFX_DrawRectangle(0, 0, 128, 63, PIXEL_WHITE);
 80018b2:	2301      	movs	r3, #1
 80018b4:	9300      	str	r3, [sp, #0]
 80018b6:	233f      	movs	r3, #63	@ 0x3f
 80018b8:	2280      	movs	r2, #128	@ 0x80
 80018ba:	2100      	movs	r1, #0
 80018bc:	2000      	movs	r0, #0
 80018be:	f7ff f9df 	bl	8000c80 <GFX_DrawRectangle>
			GFX_DrawString(10, 5, "RUNNING", PIXEL_WHITE, 0);
 80018c2:	2300      	movs	r3, #0
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	2301      	movs	r3, #1
 80018c8:	4a55      	ldr	r2, [pc, #340]	@ (8001a20 <UpdateDisplay+0x1f4>)
 80018ca:	2105      	movs	r1, #5
 80018cc:	200a      	movs	r0, #10
 80018ce:	f7ff f8bf 	bl	8000a50 <GFX_DrawString>

			if (Pomodoro.CurrentPhase == POMO_PHASE_WORK)
 80018d2:	4b4e      	ldr	r3, [pc, #312]	@ (8001a0c <UpdateDisplay+0x1e0>)
 80018d4:	799b      	ldrb	r3, [r3, #6]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d108      	bne.n	80018ec <UpdateDisplay+0xc0>
			{
				DrawMenuItem(17, "WORK REMAINED", Pomodoro.TimeToDisplay, 0);
 80018da:	4b4c      	ldr	r3, [pc, #304]	@ (8001a0c <UpdateDisplay+0x1e0>)
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	b29a      	uxth	r2, r3
 80018e0:	2300      	movs	r3, #0
 80018e2:	4950      	ldr	r1, [pc, #320]	@ (8001a24 <UpdateDisplay+0x1f8>)
 80018e4:	2011      	movs	r0, #17
 80018e6:	f000 f8b1 	bl	8001a4c <DrawMenuItem>
 80018ea:	e00b      	b.n	8001904 <UpdateDisplay+0xd8>
			}
			else if(Pomodoro.CurrentPhase == POMO_PHASE_RELAX)
 80018ec:	4b47      	ldr	r3, [pc, #284]	@ (8001a0c <UpdateDisplay+0x1e0>)
 80018ee:	799b      	ldrb	r3, [r3, #6]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d107      	bne.n	8001904 <UpdateDisplay+0xd8>
			{
				DrawMenuItem(17, "RELAX REMAINED", Pomodoro.TimeToDisplay, 0);
 80018f4:	4b45      	ldr	r3, [pc, #276]	@ (8001a0c <UpdateDisplay+0x1e0>)
 80018f6:	691b      	ldr	r3, [r3, #16]
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	2300      	movs	r3, #0
 80018fc:	494a      	ldr	r1, [pc, #296]	@ (8001a28 <UpdateDisplay+0x1fc>)
 80018fe:	2011      	movs	r0, #17
 8001900:	f000 f8a4 	bl	8001a4c <DrawMenuItem>
			}

			SSD1306_Display();
 8001904:	f7ff fcfc 	bl	8001300 <SSD1306_Display>
		break;
 8001908:	e07d      	b.n	8001a06 <UpdateDisplay+0x1da>
	case POMO_STATE_PAUSED:		//draw paused
			SSD1306_Clear(BLACK);
 800190a:	2000      	movs	r0, #0
 800190c:	f7ff fcda 	bl	80012c4 <SSD1306_Clear>

			GFX_DrawString(10, 5, "PAUSED", PIXEL_WHITE, 0);
 8001910:	2300      	movs	r3, #0
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	2301      	movs	r3, #1
 8001916:	4a45      	ldr	r2, [pc, #276]	@ (8001a2c <UpdateDisplay+0x200>)
 8001918:	2105      	movs	r1, #5
 800191a:	200a      	movs	r0, #10
 800191c:	f7ff f898 	bl	8000a50 <GFX_DrawString>

			if (Pomodoro.CurrentPhase == POMO_PHASE_WORK)
 8001920:	4b3a      	ldr	r3, [pc, #232]	@ (8001a0c <UpdateDisplay+0x1e0>)
 8001922:	799b      	ldrb	r3, [r3, #6]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d108      	bne.n	800193a <UpdateDisplay+0x10e>
			{
				DrawMenuItem(17, "WORK REMAINED", Pomodoro.SavedTimeLeft, 0);
 8001928:	4b38      	ldr	r3, [pc, #224]	@ (8001a0c <UpdateDisplay+0x1e0>)
 800192a:	695b      	ldr	r3, [r3, #20]
 800192c:	b29a      	uxth	r2, r3
 800192e:	2300      	movs	r3, #0
 8001930:	493c      	ldr	r1, [pc, #240]	@ (8001a24 <UpdateDisplay+0x1f8>)
 8001932:	2011      	movs	r0, #17
 8001934:	f000 f88a 	bl	8001a4c <DrawMenuItem>
 8001938:	e007      	b.n	800194a <UpdateDisplay+0x11e>
			}
			else
			{
				DrawMenuItem(17, "RELAX REMAINED", Pomodoro.SavedTimeLeft, 0);
 800193a:	4b34      	ldr	r3, [pc, #208]	@ (8001a0c <UpdateDisplay+0x1e0>)
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	b29a      	uxth	r2, r3
 8001940:	2300      	movs	r3, #0
 8001942:	4939      	ldr	r1, [pc, #228]	@ (8001a28 <UpdateDisplay+0x1fc>)
 8001944:	2011      	movs	r0, #17
 8001946:	f000 f881 	bl	8001a4c <DrawMenuItem>
			}
			DrawMenuItem(37, "RESUME", 0, 0);
 800194a:	2300      	movs	r3, #0
 800194c:	2200      	movs	r2, #0
 800194e:	4938      	ldr	r1, [pc, #224]	@ (8001a30 <UpdateDisplay+0x204>)
 8001950:	2025      	movs	r0, #37	@ 0x25
 8001952:	f000 f87b 	bl	8001a4c <DrawMenuItem>

			SSD1306_Display();
 8001956:	f7ff fcd3 	bl	8001300 <SSD1306_Display>
		break;
 800195a:	e054      	b.n	8001a06 <UpdateDisplay+0x1da>
	case POMO_STATE_ALARM:		//draw alarm
			SSD1306_Clear(BLACK);
 800195c:	2000      	movs	r0, #0
 800195e:	f7ff fcb1 	bl	80012c4 <SSD1306_Clear>

			GFX_DrawString(10, 5, "ALARM", PIXEL_WHITE, 0);
 8001962:	2300      	movs	r3, #0
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	2301      	movs	r3, #1
 8001968:	4a32      	ldr	r2, [pc, #200]	@ (8001a34 <UpdateDisplay+0x208>)
 800196a:	2105      	movs	r1, #5
 800196c:	200a      	movs	r0, #10
 800196e:	f7ff f86f 	bl	8000a50 <GFX_DrawString>

			if  (Pomodoro.CurrentPhase == POMO_PHASE_RELAX)
 8001972:	4b26      	ldr	r3, [pc, #152]	@ (8001a0c <UpdateDisplay+0x1e0>)
 8001974:	799b      	ldrb	r3, [r3, #6]
 8001976:	2b01      	cmp	r3, #1
 8001978:	d108      	bne.n	800198c <UpdateDisplay+0x160>
			{
				GFX_DrawString(5, 17, "Get ready to work!", PIXEL_WHITE, 0);
 800197a:	2300      	movs	r3, #0
 800197c:	9300      	str	r3, [sp, #0]
 800197e:	2301      	movs	r3, #1
 8001980:	4a2d      	ldr	r2, [pc, #180]	@ (8001a38 <UpdateDisplay+0x20c>)
 8001982:	2111      	movs	r1, #17
 8001984:	2005      	movs	r0, #5
 8001986:	f7ff f863 	bl	8000a50 <GFX_DrawString>
 800198a:	e007      	b.n	800199c <UpdateDisplay+0x170>
			}
			else
			{
				GFX_DrawString(5, 17, "Get ready to relax!", PIXEL_WHITE, 0);
 800198c:	2300      	movs	r3, #0
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	2301      	movs	r3, #1
 8001992:	4a2a      	ldr	r2, [pc, #168]	@ (8001a3c <UpdateDisplay+0x210>)
 8001994:	2111      	movs	r1, #17
 8001996:	2005      	movs	r0, #5
 8001998:	f7ff f85a 	bl	8000a50 <GFX_DrawString>
			}

			SSD1306_Display();
 800199c:	f7ff fcb0 	bl	8001300 <SSD1306_Display>
		break;
 80019a0:	e031      	b.n	8001a06 <UpdateDisplay+0x1da>
	case POMO_STATE_EDIT:		//draw edit
			if (Pomodoro.EditTarget == POMO_EDIT_WORK)
 80019a2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <UpdateDisplay+0x1e0>)
 80019a4:	79db      	ldrb	r3, [r3, #7]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d116      	bne.n	80019d8 <UpdateDisplay+0x1ac>
			{
				SSD1306_Clear(BLACK);
 80019aa:	2000      	movs	r0, #0
 80019ac:	f7ff fc8a 	bl	80012c4 <SSD1306_Clear>
				//GFX_DrawRectangle(0, 0, 128, 63, PIXEL_WHITE);;
				GFX_SetFont(font_8x5);
 80019b0:	4823      	ldr	r0, [pc, #140]	@ (8001a40 <UpdateDisplay+0x214>)
 80019b2:	f7fe ff83 	bl	80008bc <GFX_SetFont>
				DrawMenuItem(5, "WORK TIME:", Pomodoro.CfgWorkTime, 1);
 80019b6:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <UpdateDisplay+0x1e0>)
 80019b8:	881a      	ldrh	r2, [r3, #0]
 80019ba:	2301      	movs	r3, #1
 80019bc:	4921      	ldr	r1, [pc, #132]	@ (8001a44 <UpdateDisplay+0x218>)
 80019be:	2005      	movs	r0, #5
 80019c0:	f000 f844 	bl	8001a4c <DrawMenuItem>
				DrawMenuItem(17, "RELAX TIME:", Pomodoro.CfgRelaxTime, 0);
 80019c4:	4b11      	ldr	r3, [pc, #68]	@ (8001a0c <UpdateDisplay+0x1e0>)
 80019c6:	885a      	ldrh	r2, [r3, #2]
 80019c8:	2300      	movs	r3, #0
 80019ca:	491f      	ldr	r1, [pc, #124]	@ (8001a48 <UpdateDisplay+0x21c>)
 80019cc:	2011      	movs	r0, #17
 80019ce:	f000 f83d 	bl	8001a4c <DrawMenuItem>

				SSD1306_Display();
 80019d2:	f7ff fc95 	bl	8001300 <SSD1306_Display>
				DrawMenuItem(5, "WORK TIME:", Pomodoro.CfgWorkTime, 0);
				DrawMenuItem(17, "RELAX TIME:", Pomodoro.CfgRelaxTime, 1);

				SSD1306_Display();
			}
		break;
 80019d6:	e015      	b.n	8001a04 <UpdateDisplay+0x1d8>
				SSD1306_Clear(BLACK);
 80019d8:	2000      	movs	r0, #0
 80019da:	f7ff fc73 	bl	80012c4 <SSD1306_Clear>
				GFX_SetFont(font_8x5);
 80019de:	4818      	ldr	r0, [pc, #96]	@ (8001a40 <UpdateDisplay+0x214>)
 80019e0:	f7fe ff6c 	bl	80008bc <GFX_SetFont>
				DrawMenuItem(5, "WORK TIME:", Pomodoro.CfgWorkTime, 0);
 80019e4:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <UpdateDisplay+0x1e0>)
 80019e6:	881a      	ldrh	r2, [r3, #0]
 80019e8:	2300      	movs	r3, #0
 80019ea:	4916      	ldr	r1, [pc, #88]	@ (8001a44 <UpdateDisplay+0x218>)
 80019ec:	2005      	movs	r0, #5
 80019ee:	f000 f82d 	bl	8001a4c <DrawMenuItem>
				DrawMenuItem(17, "RELAX TIME:", Pomodoro.CfgRelaxTime, 1);
 80019f2:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <UpdateDisplay+0x1e0>)
 80019f4:	885a      	ldrh	r2, [r3, #2]
 80019f6:	2301      	movs	r3, #1
 80019f8:	4913      	ldr	r1, [pc, #76]	@ (8001a48 <UpdateDisplay+0x21c>)
 80019fa:	2011      	movs	r0, #17
 80019fc:	f000 f826 	bl	8001a4c <DrawMenuItem>
				SSD1306_Display();
 8001a00:	f7ff fc7e 	bl	8001300 <SSD1306_Display>
		break;
 8001a04:	bf00      	nop
	}
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200005cc 	.word	0x200005cc
 8001a10:	08006240 	.word	0x08006240
 8001a14:	08006248 	.word	0x08006248
 8001a18:	08006250 	.word	0x08006250
 8001a1c:	08006258 	.word	0x08006258
 8001a20:	08006268 	.word	0x08006268
 8001a24:	08006270 	.word	0x08006270
 8001a28:	08006280 	.word	0x08006280
 8001a2c:	08006290 	.word	0x08006290
 8001a30:	08006298 	.word	0x08006298
 8001a34:	080062a0 	.word	0x080062a0
 8001a38:	080062a8 	.word	0x080062a8
 8001a3c:	080062bc 	.word	0x080062bc
 8001a40:	080062fc 	.word	0x080062fc
 8001a44:	080062d0 	.word	0x080062d0
 8001a48:	080062dc 	.word	0x080062dc

08001a4c <DrawMenuItem>:
void DrawMenuItem(uint8_t y, char* Label, uint16_t Value, uint8_t IsSelected)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08e      	sub	sp, #56	@ 0x38
 8001a50:	af02      	add	r7, sp, #8
 8001a52:	6039      	str	r1, [r7, #0]
 8001a54:	4611      	mov	r1, r2
 8001a56:	461a      	mov	r2, r3
 8001a58:	4603      	mov	r3, r0
 8001a5a:	71fb      	strb	r3, [r7, #7]
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	80bb      	strh	r3, [r7, #4]
 8001a60:	4613      	mov	r3, r2
 8001a62:	71bb      	strb	r3, [r7, #6]
	char TempBuffer[32];
	uint8_t Length;
	uint8_t x = 10;
 8001a64:	230a      	movs	r3, #10
 8001a66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	Length = sprintf(TempBuffer, "%s: %d", Label, Value);
 8001a6a:	88bb      	ldrh	r3, [r7, #4]
 8001a6c:	f107 000c 	add.w	r0, r7, #12
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	491b      	ldr	r1, [pc, #108]	@ (8001ae0 <DrawMenuItem+0x94>)
 8001a74:	f002 fc8e 	bl	8004394 <siprintf>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	if(IsSelected)
 8001a7e:	79bb      	ldrb	r3, [r7, #6]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d01e      	beq.n	8001ac2 <DrawMenuItem+0x76>
	{
		GFX_DrawFillRectangle(x - 2 , y - 2, Length * 6 + 4, 8 + 4, PIXEL_WHITE);
 8001a84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a88:	1e98      	subs	r0, r3, #2
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	1e99      	subs	r1, r3, #2
 8001a8e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	461a      	mov	r2, r3
 8001a96:	0052      	lsls	r2, r2, #1
 8001a98:	4413      	add	r3, r2
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	3304      	adds	r3, #4
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	230c      	movs	r3, #12
 8001aa8:	f7ff f917 	bl	8000cda <GFX_DrawFillRectangle>
		GFX_DrawString(x, y, TempBuffer, PIXEL_BLACK, 1);	//black text
 8001aac:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 8001ab0:	79f9      	ldrb	r1, [r7, #7]
 8001ab2:	f107 020c 	add.w	r2, r7, #12
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	2300      	movs	r3, #0
 8001abc:	f7fe ffc8 	bl	8000a50 <GFX_DrawString>
	}
	else
	{
		GFX_DrawString(x, y, TempBuffer, PIXEL_WHITE, 0);	//white text
	}
}
 8001ac0:	e009      	b.n	8001ad6 <DrawMenuItem+0x8a>
		GFX_DrawString(x, y, TempBuffer, PIXEL_WHITE, 0);	//white text
 8001ac2:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 8001ac6:	79f9      	ldrb	r1, [r7, #7]
 8001ac8:	f107 020c 	add.w	r2, r7, #12
 8001acc:	2300      	movs	r3, #0
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	f7fe ffbd 	bl	8000a50 <GFX_DrawString>
}
 8001ad6:	bf00      	nop
 8001ad8:	3730      	adds	r7, #48	@ 0x30
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	080062e8 	.word	0x080062e8

08001ae4 <ButtonMidPress>:
{
	Seconds = Time.Seconds + Time.Minutes * 60 + Time.Hours * 3600;
}
*/
void ButtonMidPress()
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
	TurnOnLed();
 8001ae8:	f000 f872 	bl	8001bd0 <TurnOnLed>
	Pomodoro.Event = POMO_EVENT_ACTION;
 8001aec:	4b02      	ldr	r3, [pc, #8]	@ (8001af8 <ButtonMidPress+0x14>)
 8001aee:	2201      	movs	r2, #1
 8001af0:	721a      	strb	r2, [r3, #8]
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	200005cc 	.word	0x200005cc

08001afc <ButtonMidLongPress>:
void ButtonMidLongPress()
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
	TurnOffLed();
 8001b00:	f000 f872 	bl	8001be8 <TurnOffLed>
	Pomodoro.Event = POMO_EVENT_ACTION_2;
 8001b04:	4b02      	ldr	r3, [pc, #8]	@ (8001b10 <ButtonMidLongPress+0x14>)
 8001b06:	2202      	movs	r2, #2
 8001b08:	721a      	strb	r2, [r3, #8]
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200005cc 	.word	0x200005cc

08001b14 <ButtonTopPress>:
void ButtonTopPress()
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
	TurnOnLed();
 8001b18:	f000 f85a 	bl	8001bd0 <TurnOnLed>
	Pomodoro.Event = POMO_EVENT_INC;
 8001b1c:	4b03      	ldr	r3, [pc, #12]	@ (8001b2c <ButtonTopPress+0x18>)
 8001b1e:	2203      	movs	r2, #3
 8001b20:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = 1;
 8001b22:	4b02      	ldr	r3, [pc, #8]	@ (8001b2c <ButtonTopPress+0x18>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	711a      	strb	r2, [r3, #4]
}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200005cc 	.word	0x200005cc

08001b30 <ButtonTopLongPress>:
void ButtonTopLongPress()
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
	TurnOffLed();
 8001b34:	f000 f858 	bl	8001be8 <TurnOffLed>
	Pomodoro.Event = POMO_EVENT_INC;
 8001b38:	4b03      	ldr	r3, [pc, #12]	@ (8001b48 <ButtonTopLongPress+0x18>)
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = 4;
 8001b3e:	4b02      	ldr	r3, [pc, #8]	@ (8001b48 <ButtonTopLongPress+0x18>)
 8001b40:	2204      	movs	r2, #4
 8001b42:	711a      	strb	r2, [r3, #4]
}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200005cc 	.word	0x200005cc

08001b4c <ButtonTopRepeat>:
void ButtonTopRepeat()
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	ToggleLed();
 8001b50:	f000 f834 	bl	8001bbc <ToggleLed>
	Pomodoro.Event = POMO_EVENT_INC;
 8001b54:	4b03      	ldr	r3, [pc, #12]	@ (8001b64 <ButtonTopRepeat+0x18>)
 8001b56:	2203      	movs	r2, #3
 8001b58:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = 5;
 8001b5a:	4b02      	ldr	r3, [pc, #8]	@ (8001b64 <ButtonTopRepeat+0x18>)
 8001b5c:	2205      	movs	r2, #5
 8001b5e:	711a      	strb	r2, [r3, #4]
}
 8001b60:	bf00      	nop
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	200005cc 	.word	0x200005cc

08001b68 <ButtonBottomPress>:
void ButtonBottomPress()
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	TurnOnLed();
 8001b6c:	f000 f830 	bl	8001bd0 <TurnOnLed>
	Pomodoro.Event = POMO_EVENT_INC;
 8001b70:	4b03      	ldr	r3, [pc, #12]	@ (8001b80 <ButtonBottomPress+0x18>)
 8001b72:	2203      	movs	r2, #3
 8001b74:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = -1;
 8001b76:	4b02      	ldr	r3, [pc, #8]	@ (8001b80 <ButtonBottomPress+0x18>)
 8001b78:	22ff      	movs	r2, #255	@ 0xff
 8001b7a:	711a      	strb	r2, [r3, #4]
}
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	200005cc 	.word	0x200005cc

08001b84 <ButtonBottomLongPress>:
void ButtonBottomLongPress()
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
	TurnOffLed();
 8001b88:	f000 f82e 	bl	8001be8 <TurnOffLed>
	Pomodoro.Event = POMO_EVENT_INC;
 8001b8c:	4b03      	ldr	r3, [pc, #12]	@ (8001b9c <ButtonBottomLongPress+0x18>)
 8001b8e:	2203      	movs	r2, #3
 8001b90:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = -4;
 8001b92:	4b02      	ldr	r3, [pc, #8]	@ (8001b9c <ButtonBottomLongPress+0x18>)
 8001b94:	22fc      	movs	r2, #252	@ 0xfc
 8001b96:	711a      	strb	r2, [r3, #4]
}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	200005cc 	.word	0x200005cc

08001ba0 <ButtonBottomRepeat>:
void ButtonBottomRepeat()
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	ToggleLed();
 8001ba4:	f000 f80a 	bl	8001bbc <ToggleLed>
	Pomodoro.Event = POMO_EVENT_INC;
 8001ba8:	4b03      	ldr	r3, [pc, #12]	@ (8001bb8 <ButtonBottomRepeat+0x18>)
 8001baa:	2203      	movs	r2, #3
 8001bac:	721a      	strb	r2, [r3, #8]
	Pomodoro.EventParam = -5;
 8001bae:	4b02      	ldr	r3, [pc, #8]	@ (8001bb8 <ButtonBottomRepeat+0x18>)
 8001bb0:	22fb      	movs	r2, #251	@ 0xfb
 8001bb2:	711a      	strb	r2, [r3, #4]
}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	200005cc 	.word	0x200005cc

08001bbc <ToggleLed>:

void ToggleLed()
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001bc0:	2120      	movs	r1, #32
 8001bc2:	4802      	ldr	r0, [pc, #8]	@ (8001bcc <ToggleLed+0x10>)
 8001bc4:	f000 fd03 	bl	80025ce <HAL_GPIO_TogglePin>
}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40020000 	.word	0x40020000

08001bd0 <TurnOnLed>:
void TurnOnLed()
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	2120      	movs	r1, #32
 8001bd8:	4802      	ldr	r0, [pc, #8]	@ (8001be4 <TurnOnLed+0x14>)
 8001bda:	f000 fcdf 	bl	800259c <HAL_GPIO_WritePin>
}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40020000 	.word	0x40020000

08001be8 <TurnOffLed>:
void TurnOffLed()
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8001bec:	2200      	movs	r2, #0
 8001bee:	2120      	movs	r1, #32
 8001bf0:	4802      	ldr	r0, [pc, #8]	@ (8001bfc <TurnOffLed+0x14>)
 8001bf2:	f000 fcd3 	bl	800259c <HAL_GPIO_WritePin>
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40020000 	.word	0x40020000

08001c00 <GetCurrentUnixTime>:

//calculate unix time (seconds passed from 1900)
int32_t GetCurrentUnixTime(RTC_HandleTypeDef *hrtc)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b092      	sub	sp, #72	@ 0x48
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 8001c08:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 8001c18:	2300      	movs	r3, #0
 8001c1a:	633b      	str	r3, [r7, #48]	@ 0x30
    struct tm timeStruct = {0};
 8001c1c:	f107 030c 	add.w	r3, r7, #12
 8001c20:	2224      	movs	r2, #36	@ 0x24
 8001c22:	2100      	movs	r1, #0
 8001c24:	4618      	mov	r0, r3
 8001c26:	f002 fbd9 	bl	80043dc <memset>

    // WANE: W STM32 musisz odczyta najpierw CZAS, potem DAT!
    HAL_RTC_GetTime(hrtc, &sTime, RTC_FORMAT_BIN);
 8001c2a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001c2e:	2200      	movs	r2, #0
 8001c30:	4619      	mov	r1, r3
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f001 ff9d 	bl	8003b72 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(hrtc, &sDate, RTC_FORMAT_BIN);
 8001c38:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	4619      	mov	r1, r3
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f001 fff4 	bl	8003c2e <HAL_RTC_GetDate>

    timeStruct.tm_year = sDate.Year + 100; // od 1900 roku
 8001c46:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c4a:	3364      	adds	r3, #100	@ 0x64
 8001c4c:	623b      	str	r3, [r7, #32]
    timeStruct.tm_mon  = sDate.Month - 1;  // 0-11
 8001c4e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001c52:	3b01      	subs	r3, #1
 8001c54:	61fb      	str	r3, [r7, #28]
    timeStruct.tm_mday = sDate.Date;
 8001c56:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001c5a:	61bb      	str	r3, [r7, #24]
    timeStruct.tm_hour = sTime.Hours;
 8001c5c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001c60:	617b      	str	r3, [r7, #20]
    timeStruct.tm_min  = sTime.Minutes;
 8001c62:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001c66:	613b      	str	r3, [r7, #16]
    timeStruct.tm_sec  = sTime.Seconds;
 8001c68:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001c6c:	60fb      	str	r3, [r7, #12]
    timeStruct.tm_isdst = -1;
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c72:	62fb      	str	r3, [r7, #44]	@ 0x2c

    return (int32_t)mktime(&timeStruct);
 8001c74:	f107 030c 	add.w	r3, r7, #12
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f002 fc8b 	bl	8004594 <mktime>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	4613      	mov	r3, r2
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3748      	adds	r7, #72	@ 0x48
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c90:	b672      	cpsid	i
}
 8001c92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <Error_Handler+0x8>

08001c98 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001cdc <MX_RTC_Init+0x44>)
 8001c9e:	4a10      	ldr	r2, [pc, #64]	@ (8001ce0 <MX_RTC_Init+0x48>)
 8001ca0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <MX_RTC_Init+0x44>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <MX_RTC_Init+0x44>)
 8001caa:	227f      	movs	r2, #127	@ 0x7f
 8001cac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001cae:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <MX_RTC_Init+0x44>)
 8001cb0:	22ff      	movs	r2, #255	@ 0xff
 8001cb2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001cb4:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <MX_RTC_Init+0x44>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001cba:	4b08      	ldr	r3, [pc, #32]	@ (8001cdc <MX_RTC_Init+0x44>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001cc0:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <MX_RTC_Init+0x44>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001cc6:	4805      	ldr	r0, [pc, #20]	@ (8001cdc <MX_RTC_Init+0x44>)
 8001cc8:	f001 fed2 	bl	8003a70 <HAL_RTC_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001cd2:	f7ff ffdb 	bl	8001c8c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200005e8 	.word	0x200005e8
 8001ce0:	40002800 	.word	0x40002800

08001ce4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cec:	f107 0308 	add.w	r3, r7, #8
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
 8001cfc:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a0c      	ldr	r2, [pc, #48]	@ (8001d34 <HAL_RTC_MspInit+0x50>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d111      	bne.n	8001d2c <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001d0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d10:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d12:	f107 0308 	add.w	r3, r7, #8
 8001d16:	4618      	mov	r0, r3
 8001d18:	f001 fdba 	bl	8003890 <HAL_RCCEx_PeriphCLKConfig>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001d22:	f7ff ffb3 	bl	8001c8c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001d26:	4b04      	ldr	r3, [pc, #16]	@ (8001d38 <HAL_RTC_MspInit+0x54>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001d2c:	bf00      	nop
 8001d2e:	3720      	adds	r7, #32
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40002800 	.word	0x40002800
 8001d38:	42470e3c 	.word	0x42470e3c

08001d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d52:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5a:	607b      	str	r3, [r7, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	603b      	str	r3, [r7, #0]
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	4a08      	ldr	r2, [pc, #32]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6e:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d76:	603b      	str	r3, [r7, #0]
 8001d78:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d7a:	2007      	movs	r0, #7
 8001d7c:	f000 fa3e 	bl	80021fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d80:	bf00      	nop
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40023800 	.word	0x40023800

08001d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <NMI_Handler+0x4>

08001d94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <HardFault_Handler+0x4>

08001d9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <MemManage_Handler+0x4>

08001da4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001da8:	bf00      	nop
 8001daa:	e7fd      	b.n	8001da8 <BusFault_Handler+0x4>

08001dac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <UsageFault_Handler+0x4>

08001db4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001de2:	f000 f939 	bl	8002058 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
	...

08001dec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df4:	4a14      	ldr	r2, [pc, #80]	@ (8001e48 <_sbrk+0x5c>)
 8001df6:	4b15      	ldr	r3, [pc, #84]	@ (8001e4c <_sbrk+0x60>)
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e00:	4b13      	ldr	r3, [pc, #76]	@ (8001e50 <_sbrk+0x64>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d102      	bne.n	8001e0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e08:	4b11      	ldr	r3, [pc, #68]	@ (8001e50 <_sbrk+0x64>)
 8001e0a:	4a12      	ldr	r2, [pc, #72]	@ (8001e54 <_sbrk+0x68>)
 8001e0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e0e:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <_sbrk+0x64>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4413      	add	r3, r2
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d207      	bcs.n	8001e2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e1c:	f003 f85a 	bl	8004ed4 <__errno>
 8001e20:	4603      	mov	r3, r0
 8001e22:	220c      	movs	r2, #12
 8001e24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e26:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2a:	e009      	b.n	8001e40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e2c:	4b08      	ldr	r3, [pc, #32]	@ (8001e50 <_sbrk+0x64>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e32:	4b07      	ldr	r3, [pc, #28]	@ (8001e50 <_sbrk+0x64>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4413      	add	r3, r2
 8001e3a:	4a05      	ldr	r2, [pc, #20]	@ (8001e50 <_sbrk+0x64>)
 8001e3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3718      	adds	r7, #24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20020000 	.word	0x20020000
 8001e4c:	00000400 	.word	0x00000400
 8001e50:	2000060c 	.word	0x2000060c
 8001e54:	200007c8 	.word	0x200007c8

08001e58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e5c:	4b06      	ldr	r3, [pc, #24]	@ (8001e78 <SystemInit+0x20>)
 8001e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e62:	4a05      	ldr	r2, [pc, #20]	@ (8001e78 <SystemInit+0x20>)
 8001e64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e80:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <MX_USART2_UART_Init+0x4c>)
 8001e82:	4a12      	ldr	r2, [pc, #72]	@ (8001ecc <MX_USART2_UART_Init+0x50>)
 8001e84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e86:	4b10      	ldr	r3, [pc, #64]	@ (8001ec8 <MX_USART2_UART_Init+0x4c>)
 8001e88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec8 <MX_USART2_UART_Init+0x4c>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec8 <MX_USART2_UART_Init+0x4c>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec8 <MX_USART2_UART_Init+0x4c>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ea0:	4b09      	ldr	r3, [pc, #36]	@ (8001ec8 <MX_USART2_UART_Init+0x4c>)
 8001ea2:	220c      	movs	r2, #12
 8001ea4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ea6:	4b08      	ldr	r3, [pc, #32]	@ (8001ec8 <MX_USART2_UART_Init+0x4c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eac:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <MX_USART2_UART_Init+0x4c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eb2:	4805      	ldr	r0, [pc, #20]	@ (8001ec8 <MX_USART2_UART_Init+0x4c>)
 8001eb4:	f001 ffaa 	bl	8003e0c <HAL_UART_Init>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ebe:	f7ff fee5 	bl	8001c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20000610 	.word	0x20000610
 8001ecc:	40004400 	.word	0x40004400

08001ed0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	@ 0x28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a19      	ldr	r2, [pc, #100]	@ (8001f54 <HAL_UART_MspInit+0x84>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d12b      	bne.n	8001f4a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
 8001ef6:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <HAL_UART_MspInit+0x88>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	4a17      	ldr	r2, [pc, #92]	@ (8001f58 <HAL_UART_MspInit+0x88>)
 8001efc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f02:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <HAL_UART_MspInit+0x88>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0a:	613b      	str	r3, [r7, #16]
 8001f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	4b11      	ldr	r3, [pc, #68]	@ (8001f58 <HAL_UART_MspInit+0x88>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	4a10      	ldr	r2, [pc, #64]	@ (8001f58 <HAL_UART_MspInit+0x88>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f58 <HAL_UART_MspInit+0x88>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f2a:	230c      	movs	r3, #12
 8001f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f36:	2303      	movs	r3, #3
 8001f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f3a:	2307      	movs	r3, #7
 8001f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3e:	f107 0314 	add.w	r3, r7, #20
 8001f42:	4619      	mov	r1, r3
 8001f44:	4805      	ldr	r0, [pc, #20]	@ (8001f5c <HAL_UART_MspInit+0x8c>)
 8001f46:	f000 f98d 	bl	8002264 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f4a:	bf00      	nop
 8001f4c:	3728      	adds	r7, #40	@ 0x28
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40004400 	.word	0x40004400
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	40020000 	.word	0x40020000

08001f60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f98 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f64:	f7ff ff78 	bl	8001e58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f68:	480c      	ldr	r0, [pc, #48]	@ (8001f9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f6a:	490d      	ldr	r1, [pc, #52]	@ (8001fa0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f70:	e002      	b.n	8001f78 <LoopCopyDataInit>

08001f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f76:	3304      	adds	r3, #4

08001f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f7c:	d3f9      	bcc.n	8001f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f80:	4c0a      	ldr	r4, [pc, #40]	@ (8001fac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f84:	e001      	b.n	8001f8a <LoopFillZerobss>

08001f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f88:	3204      	adds	r2, #4

08001f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f8c:	d3fb      	bcc.n	8001f86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f8e:	f002 ffa7 	bl	8004ee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f92:	f7ff fb25 	bl	80015e0 <main>
  bx  lr    
 8001f96:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa0:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8001fa4:	08006764 	.word	0x08006764
  ldr r2, =_sbss
 8001fa8:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8001fac:	200007c8 	.word	0x200007c8

08001fb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb0:	e7fe      	b.n	8001fb0 <ADC_IRQHandler>
	...

08001fb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff4 <HAL_Init+0x40>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff4 <HAL_Init+0x40>)
 8001fbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff4 <HAL_Init+0x40>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff4 <HAL_Init+0x40>)
 8001fca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd0:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <HAL_Init+0x40>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a07      	ldr	r2, [pc, #28]	@ (8001ff4 <HAL_Init+0x40>)
 8001fd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fdc:	2003      	movs	r0, #3
 8001fde:	f000 f90d 	bl	80021fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	f000 f808 	bl	8001ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fe8:	f7ff fea8 	bl	8001d3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40023c00 	.word	0x40023c00

08001ff8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002000:	4b12      	ldr	r3, [pc, #72]	@ (800204c <HAL_InitTick+0x54>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <HAL_InitTick+0x58>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	4619      	mov	r1, r3
 800200a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800200e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002012:	fbb2 f3f3 	udiv	r3, r2, r3
 8002016:	4618      	mov	r0, r3
 8002018:	f000 f917 	bl	800224a <HAL_SYSTICK_Config>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e00e      	b.n	8002044 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2b0f      	cmp	r3, #15
 800202a:	d80a      	bhi.n	8002042 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800202c:	2200      	movs	r2, #0
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	f04f 30ff 	mov.w	r0, #4294967295
 8002034:	f000 f8ed 	bl	8002212 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002038:	4a06      	ldr	r2, [pc, #24]	@ (8002054 <HAL_InitTick+0x5c>)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
 8002040:	e000      	b.n	8002044 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
}
 8002044:	4618      	mov	r0, r3
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	20000014 	.word	0x20000014
 8002050:	2000001c 	.word	0x2000001c
 8002054:	20000018 	.word	0x20000018

08002058 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800205c:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <HAL_IncTick+0x20>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	461a      	mov	r2, r3
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <HAL_IncTick+0x24>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4413      	add	r3, r2
 8002068:	4a04      	ldr	r2, [pc, #16]	@ (800207c <HAL_IncTick+0x24>)
 800206a:	6013      	str	r3, [r2, #0]
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	2000001c 	.word	0x2000001c
 800207c:	20000658 	.word	0x20000658

08002080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  return uwTick;
 8002084:	4b03      	ldr	r3, [pc, #12]	@ (8002094 <HAL_GetTick+0x14>)
 8002086:	681b      	ldr	r3, [r3, #0]
}
 8002088:	4618      	mov	r0, r3
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	20000658 	.word	0x20000658

08002098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a8:	4b0c      	ldr	r3, [pc, #48]	@ (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020b4:	4013      	ands	r3, r2
 80020b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ca:	4a04      	ldr	r2, [pc, #16]	@ (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	60d3      	str	r3, [r2, #12]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e4:	4b04      	ldr	r3, [pc, #16]	@ (80020f8 <__NVIC_GetPriorityGrouping+0x18>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	0a1b      	lsrs	r3, r3, #8
 80020ea:	f003 0307 	and.w	r3, r3, #7
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	6039      	str	r1, [r7, #0]
 8002106:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210c:	2b00      	cmp	r3, #0
 800210e:	db0a      	blt.n	8002126 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	b2da      	uxtb	r2, r3
 8002114:	490c      	ldr	r1, [pc, #48]	@ (8002148 <__NVIC_SetPriority+0x4c>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	0112      	lsls	r2, r2, #4
 800211c:	b2d2      	uxtb	r2, r2
 800211e:	440b      	add	r3, r1
 8002120:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002124:	e00a      	b.n	800213c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	b2da      	uxtb	r2, r3
 800212a:	4908      	ldr	r1, [pc, #32]	@ (800214c <__NVIC_SetPriority+0x50>)
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	f003 030f 	and.w	r3, r3, #15
 8002132:	3b04      	subs	r3, #4
 8002134:	0112      	lsls	r2, r2, #4
 8002136:	b2d2      	uxtb	r2, r2
 8002138:	440b      	add	r3, r1
 800213a:	761a      	strb	r2, [r3, #24]
}
 800213c:	bf00      	nop
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr
 8002148:	e000e100 	.word	0xe000e100
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002150:	b480      	push	{r7}
 8002152:	b089      	sub	sp, #36	@ 0x24
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f003 0307 	and.w	r3, r3, #7
 8002162:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	f1c3 0307 	rsb	r3, r3, #7
 800216a:	2b04      	cmp	r3, #4
 800216c:	bf28      	it	cs
 800216e:	2304      	movcs	r3, #4
 8002170:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3304      	adds	r3, #4
 8002176:	2b06      	cmp	r3, #6
 8002178:	d902      	bls.n	8002180 <NVIC_EncodePriority+0x30>
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	3b03      	subs	r3, #3
 800217e:	e000      	b.n	8002182 <NVIC_EncodePriority+0x32>
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002184:	f04f 32ff 	mov.w	r2, #4294967295
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	43da      	mvns	r2, r3
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	401a      	ands	r2, r3
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002198:	f04f 31ff 	mov.w	r1, #4294967295
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	fa01 f303 	lsl.w	r3, r1, r3
 80021a2:	43d9      	mvns	r1, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a8:	4313      	orrs	r3, r2
         );
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3724      	adds	r7, #36	@ 0x24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021c8:	d301      	bcc.n	80021ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ca:	2301      	movs	r3, #1
 80021cc:	e00f      	b.n	80021ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ce:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <SysTick_Config+0x40>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021d6:	210f      	movs	r1, #15
 80021d8:	f04f 30ff 	mov.w	r0, #4294967295
 80021dc:	f7ff ff8e 	bl	80020fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021e0:	4b05      	ldr	r3, [pc, #20]	@ (80021f8 <SysTick_Config+0x40>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021e6:	4b04      	ldr	r3, [pc, #16]	@ (80021f8 <SysTick_Config+0x40>)
 80021e8:	2207      	movs	r2, #7
 80021ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	e000e010 	.word	0xe000e010

080021fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ff47 	bl	8002098 <__NVIC_SetPriorityGrouping>
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002212:	b580      	push	{r7, lr}
 8002214:	b086      	sub	sp, #24
 8002216:	af00      	add	r7, sp, #0
 8002218:	4603      	mov	r3, r0
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
 800221e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002224:	f7ff ff5c 	bl	80020e0 <__NVIC_GetPriorityGrouping>
 8002228:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	68b9      	ldr	r1, [r7, #8]
 800222e:	6978      	ldr	r0, [r7, #20]
 8002230:	f7ff ff8e 	bl	8002150 <NVIC_EncodePriority>
 8002234:	4602      	mov	r2, r0
 8002236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800223a:	4611      	mov	r1, r2
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff ff5d 	bl	80020fc <__NVIC_SetPriority>
}
 8002242:	bf00      	nop
 8002244:	3718      	adds	r7, #24
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff ffb0 	bl	80021b8 <SysTick_Config>
 8002258:	4603      	mov	r3, r0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002264:	b480      	push	{r7}
 8002266:	b089      	sub	sp, #36	@ 0x24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002272:	2300      	movs	r3, #0
 8002274:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002276:	2300      	movs	r3, #0
 8002278:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800227a:	2300      	movs	r3, #0
 800227c:	61fb      	str	r3, [r7, #28]
 800227e:	e159      	b.n	8002534 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002280:	2201      	movs	r2, #1
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	4013      	ands	r3, r2
 8002292:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	429a      	cmp	r2, r3
 800229a:	f040 8148 	bne.w	800252e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d005      	beq.n	80022b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d130      	bne.n	8002318 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	2203      	movs	r2, #3
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68da      	ldr	r2, [r3, #12]
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4313      	orrs	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022ec:	2201      	movs	r2, #1
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43db      	mvns	r3, r3
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4013      	ands	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	091b      	lsrs	r3, r3, #4
 8002302:	f003 0201 	and.w	r2, r3, #1
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4313      	orrs	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f003 0303 	and.w	r3, r3, #3
 8002320:	2b03      	cmp	r3, #3
 8002322:	d017      	beq.n	8002354 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	2203      	movs	r2, #3
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 0303 	and.w	r3, r3, #3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d123      	bne.n	80023a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	08da      	lsrs	r2, r3, #3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3208      	adds	r2, #8
 8002368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800236c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	220f      	movs	r2, #15
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4013      	ands	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	691a      	ldr	r2, [r3, #16]
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	f003 0307 	and.w	r3, r3, #7
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	08da      	lsrs	r2, r3, #3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	3208      	adds	r2, #8
 80023a2:	69b9      	ldr	r1, [r7, #24]
 80023a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	2203      	movs	r2, #3
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	43db      	mvns	r3, r3
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	4013      	ands	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f003 0203 	and.w	r2, r3, #3
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 80a2 	beq.w	800252e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	4b57      	ldr	r3, [pc, #348]	@ (800254c <HAL_GPIO_Init+0x2e8>)
 80023f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f2:	4a56      	ldr	r2, [pc, #344]	@ (800254c <HAL_GPIO_Init+0x2e8>)
 80023f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023fa:	4b54      	ldr	r3, [pc, #336]	@ (800254c <HAL_GPIO_Init+0x2e8>)
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002406:	4a52      	ldr	r2, [pc, #328]	@ (8002550 <HAL_GPIO_Init+0x2ec>)
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	089b      	lsrs	r3, r3, #2
 800240c:	3302      	adds	r3, #2
 800240e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002412:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	f003 0303 	and.w	r3, r3, #3
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	220f      	movs	r2, #15
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43db      	mvns	r3, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4013      	ands	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a49      	ldr	r2, [pc, #292]	@ (8002554 <HAL_GPIO_Init+0x2f0>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d019      	beq.n	8002466 <HAL_GPIO_Init+0x202>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a48      	ldr	r2, [pc, #288]	@ (8002558 <HAL_GPIO_Init+0x2f4>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d013      	beq.n	8002462 <HAL_GPIO_Init+0x1fe>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a47      	ldr	r2, [pc, #284]	@ (800255c <HAL_GPIO_Init+0x2f8>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d00d      	beq.n	800245e <HAL_GPIO_Init+0x1fa>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a46      	ldr	r2, [pc, #280]	@ (8002560 <HAL_GPIO_Init+0x2fc>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d007      	beq.n	800245a <HAL_GPIO_Init+0x1f6>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a45      	ldr	r2, [pc, #276]	@ (8002564 <HAL_GPIO_Init+0x300>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d101      	bne.n	8002456 <HAL_GPIO_Init+0x1f2>
 8002452:	2304      	movs	r3, #4
 8002454:	e008      	b.n	8002468 <HAL_GPIO_Init+0x204>
 8002456:	2307      	movs	r3, #7
 8002458:	e006      	b.n	8002468 <HAL_GPIO_Init+0x204>
 800245a:	2303      	movs	r3, #3
 800245c:	e004      	b.n	8002468 <HAL_GPIO_Init+0x204>
 800245e:	2302      	movs	r3, #2
 8002460:	e002      	b.n	8002468 <HAL_GPIO_Init+0x204>
 8002462:	2301      	movs	r3, #1
 8002464:	e000      	b.n	8002468 <HAL_GPIO_Init+0x204>
 8002466:	2300      	movs	r3, #0
 8002468:	69fa      	ldr	r2, [r7, #28]
 800246a:	f002 0203 	and.w	r2, r2, #3
 800246e:	0092      	lsls	r2, r2, #2
 8002470:	4093      	lsls	r3, r2
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4313      	orrs	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002478:	4935      	ldr	r1, [pc, #212]	@ (8002550 <HAL_GPIO_Init+0x2ec>)
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	3302      	adds	r3, #2
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002486:	4b38      	ldr	r3, [pc, #224]	@ (8002568 <HAL_GPIO_Init+0x304>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	43db      	mvns	r3, r3
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4013      	ands	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024aa:	4a2f      	ldr	r2, [pc, #188]	@ (8002568 <HAL_GPIO_Init+0x304>)
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002568 <HAL_GPIO_Init+0x304>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024d4:	4a24      	ldr	r2, [pc, #144]	@ (8002568 <HAL_GPIO_Init+0x304>)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024da:	4b23      	ldr	r3, [pc, #140]	@ (8002568 <HAL_GPIO_Init+0x304>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	43db      	mvns	r3, r3
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	4013      	ands	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024fe:	4a1a      	ldr	r2, [pc, #104]	@ (8002568 <HAL_GPIO_Init+0x304>)
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002504:	4b18      	ldr	r3, [pc, #96]	@ (8002568 <HAL_GPIO_Init+0x304>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	43db      	mvns	r3, r3
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	4013      	ands	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	4313      	orrs	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002528:	4a0f      	ldr	r2, [pc, #60]	@ (8002568 <HAL_GPIO_Init+0x304>)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3301      	adds	r3, #1
 8002532:	61fb      	str	r3, [r7, #28]
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	2b0f      	cmp	r3, #15
 8002538:	f67f aea2 	bls.w	8002280 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800253c:	bf00      	nop
 800253e:	bf00      	nop
 8002540:	3724      	adds	r7, #36	@ 0x24
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
 8002550:	40013800 	.word	0x40013800
 8002554:	40020000 	.word	0x40020000
 8002558:	40020400 	.word	0x40020400
 800255c:	40020800 	.word	0x40020800
 8002560:	40020c00 	.word	0x40020c00
 8002564:	40021000 	.word	0x40021000
 8002568:	40013c00 	.word	0x40013c00

0800256c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	691a      	ldr	r2, [r3, #16]
 800257c:	887b      	ldrh	r3, [r7, #2]
 800257e:	4013      	ands	r3, r2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d002      	beq.n	800258a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002584:	2301      	movs	r3, #1
 8002586:	73fb      	strb	r3, [r7, #15]
 8002588:	e001      	b.n	800258e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800258a:	2300      	movs	r3, #0
 800258c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800258e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	460b      	mov	r3, r1
 80025a6:	807b      	strh	r3, [r7, #2]
 80025a8:	4613      	mov	r3, r2
 80025aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025ac:	787b      	ldrb	r3, [r7, #1]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025b2:	887a      	ldrh	r2, [r7, #2]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025b8:	e003      	b.n	80025c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025ba:	887b      	ldrh	r3, [r7, #2]
 80025bc:	041a      	lsls	r2, r3, #16
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	619a      	str	r2, [r3, #24]
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b085      	sub	sp, #20
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
 80025d6:	460b      	mov	r3, r1
 80025d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	695b      	ldr	r3, [r3, #20]
 80025de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025e0:	887a      	ldrh	r2, [r7, #2]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	4013      	ands	r3, r2
 80025e6:	041a      	lsls	r2, r3, #16
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	43d9      	mvns	r1, r3
 80025ec:	887b      	ldrh	r3, [r7, #2]
 80025ee:	400b      	ands	r3, r1
 80025f0:	431a      	orrs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	619a      	str	r2, [r3, #24]
}
 80025f6:	bf00      	nop
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
	...

08002604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e12b      	b.n	800286e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d106      	bne.n	8002630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7fe ff90 	bl	8001550 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2224      	movs	r2, #36	@ 0x24
 8002634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0201 	bic.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002656:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002666:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002668:	f001 f8ea 	bl	8003840 <HAL_RCC_GetPCLK1Freq>
 800266c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	4a81      	ldr	r2, [pc, #516]	@ (8002878 <HAL_I2C_Init+0x274>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d807      	bhi.n	8002688 <HAL_I2C_Init+0x84>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4a80      	ldr	r2, [pc, #512]	@ (800287c <HAL_I2C_Init+0x278>)
 800267c:	4293      	cmp	r3, r2
 800267e:	bf94      	ite	ls
 8002680:	2301      	movls	r3, #1
 8002682:	2300      	movhi	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	e006      	b.n	8002696 <HAL_I2C_Init+0x92>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4a7d      	ldr	r2, [pc, #500]	@ (8002880 <HAL_I2C_Init+0x27c>)
 800268c:	4293      	cmp	r3, r2
 800268e:	bf94      	ite	ls
 8002690:	2301      	movls	r3, #1
 8002692:	2300      	movhi	r3, #0
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e0e7      	b.n	800286e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	4a78      	ldr	r2, [pc, #480]	@ (8002884 <HAL_I2C_Init+0x280>)
 80026a2:	fba2 2303 	umull	r2, r3, r2, r3
 80026a6:	0c9b      	lsrs	r3, r3, #18
 80026a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68ba      	ldr	r2, [r7, #8]
 80026ba:	430a      	orrs	r2, r1
 80026bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	4a6a      	ldr	r2, [pc, #424]	@ (8002878 <HAL_I2C_Init+0x274>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d802      	bhi.n	80026d8 <HAL_I2C_Init+0xd4>
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	3301      	adds	r3, #1
 80026d6:	e009      	b.n	80026ec <HAL_I2C_Init+0xe8>
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026de:	fb02 f303 	mul.w	r3, r2, r3
 80026e2:	4a69      	ldr	r2, [pc, #420]	@ (8002888 <HAL_I2C_Init+0x284>)
 80026e4:	fba2 2303 	umull	r2, r3, r2, r3
 80026e8:	099b      	lsrs	r3, r3, #6
 80026ea:	3301      	adds	r3, #1
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	430b      	orrs	r3, r1
 80026f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	495c      	ldr	r1, [pc, #368]	@ (8002878 <HAL_I2C_Init+0x274>)
 8002708:	428b      	cmp	r3, r1
 800270a:	d819      	bhi.n	8002740 <HAL_I2C_Init+0x13c>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	1e59      	subs	r1, r3, #1
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	fbb1 f3f3 	udiv	r3, r1, r3
 800271a:	1c59      	adds	r1, r3, #1
 800271c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002720:	400b      	ands	r3, r1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00a      	beq.n	800273c <HAL_I2C_Init+0x138>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	1e59      	subs	r1, r3, #1
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	fbb1 f3f3 	udiv	r3, r1, r3
 8002734:	3301      	adds	r3, #1
 8002736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800273a:	e051      	b.n	80027e0 <HAL_I2C_Init+0x1dc>
 800273c:	2304      	movs	r3, #4
 800273e:	e04f      	b.n	80027e0 <HAL_I2C_Init+0x1dc>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d111      	bne.n	800276c <HAL_I2C_Init+0x168>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1e58      	subs	r0, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6859      	ldr	r1, [r3, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	440b      	add	r3, r1
 8002756:	fbb0 f3f3 	udiv	r3, r0, r3
 800275a:	3301      	adds	r3, #1
 800275c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002760:	2b00      	cmp	r3, #0
 8002762:	bf0c      	ite	eq
 8002764:	2301      	moveq	r3, #1
 8002766:	2300      	movne	r3, #0
 8002768:	b2db      	uxtb	r3, r3
 800276a:	e012      	b.n	8002792 <HAL_I2C_Init+0x18e>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	1e58      	subs	r0, r3, #1
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6859      	ldr	r1, [r3, #4]
 8002774:	460b      	mov	r3, r1
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	440b      	add	r3, r1
 800277a:	0099      	lsls	r1, r3, #2
 800277c:	440b      	add	r3, r1
 800277e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002782:	3301      	adds	r3, #1
 8002784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002788:	2b00      	cmp	r3, #0
 800278a:	bf0c      	ite	eq
 800278c:	2301      	moveq	r3, #1
 800278e:	2300      	movne	r3, #0
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <HAL_I2C_Init+0x196>
 8002796:	2301      	movs	r3, #1
 8002798:	e022      	b.n	80027e0 <HAL_I2C_Init+0x1dc>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d10e      	bne.n	80027c0 <HAL_I2C_Init+0x1bc>
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	1e58      	subs	r0, r3, #1
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6859      	ldr	r1, [r3, #4]
 80027aa:	460b      	mov	r3, r1
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	440b      	add	r3, r1
 80027b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027b4:	3301      	adds	r3, #1
 80027b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027be:	e00f      	b.n	80027e0 <HAL_I2C_Init+0x1dc>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1e58      	subs	r0, r3, #1
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6859      	ldr	r1, [r3, #4]
 80027c8:	460b      	mov	r3, r1
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	440b      	add	r3, r1
 80027ce:	0099      	lsls	r1, r3, #2
 80027d0:	440b      	add	r3, r1
 80027d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027d6:	3301      	adds	r3, #1
 80027d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027e0:	6879      	ldr	r1, [r7, #4]
 80027e2:	6809      	ldr	r1, [r1, #0]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69da      	ldr	r2, [r3, #28]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	431a      	orrs	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800280e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	6911      	ldr	r1, [r2, #16]
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	68d2      	ldr	r2, [r2, #12]
 800281a:	4311      	orrs	r1, r2
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	430b      	orrs	r3, r1
 8002822:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	695a      	ldr	r2, [r3, #20]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	431a      	orrs	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f042 0201 	orr.w	r2, r2, #1
 800284e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2220      	movs	r2, #32
 800285a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	000186a0 	.word	0x000186a0
 800287c:	001e847f 	.word	0x001e847f
 8002880:	003d08ff 	.word	0x003d08ff
 8002884:	431bde83 	.word	0x431bde83
 8002888:	10624dd3 	.word	0x10624dd3

0800288c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af02      	add	r7, sp, #8
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	4608      	mov	r0, r1
 8002896:	4611      	mov	r1, r2
 8002898:	461a      	mov	r2, r3
 800289a:	4603      	mov	r3, r0
 800289c:	817b      	strh	r3, [r7, #10]
 800289e:	460b      	mov	r3, r1
 80028a0:	813b      	strh	r3, [r7, #8]
 80028a2:	4613      	mov	r3, r2
 80028a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028a6:	f7ff fbeb 	bl	8002080 <HAL_GetTick>
 80028aa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	2b20      	cmp	r3, #32
 80028b6:	f040 80d9 	bne.w	8002a6c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	9300      	str	r3, [sp, #0]
 80028be:	2319      	movs	r3, #25
 80028c0:	2201      	movs	r2, #1
 80028c2:	496d      	ldr	r1, [pc, #436]	@ (8002a78 <HAL_I2C_Mem_Write+0x1ec>)
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f000 f971 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80028d0:	2302      	movs	r3, #2
 80028d2:	e0cc      	b.n	8002a6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d101      	bne.n	80028e2 <HAL_I2C_Mem_Write+0x56>
 80028de:	2302      	movs	r3, #2
 80028e0:	e0c5      	b.n	8002a6e <HAL_I2C_Mem_Write+0x1e2>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d007      	beq.n	8002908 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 0201 	orr.w	r2, r2, #1
 8002906:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002916:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2221      	movs	r2, #33	@ 0x21
 800291c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2240      	movs	r2, #64	@ 0x40
 8002924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6a3a      	ldr	r2, [r7, #32]
 8002932:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002938:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293e:	b29a      	uxth	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	4a4d      	ldr	r2, [pc, #308]	@ (8002a7c <HAL_I2C_Mem_Write+0x1f0>)
 8002948:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800294a:	88f8      	ldrh	r0, [r7, #6]
 800294c:	893a      	ldrh	r2, [r7, #8]
 800294e:	8979      	ldrh	r1, [r7, #10]
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	9301      	str	r3, [sp, #4]
 8002954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	4603      	mov	r3, r0
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f000 f890 	bl	8002a80 <I2C_RequestMemoryWrite>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d052      	beq.n	8002a0c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e081      	b.n	8002a6e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 fa36 	bl	8002de0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00d      	beq.n	8002996 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297e:	2b04      	cmp	r3, #4
 8002980:	d107      	bne.n	8002992 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002990:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e06b      	b.n	8002a6e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	781a      	ldrb	r2, [r3, #0]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b0:	3b01      	subs	r3, #1
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029bc:	b29b      	uxth	r3, r3
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	f003 0304 	and.w	r3, r3, #4
 80029d0:	2b04      	cmp	r3, #4
 80029d2:	d11b      	bne.n	8002a0c <HAL_I2C_Mem_Write+0x180>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d017      	beq.n	8002a0c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e0:	781a      	ldrb	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ec:	1c5a      	adds	r2, r3, #1
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f6:	3b01      	subs	r3, #1
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	3b01      	subs	r3, #1
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1aa      	bne.n	800296a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a14:	697a      	ldr	r2, [r7, #20]
 8002a16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f000 fa29 	bl	8002e70 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d00d      	beq.n	8002a40 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d107      	bne.n	8002a3c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a3a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e016      	b.n	8002a6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	e000      	b.n	8002a6e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002a6c:	2302      	movs	r3, #2
  }
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3718      	adds	r7, #24
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	00100002 	.word	0x00100002
 8002a7c:	ffff0000 	.word	0xffff0000

08002a80 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b088      	sub	sp, #32
 8002a84:	af02      	add	r7, sp, #8
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	4608      	mov	r0, r1
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4603      	mov	r3, r0
 8002a90:	817b      	strh	r3, [r7, #10]
 8002a92:	460b      	mov	r3, r1
 8002a94:	813b      	strh	r3, [r7, #8]
 8002a96:	4613      	mov	r3, r2
 8002a98:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002aa8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f878 	bl	8002bac <I2C_WaitOnFlagUntilTimeout>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00d      	beq.n	8002ade <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002acc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ad0:	d103      	bne.n	8002ada <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ad8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e05f      	b.n	8002b9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ade:	897b      	ldrh	r3, [r7, #10]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002aec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af0:	6a3a      	ldr	r2, [r7, #32]
 8002af2:	492d      	ldr	r1, [pc, #180]	@ (8002ba8 <I2C_RequestMemoryWrite+0x128>)
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	f000 f8d3 	bl	8002ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e04c      	b.n	8002b9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	617b      	str	r3, [r7, #20]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	617b      	str	r3, [r7, #20]
 8002b18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b1c:	6a39      	ldr	r1, [r7, #32]
 8002b1e:	68f8      	ldr	r0, [r7, #12]
 8002b20:	f000 f95e 	bl	8002de0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00d      	beq.n	8002b46 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	2b04      	cmp	r3, #4
 8002b30:	d107      	bne.n	8002b42 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e02b      	b.n	8002b9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b46:	88fb      	ldrh	r3, [r7, #6]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d105      	bne.n	8002b58 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b4c:	893b      	ldrh	r3, [r7, #8]
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	611a      	str	r2, [r3, #16]
 8002b56:	e021      	b.n	8002b9c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002b58:	893b      	ldrh	r3, [r7, #8]
 8002b5a:	0a1b      	lsrs	r3, r3, #8
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	b2da      	uxtb	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b68:	6a39      	ldr	r1, [r7, #32]
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f000 f938 	bl	8002de0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00d      	beq.n	8002b92 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	2b04      	cmp	r3, #4
 8002b7c:	d107      	bne.n	8002b8e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e005      	b.n	8002b9e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b92:	893b      	ldrh	r3, [r7, #8]
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3718      	adds	r7, #24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	00010002 	.word	0x00010002

08002bac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	603b      	str	r3, [r7, #0]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bbc:	e048      	b.n	8002c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc4:	d044      	beq.n	8002c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bc6:	f7ff fa5b 	bl	8002080 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d302      	bcc.n	8002bdc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d139      	bne.n	8002c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	0c1b      	lsrs	r3, r3, #16
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d10d      	bne.n	8002c02 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	43da      	mvns	r2, r3
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	bf0c      	ite	eq
 8002bf8:	2301      	moveq	r3, #1
 8002bfa:	2300      	movne	r3, #0
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	461a      	mov	r2, r3
 8002c00:	e00c      	b.n	8002c1c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	43da      	mvns	r2, r3
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	bf0c      	ite	eq
 8002c14:	2301      	moveq	r3, #1
 8002c16:	2300      	movne	r3, #0
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d116      	bne.n	8002c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3c:	f043 0220 	orr.w	r2, r3, #32
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e023      	b.n	8002c98 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	0c1b      	lsrs	r3, r3, #16
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d10d      	bne.n	8002c76 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	43da      	mvns	r2, r3
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	4013      	ands	r3, r2
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	bf0c      	ite	eq
 8002c6c:	2301      	moveq	r3, #1
 8002c6e:	2300      	movne	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	461a      	mov	r2, r3
 8002c74:	e00c      	b.n	8002c90 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	43da      	mvns	r2, r3
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	4013      	ands	r3, r2
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	bf0c      	ite	eq
 8002c88:	2301      	moveq	r3, #1
 8002c8a:	2300      	movne	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	461a      	mov	r2, r3
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d093      	beq.n	8002bbe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3710      	adds	r7, #16
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
 8002cac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cae:	e071      	b.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cbe:	d123      	bne.n	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002cd8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf4:	f043 0204 	orr.w	r2, r3, #4
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e067      	b.n	8002dd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d0e:	d041      	beq.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d10:	f7ff f9b6 	bl	8002080 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d302      	bcc.n	8002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d136      	bne.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	0c1b      	lsrs	r3, r3, #16
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d10c      	bne.n	8002d4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	43da      	mvns	r2, r3
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	bf14      	ite	ne
 8002d42:	2301      	movne	r3, #1
 8002d44:	2300      	moveq	r3, #0
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	e00b      	b.n	8002d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	43da      	mvns	r2, r3
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	4013      	ands	r3, r2
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	bf14      	ite	ne
 8002d5c:	2301      	movne	r3, #1
 8002d5e:	2300      	moveq	r3, #0
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d016      	beq.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2220      	movs	r2, #32
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d80:	f043 0220 	orr.w	r2, r3, #32
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e021      	b.n	8002dd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	0c1b      	lsrs	r3, r3, #16
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d10c      	bne.n	8002db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	695b      	ldr	r3, [r3, #20]
 8002da4:	43da      	mvns	r2, r3
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	4013      	ands	r3, r2
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	bf14      	ite	ne
 8002db0:	2301      	movne	r3, #1
 8002db2:	2300      	moveq	r3, #0
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	e00b      	b.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	43da      	mvns	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	bf14      	ite	ne
 8002dca:	2301      	movne	r3, #1
 8002dcc:	2300      	moveq	r3, #0
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f47f af6d 	bne.w	8002cb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dec:	e034      	b.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 f886 	bl	8002f00 <I2C_IsAcknowledgeFailed>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e034      	b.n	8002e68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e04:	d028      	beq.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e06:	f7ff f93b 	bl	8002080 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d302      	bcc.n	8002e1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d11d      	bne.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e26:	2b80      	cmp	r3, #128	@ 0x80
 8002e28:	d016      	beq.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2220      	movs	r2, #32
 8002e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e44:	f043 0220 	orr.w	r2, r3, #32
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e007      	b.n	8002e68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e62:	2b80      	cmp	r3, #128	@ 0x80
 8002e64:	d1c3      	bne.n	8002dee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3710      	adds	r7, #16
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e7c:	e034      	b.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 f83e 	bl	8002f00 <I2C_IsAcknowledgeFailed>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e034      	b.n	8002ef8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e94:	d028      	beq.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e96:	f7ff f8f3 	bl	8002080 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d302      	bcc.n	8002eac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d11d      	bne.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f003 0304 	and.w	r3, r3, #4
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	d016      	beq.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	f043 0220 	orr.w	r2, r3, #32
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e007      	b.n	8002ef8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	f003 0304 	and.w	r3, r3, #4
 8002ef2:	2b04      	cmp	r3, #4
 8002ef4:	d1c3      	bne.n	8002e7e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f16:	d11b      	bne.n	8002f50 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f20:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2220      	movs	r2, #32
 8002f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	f043 0204 	orr.w	r2, r3, #4
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e000      	b.n	8002f52 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
	...

08002f60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e267      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d075      	beq.n	800306a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f7e:	4b88      	ldr	r3, [pc, #544]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 030c 	and.w	r3, r3, #12
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d00c      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f8a:	4b85      	ldr	r3, [pc, #532]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f92:	2b08      	cmp	r3, #8
 8002f94:	d112      	bne.n	8002fbc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f96:	4b82      	ldr	r3, [pc, #520]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fa2:	d10b      	bne.n	8002fbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa4:	4b7e      	ldr	r3, [pc, #504]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d05b      	beq.n	8003068 <HAL_RCC_OscConfig+0x108>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d157      	bne.n	8003068 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e242      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fc4:	d106      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x74>
 8002fc6:	4b76      	ldr	r3, [pc, #472]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a75      	ldr	r2, [pc, #468]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002fcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fd0:	6013      	str	r3, [r2, #0]
 8002fd2:	e01d      	b.n	8003010 <HAL_RCC_OscConfig+0xb0>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x98>
 8002fde:	4b70      	ldr	r3, [pc, #448]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a6f      	ldr	r2, [pc, #444]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fe8:	6013      	str	r3, [r2, #0]
 8002fea:	4b6d      	ldr	r3, [pc, #436]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a6c      	ldr	r2, [pc, #432]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002ff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff4:	6013      	str	r3, [r2, #0]
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0xb0>
 8002ff8:	4b69      	ldr	r3, [pc, #420]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a68      	ldr	r2, [pc, #416]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8002ffe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	4b66      	ldr	r3, [pc, #408]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a65      	ldr	r2, [pc, #404]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 800300a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800300e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d013      	beq.n	8003040 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003018:	f7ff f832 	bl	8002080 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003020:	f7ff f82e 	bl	8002080 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b64      	cmp	r3, #100	@ 0x64
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e207      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003032:	4b5b      	ldr	r3, [pc, #364]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0xc0>
 800303e:	e014      	b.n	800306a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003040:	f7ff f81e 	bl	8002080 <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003048:	f7ff f81a 	bl	8002080 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b64      	cmp	r3, #100	@ 0x64
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e1f3      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305a:	4b51      	ldr	r3, [pc, #324]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f0      	bne.n	8003048 <HAL_RCC_OscConfig+0xe8>
 8003066:	e000      	b.n	800306a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003068:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d063      	beq.n	800313e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003076:	4b4a      	ldr	r3, [pc, #296]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 030c 	and.w	r3, r3, #12
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00b      	beq.n	800309a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003082:	4b47      	ldr	r3, [pc, #284]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800308a:	2b08      	cmp	r3, #8
 800308c:	d11c      	bne.n	80030c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800308e:	4b44      	ldr	r3, [pc, #272]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d116      	bne.n	80030c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800309a:	4b41      	ldr	r3, [pc, #260]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d005      	beq.n	80030b2 <HAL_RCC_OscConfig+0x152>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d001      	beq.n	80030b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e1c7      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b2:	4b3b      	ldr	r3, [pc, #236]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	4937      	ldr	r1, [pc, #220]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c6:	e03a      	b.n	800313e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d020      	beq.n	8003112 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030d0:	4b34      	ldr	r3, [pc, #208]	@ (80031a4 <HAL_RCC_OscConfig+0x244>)
 80030d2:	2201      	movs	r2, #1
 80030d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d6:	f7fe ffd3 	bl	8002080 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030de:	f7fe ffcf 	bl	8002080 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e1a8      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f0:	4b2b      	ldr	r3, [pc, #172]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0f0      	beq.n	80030de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fc:	4b28      	ldr	r3, [pc, #160]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	4925      	ldr	r1, [pc, #148]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 800310c:	4313      	orrs	r3, r2
 800310e:	600b      	str	r3, [r1, #0]
 8003110:	e015      	b.n	800313e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003112:	4b24      	ldr	r3, [pc, #144]	@ (80031a4 <HAL_RCC_OscConfig+0x244>)
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003118:	f7fe ffb2 	bl	8002080 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003120:	f7fe ffae 	bl	8002080 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e187      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003132:	4b1b      	ldr	r3, [pc, #108]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f0      	bne.n	8003120 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0308 	and.w	r3, r3, #8
 8003146:	2b00      	cmp	r3, #0
 8003148:	d036      	beq.n	80031b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d016      	beq.n	8003180 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003152:	4b15      	ldr	r3, [pc, #84]	@ (80031a8 <HAL_RCC_OscConfig+0x248>)
 8003154:	2201      	movs	r2, #1
 8003156:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003158:	f7fe ff92 	bl	8002080 <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800315e:	e008      	b.n	8003172 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003160:	f7fe ff8e 	bl	8002080 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	2b02      	cmp	r3, #2
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e167      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003172:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <HAL_RCC_OscConfig+0x240>)
 8003174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0f0      	beq.n	8003160 <HAL_RCC_OscConfig+0x200>
 800317e:	e01b      	b.n	80031b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003180:	4b09      	ldr	r3, [pc, #36]	@ (80031a8 <HAL_RCC_OscConfig+0x248>)
 8003182:	2200      	movs	r2, #0
 8003184:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003186:	f7fe ff7b 	bl	8002080 <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800318c:	e00e      	b.n	80031ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800318e:	f7fe ff77 	bl	8002080 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d907      	bls.n	80031ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e150      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
 80031a0:	40023800 	.word	0x40023800
 80031a4:	42470000 	.word	0x42470000
 80031a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031ac:	4b88      	ldr	r3, [pc, #544]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80031ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d1ea      	bne.n	800318e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0304 	and.w	r3, r3, #4
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 8097 	beq.w	80032f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031c6:	2300      	movs	r3, #0
 80031c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ca:	4b81      	ldr	r3, [pc, #516]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10f      	bne.n	80031f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031d6:	2300      	movs	r3, #0
 80031d8:	60bb      	str	r3, [r7, #8]
 80031da:	4b7d      	ldr	r3, [pc, #500]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80031dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031de:	4a7c      	ldr	r2, [pc, #496]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80031e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031e6:	4b7a      	ldr	r3, [pc, #488]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80031e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ee:	60bb      	str	r3, [r7, #8]
 80031f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031f2:	2301      	movs	r3, #1
 80031f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f6:	4b77      	ldr	r3, [pc, #476]	@ (80033d4 <HAL_RCC_OscConfig+0x474>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d118      	bne.n	8003234 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003202:	4b74      	ldr	r3, [pc, #464]	@ (80033d4 <HAL_RCC_OscConfig+0x474>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a73      	ldr	r2, [pc, #460]	@ (80033d4 <HAL_RCC_OscConfig+0x474>)
 8003208:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800320c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800320e:	f7fe ff37 	bl	8002080 <HAL_GetTick>
 8003212:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003214:	e008      	b.n	8003228 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003216:	f7fe ff33 	bl	8002080 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	2b02      	cmp	r3, #2
 8003222:	d901      	bls.n	8003228 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003224:	2303      	movs	r3, #3
 8003226:	e10c      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003228:	4b6a      	ldr	r3, [pc, #424]	@ (80033d4 <HAL_RCC_OscConfig+0x474>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003230:	2b00      	cmp	r3, #0
 8003232:	d0f0      	beq.n	8003216 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d106      	bne.n	800324a <HAL_RCC_OscConfig+0x2ea>
 800323c:	4b64      	ldr	r3, [pc, #400]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 800323e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003240:	4a63      	ldr	r2, [pc, #396]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 8003242:	f043 0301 	orr.w	r3, r3, #1
 8003246:	6713      	str	r3, [r2, #112]	@ 0x70
 8003248:	e01c      	b.n	8003284 <HAL_RCC_OscConfig+0x324>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	2b05      	cmp	r3, #5
 8003250:	d10c      	bne.n	800326c <HAL_RCC_OscConfig+0x30c>
 8003252:	4b5f      	ldr	r3, [pc, #380]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 8003254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003256:	4a5e      	ldr	r2, [pc, #376]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 8003258:	f043 0304 	orr.w	r3, r3, #4
 800325c:	6713      	str	r3, [r2, #112]	@ 0x70
 800325e:	4b5c      	ldr	r3, [pc, #368]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 8003260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003262:	4a5b      	ldr	r2, [pc, #364]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 8003264:	f043 0301 	orr.w	r3, r3, #1
 8003268:	6713      	str	r3, [r2, #112]	@ 0x70
 800326a:	e00b      	b.n	8003284 <HAL_RCC_OscConfig+0x324>
 800326c:	4b58      	ldr	r3, [pc, #352]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 800326e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003270:	4a57      	ldr	r2, [pc, #348]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 8003272:	f023 0301 	bic.w	r3, r3, #1
 8003276:	6713      	str	r3, [r2, #112]	@ 0x70
 8003278:	4b55      	ldr	r3, [pc, #340]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 800327a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327c:	4a54      	ldr	r2, [pc, #336]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 800327e:	f023 0304 	bic.w	r3, r3, #4
 8003282:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d015      	beq.n	80032b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800328c:	f7fe fef8 	bl	8002080 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003292:	e00a      	b.n	80032aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003294:	f7fe fef4 	bl	8002080 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e0cb      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032aa:	4b49      	ldr	r3, [pc, #292]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80032ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d0ee      	beq.n	8003294 <HAL_RCC_OscConfig+0x334>
 80032b6:	e014      	b.n	80032e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032b8:	f7fe fee2 	bl	8002080 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032be:	e00a      	b.n	80032d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032c0:	f7fe fede 	bl	8002080 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e0b5      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032d6:	4b3e      	ldr	r3, [pc, #248]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80032d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1ee      	bne.n	80032c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032e2:	7dfb      	ldrb	r3, [r7, #23]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d105      	bne.n	80032f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032e8:	4b39      	ldr	r3, [pc, #228]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80032ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ec:	4a38      	ldr	r2, [pc, #224]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80032ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 80a1 	beq.w	8003440 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032fe:	4b34      	ldr	r3, [pc, #208]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 030c 	and.w	r3, r3, #12
 8003306:	2b08      	cmp	r3, #8
 8003308:	d05c      	beq.n	80033c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	2b02      	cmp	r3, #2
 8003310:	d141      	bne.n	8003396 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003312:	4b31      	ldr	r3, [pc, #196]	@ (80033d8 <HAL_RCC_OscConfig+0x478>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003318:	f7fe feb2 	bl	8002080 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003320:	f7fe feae 	bl	8002080 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e087      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003332:	4b27      	ldr	r3, [pc, #156]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f0      	bne.n	8003320 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69da      	ldr	r2, [r3, #28]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334c:	019b      	lsls	r3, r3, #6
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003354:	085b      	lsrs	r3, r3, #1
 8003356:	3b01      	subs	r3, #1
 8003358:	041b      	lsls	r3, r3, #16
 800335a:	431a      	orrs	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003360:	061b      	lsls	r3, r3, #24
 8003362:	491b      	ldr	r1, [pc, #108]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 8003364:	4313      	orrs	r3, r2
 8003366:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003368:	4b1b      	ldr	r3, [pc, #108]	@ (80033d8 <HAL_RCC_OscConfig+0x478>)
 800336a:	2201      	movs	r2, #1
 800336c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800336e:	f7fe fe87 	bl	8002080 <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003376:	f7fe fe83 	bl	8002080 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e05c      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003388:	4b11      	ldr	r3, [pc, #68]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d0f0      	beq.n	8003376 <HAL_RCC_OscConfig+0x416>
 8003394:	e054      	b.n	8003440 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003396:	4b10      	ldr	r3, [pc, #64]	@ (80033d8 <HAL_RCC_OscConfig+0x478>)
 8003398:	2200      	movs	r2, #0
 800339a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800339c:	f7fe fe70 	bl	8002080 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a4:	f7fe fe6c 	bl	8002080 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e045      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033b6:	4b06      	ldr	r3, [pc, #24]	@ (80033d0 <HAL_RCC_OscConfig+0x470>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1f0      	bne.n	80033a4 <HAL_RCC_OscConfig+0x444>
 80033c2:	e03d      	b.n	8003440 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d107      	bne.n	80033dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e038      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
 80033d0:	40023800 	.word	0x40023800
 80033d4:	40007000 	.word	0x40007000
 80033d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033dc:	4b1b      	ldr	r3, [pc, #108]	@ (800344c <HAL_RCC_OscConfig+0x4ec>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d028      	beq.n	800343c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d121      	bne.n	800343c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003402:	429a      	cmp	r2, r3
 8003404:	d11a      	bne.n	800343c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800340c:	4013      	ands	r3, r2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003412:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003414:	4293      	cmp	r3, r2
 8003416:	d111      	bne.n	800343c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003422:	085b      	lsrs	r3, r3, #1
 8003424:	3b01      	subs	r3, #1
 8003426:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003428:	429a      	cmp	r2, r3
 800342a:	d107      	bne.n	800343c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003436:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003438:	429a      	cmp	r2, r3
 800343a:	d001      	beq.n	8003440 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e000      	b.n	8003442 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003440:	2300      	movs	r3, #0
}
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40023800 	.word	0x40023800

08003450 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e0cc      	b.n	80035fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003464:	4b68      	ldr	r3, [pc, #416]	@ (8003608 <HAL_RCC_ClockConfig+0x1b8>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	429a      	cmp	r2, r3
 8003470:	d90c      	bls.n	800348c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003472:	4b65      	ldr	r3, [pc, #404]	@ (8003608 <HAL_RCC_ClockConfig+0x1b8>)
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	b2d2      	uxtb	r2, r2
 8003478:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800347a:	4b63      	ldr	r3, [pc, #396]	@ (8003608 <HAL_RCC_ClockConfig+0x1b8>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	683a      	ldr	r2, [r7, #0]
 8003484:	429a      	cmp	r2, r3
 8003486:	d001      	beq.n	800348c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e0b8      	b.n	80035fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d020      	beq.n	80034da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0304 	and.w	r3, r3, #4
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d005      	beq.n	80034b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034a4:	4b59      	ldr	r3, [pc, #356]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	4a58      	ldr	r2, [pc, #352]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80034aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0308 	and.w	r3, r3, #8
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d005      	beq.n	80034c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034bc:	4b53      	ldr	r3, [pc, #332]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	4a52      	ldr	r2, [pc, #328]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80034c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034c8:	4b50      	ldr	r3, [pc, #320]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	494d      	ldr	r1, [pc, #308]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80034d6:	4313      	orrs	r3, r2
 80034d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d044      	beq.n	8003570 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d107      	bne.n	80034fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ee:	4b47      	ldr	r3, [pc, #284]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d119      	bne.n	800352e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e07f      	b.n	80035fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2b02      	cmp	r3, #2
 8003504:	d003      	beq.n	800350e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800350a:	2b03      	cmp	r3, #3
 800350c:	d107      	bne.n	800351e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800350e:	4b3f      	ldr	r3, [pc, #252]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d109      	bne.n	800352e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e06f      	b.n	80035fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800351e:	4b3b      	ldr	r3, [pc, #236]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e067      	b.n	80035fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800352e:	4b37      	ldr	r3, [pc, #220]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f023 0203 	bic.w	r2, r3, #3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	4934      	ldr	r1, [pc, #208]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 800353c:	4313      	orrs	r3, r2
 800353e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003540:	f7fe fd9e 	bl	8002080 <HAL_GetTick>
 8003544:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003546:	e00a      	b.n	800355e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003548:	f7fe fd9a 	bl	8002080 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003556:	4293      	cmp	r3, r2
 8003558:	d901      	bls.n	800355e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e04f      	b.n	80035fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800355e:	4b2b      	ldr	r3, [pc, #172]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f003 020c 	and.w	r2, r3, #12
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	429a      	cmp	r2, r3
 800356e:	d1eb      	bne.n	8003548 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003570:	4b25      	ldr	r3, [pc, #148]	@ (8003608 <HAL_RCC_ClockConfig+0x1b8>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0307 	and.w	r3, r3, #7
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d20c      	bcs.n	8003598 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800357e:	4b22      	ldr	r3, [pc, #136]	@ (8003608 <HAL_RCC_ClockConfig+0x1b8>)
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	b2d2      	uxtb	r2, r2
 8003584:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003586:	4b20      	ldr	r3, [pc, #128]	@ (8003608 <HAL_RCC_ClockConfig+0x1b8>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0307 	and.w	r3, r3, #7
 800358e:	683a      	ldr	r2, [r7, #0]
 8003590:	429a      	cmp	r2, r3
 8003592:	d001      	beq.n	8003598 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e032      	b.n	80035fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0304 	and.w	r3, r3, #4
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d008      	beq.n	80035b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035a4:	4b19      	ldr	r3, [pc, #100]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	4916      	ldr	r1, [pc, #88]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0308 	and.w	r3, r3, #8
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d009      	beq.n	80035d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035c2:	4b12      	ldr	r3, [pc, #72]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	00db      	lsls	r3, r3, #3
 80035d0:	490e      	ldr	r1, [pc, #56]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035d6:	f000 f821 	bl	800361c <HAL_RCC_GetSysClockFreq>
 80035da:	4602      	mov	r2, r0
 80035dc:	4b0b      	ldr	r3, [pc, #44]	@ (800360c <HAL_RCC_ClockConfig+0x1bc>)
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	091b      	lsrs	r3, r3, #4
 80035e2:	f003 030f 	and.w	r3, r3, #15
 80035e6:	490a      	ldr	r1, [pc, #40]	@ (8003610 <HAL_RCC_ClockConfig+0x1c0>)
 80035e8:	5ccb      	ldrb	r3, [r1, r3]
 80035ea:	fa22 f303 	lsr.w	r3, r2, r3
 80035ee:	4a09      	ldr	r2, [pc, #36]	@ (8003614 <HAL_RCC_ClockConfig+0x1c4>)
 80035f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80035f2:	4b09      	ldr	r3, [pc, #36]	@ (8003618 <HAL_RCC_ClockConfig+0x1c8>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fe fcfe 	bl	8001ff8 <HAL_InitTick>

  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3710      	adds	r7, #16
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	40023c00 	.word	0x40023c00
 800360c:	40023800 	.word	0x40023800
 8003610:	080064dc 	.word	0x080064dc
 8003614:	20000014 	.word	0x20000014
 8003618:	20000018 	.word	0x20000018

0800361c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800361c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003620:	b094      	sub	sp, #80	@ 0x50
 8003622:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003624:	2300      	movs	r3, #0
 8003626:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003628:	2300      	movs	r3, #0
 800362a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003630:	2300      	movs	r3, #0
 8003632:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003634:	4b79      	ldr	r3, [pc, #484]	@ (800381c <HAL_RCC_GetSysClockFreq+0x200>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f003 030c 	and.w	r3, r3, #12
 800363c:	2b08      	cmp	r3, #8
 800363e:	d00d      	beq.n	800365c <HAL_RCC_GetSysClockFreq+0x40>
 8003640:	2b08      	cmp	r3, #8
 8003642:	f200 80e1 	bhi.w	8003808 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <HAL_RCC_GetSysClockFreq+0x34>
 800364a:	2b04      	cmp	r3, #4
 800364c:	d003      	beq.n	8003656 <HAL_RCC_GetSysClockFreq+0x3a>
 800364e:	e0db      	b.n	8003808 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003650:	4b73      	ldr	r3, [pc, #460]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x204>)
 8003652:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003654:	e0db      	b.n	800380e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003656:	4b73      	ldr	r3, [pc, #460]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x208>)
 8003658:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800365a:	e0d8      	b.n	800380e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800365c:	4b6f      	ldr	r3, [pc, #444]	@ (800381c <HAL_RCC_GetSysClockFreq+0x200>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003664:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003666:	4b6d      	ldr	r3, [pc, #436]	@ (800381c <HAL_RCC_GetSysClockFreq+0x200>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d063      	beq.n	800373a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003672:	4b6a      	ldr	r3, [pc, #424]	@ (800381c <HAL_RCC_GetSysClockFreq+0x200>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	099b      	lsrs	r3, r3, #6
 8003678:	2200      	movs	r2, #0
 800367a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800367c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800367e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003680:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003684:	633b      	str	r3, [r7, #48]	@ 0x30
 8003686:	2300      	movs	r3, #0
 8003688:	637b      	str	r3, [r7, #52]	@ 0x34
 800368a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800368e:	4622      	mov	r2, r4
 8003690:	462b      	mov	r3, r5
 8003692:	f04f 0000 	mov.w	r0, #0
 8003696:	f04f 0100 	mov.w	r1, #0
 800369a:	0159      	lsls	r1, r3, #5
 800369c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036a0:	0150      	lsls	r0, r2, #5
 80036a2:	4602      	mov	r2, r0
 80036a4:	460b      	mov	r3, r1
 80036a6:	4621      	mov	r1, r4
 80036a8:	1a51      	subs	r1, r2, r1
 80036aa:	6139      	str	r1, [r7, #16]
 80036ac:	4629      	mov	r1, r5
 80036ae:	eb63 0301 	sbc.w	r3, r3, r1
 80036b2:	617b      	str	r3, [r7, #20]
 80036b4:	f04f 0200 	mov.w	r2, #0
 80036b8:	f04f 0300 	mov.w	r3, #0
 80036bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036c0:	4659      	mov	r1, fp
 80036c2:	018b      	lsls	r3, r1, #6
 80036c4:	4651      	mov	r1, sl
 80036c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036ca:	4651      	mov	r1, sl
 80036cc:	018a      	lsls	r2, r1, #6
 80036ce:	4651      	mov	r1, sl
 80036d0:	ebb2 0801 	subs.w	r8, r2, r1
 80036d4:	4659      	mov	r1, fp
 80036d6:	eb63 0901 	sbc.w	r9, r3, r1
 80036da:	f04f 0200 	mov.w	r2, #0
 80036de:	f04f 0300 	mov.w	r3, #0
 80036e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036ee:	4690      	mov	r8, r2
 80036f0:	4699      	mov	r9, r3
 80036f2:	4623      	mov	r3, r4
 80036f4:	eb18 0303 	adds.w	r3, r8, r3
 80036f8:	60bb      	str	r3, [r7, #8]
 80036fa:	462b      	mov	r3, r5
 80036fc:	eb49 0303 	adc.w	r3, r9, r3
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	f04f 0200 	mov.w	r2, #0
 8003706:	f04f 0300 	mov.w	r3, #0
 800370a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800370e:	4629      	mov	r1, r5
 8003710:	024b      	lsls	r3, r1, #9
 8003712:	4621      	mov	r1, r4
 8003714:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003718:	4621      	mov	r1, r4
 800371a:	024a      	lsls	r2, r1, #9
 800371c:	4610      	mov	r0, r2
 800371e:	4619      	mov	r1, r3
 8003720:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003722:	2200      	movs	r2, #0
 8003724:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003726:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003728:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800372c:	f7fc fdc0 	bl	80002b0 <__aeabi_uldivmod>
 8003730:	4602      	mov	r2, r0
 8003732:	460b      	mov	r3, r1
 8003734:	4613      	mov	r3, r2
 8003736:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003738:	e058      	b.n	80037ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800373a:	4b38      	ldr	r3, [pc, #224]	@ (800381c <HAL_RCC_GetSysClockFreq+0x200>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	099b      	lsrs	r3, r3, #6
 8003740:	2200      	movs	r2, #0
 8003742:	4618      	mov	r0, r3
 8003744:	4611      	mov	r1, r2
 8003746:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800374a:	623b      	str	r3, [r7, #32]
 800374c:	2300      	movs	r3, #0
 800374e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003750:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003754:	4642      	mov	r2, r8
 8003756:	464b      	mov	r3, r9
 8003758:	f04f 0000 	mov.w	r0, #0
 800375c:	f04f 0100 	mov.w	r1, #0
 8003760:	0159      	lsls	r1, r3, #5
 8003762:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003766:	0150      	lsls	r0, r2, #5
 8003768:	4602      	mov	r2, r0
 800376a:	460b      	mov	r3, r1
 800376c:	4641      	mov	r1, r8
 800376e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003772:	4649      	mov	r1, r9
 8003774:	eb63 0b01 	sbc.w	fp, r3, r1
 8003778:	f04f 0200 	mov.w	r2, #0
 800377c:	f04f 0300 	mov.w	r3, #0
 8003780:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003784:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003788:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800378c:	ebb2 040a 	subs.w	r4, r2, sl
 8003790:	eb63 050b 	sbc.w	r5, r3, fp
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	00eb      	lsls	r3, r5, #3
 800379e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037a2:	00e2      	lsls	r2, r4, #3
 80037a4:	4614      	mov	r4, r2
 80037a6:	461d      	mov	r5, r3
 80037a8:	4643      	mov	r3, r8
 80037aa:	18e3      	adds	r3, r4, r3
 80037ac:	603b      	str	r3, [r7, #0]
 80037ae:	464b      	mov	r3, r9
 80037b0:	eb45 0303 	adc.w	r3, r5, r3
 80037b4:	607b      	str	r3, [r7, #4]
 80037b6:	f04f 0200 	mov.w	r2, #0
 80037ba:	f04f 0300 	mov.w	r3, #0
 80037be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037c2:	4629      	mov	r1, r5
 80037c4:	028b      	lsls	r3, r1, #10
 80037c6:	4621      	mov	r1, r4
 80037c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037cc:	4621      	mov	r1, r4
 80037ce:	028a      	lsls	r2, r1, #10
 80037d0:	4610      	mov	r0, r2
 80037d2:	4619      	mov	r1, r3
 80037d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037d6:	2200      	movs	r2, #0
 80037d8:	61bb      	str	r3, [r7, #24]
 80037da:	61fa      	str	r2, [r7, #28]
 80037dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037e0:	f7fc fd66 	bl	80002b0 <__aeabi_uldivmod>
 80037e4:	4602      	mov	r2, r0
 80037e6:	460b      	mov	r3, r1
 80037e8:	4613      	mov	r3, r2
 80037ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80037ec:	4b0b      	ldr	r3, [pc, #44]	@ (800381c <HAL_RCC_GetSysClockFreq+0x200>)
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	0c1b      	lsrs	r3, r3, #16
 80037f2:	f003 0303 	and.w	r3, r3, #3
 80037f6:	3301      	adds	r3, #1
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80037fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003800:	fbb2 f3f3 	udiv	r3, r2, r3
 8003804:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003806:	e002      	b.n	800380e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003808:	4b05      	ldr	r3, [pc, #20]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x204>)
 800380a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800380c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800380e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003810:	4618      	mov	r0, r3
 8003812:	3750      	adds	r7, #80	@ 0x50
 8003814:	46bd      	mov	sp, r7
 8003816:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800381a:	bf00      	nop
 800381c:	40023800 	.word	0x40023800
 8003820:	00f42400 	.word	0x00f42400
 8003824:	007a1200 	.word	0x007a1200

08003828 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800382c:	4b03      	ldr	r3, [pc, #12]	@ (800383c <HAL_RCC_GetHCLKFreq+0x14>)
 800382e:	681b      	ldr	r3, [r3, #0]
}
 8003830:	4618      	mov	r0, r3
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	20000014 	.word	0x20000014

08003840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003844:	f7ff fff0 	bl	8003828 <HAL_RCC_GetHCLKFreq>
 8003848:	4602      	mov	r2, r0
 800384a:	4b05      	ldr	r3, [pc, #20]	@ (8003860 <HAL_RCC_GetPCLK1Freq+0x20>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	0a9b      	lsrs	r3, r3, #10
 8003850:	f003 0307 	and.w	r3, r3, #7
 8003854:	4903      	ldr	r1, [pc, #12]	@ (8003864 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003856:	5ccb      	ldrb	r3, [r1, r3]
 8003858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800385c:	4618      	mov	r0, r3
 800385e:	bd80      	pop	{r7, pc}
 8003860:	40023800 	.word	0x40023800
 8003864:	080064ec 	.word	0x080064ec

08003868 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800386c:	f7ff ffdc 	bl	8003828 <HAL_RCC_GetHCLKFreq>
 8003870:	4602      	mov	r2, r0
 8003872:	4b05      	ldr	r3, [pc, #20]	@ (8003888 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	0b5b      	lsrs	r3, r3, #13
 8003878:	f003 0307 	and.w	r3, r3, #7
 800387c:	4903      	ldr	r1, [pc, #12]	@ (800388c <HAL_RCC_GetPCLK2Freq+0x24>)
 800387e:	5ccb      	ldrb	r3, [r1, r3]
 8003880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003884:	4618      	mov	r0, r3
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40023800 	.word	0x40023800
 800388c:	080064ec 	.word	0x080064ec

08003890 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003898:	2300      	movs	r3, #0
 800389a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800389c:	2300      	movs	r3, #0
 800389e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d105      	bne.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d038      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038b8:	4b68      	ldr	r3, [pc, #416]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038be:	f7fe fbdf 	bl	8002080 <HAL_GetTick>
 80038c2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038c4:	e008      	b.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038c6:	f7fe fbdb 	bl	8002080 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d901      	bls.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e0bd      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038d8:	4b61      	ldr	r3, [pc, #388]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1f0      	bne.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685a      	ldr	r2, [r3, #4]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	019b      	lsls	r3, r3, #6
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	071b      	lsls	r3, r3, #28
 80038f6:	495a      	ldr	r1, [pc, #360]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038fe:	4b57      	ldr	r3, [pc, #348]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003900:	2201      	movs	r2, #1
 8003902:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003904:	f7fe fbbc 	bl	8002080 <HAL_GetTick>
 8003908:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800390a:	e008      	b.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800390c:	f7fe fbb8 	bl	8002080 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d901      	bls.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e09a      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800391e:	4b50      	ldr	r3, [pc, #320]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d0f0      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 8083 	beq.w	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003938:	2300      	movs	r3, #0
 800393a:	60fb      	str	r3, [r7, #12]
 800393c:	4b48      	ldr	r3, [pc, #288]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800393e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003940:	4a47      	ldr	r2, [pc, #284]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003946:	6413      	str	r3, [r2, #64]	@ 0x40
 8003948:	4b45      	ldr	r3, [pc, #276]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800394a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003950:	60fb      	str	r3, [r7, #12]
 8003952:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003954:	4b43      	ldr	r3, [pc, #268]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a42      	ldr	r2, [pc, #264]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800395a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800395e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003960:	f7fe fb8e 	bl	8002080 <HAL_GetTick>
 8003964:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003966:	e008      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003968:	f7fe fb8a 	bl	8002080 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b02      	cmp	r3, #2
 8003974:	d901      	bls.n	800397a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e06c      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800397a:	4b3a      	ldr	r3, [pc, #232]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003982:	2b00      	cmp	r3, #0
 8003984:	d0f0      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003986:	4b36      	ldr	r3, [pc, #216]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800398a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800398e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d02f      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d028      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039a4:	4b2e      	ldr	r3, [pc, #184]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ac:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039ae:	4b2e      	ldr	r3, [pc, #184]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80039b0:	2201      	movs	r2, #1
 80039b2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039b4:	4b2c      	ldr	r3, [pc, #176]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80039ba:	4a29      	ldr	r2, [pc, #164]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80039c0:	4b27      	ldr	r3, [pc, #156]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d114      	bne.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80039cc:	f7fe fb58 	bl	8002080 <HAL_GetTick>
 80039d0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039d2:	e00a      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d4:	f7fe fb54 	bl	8002080 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d901      	bls.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e034      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0ee      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a02:	d10d      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8003a04:	4b16      	ldr	r3, [pc, #88]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003a14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a18:	4911      	ldr	r1, [pc, #68]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	608b      	str	r3, [r1, #8]
 8003a1e:	e005      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003a20:	4b0f      	ldr	r3, [pc, #60]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	4a0e      	ldr	r2, [pc, #56]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a26:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003a2a:	6093      	str	r3, [r2, #8]
 8003a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a2e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	691b      	ldr	r3, [r3, #16]
 8003a34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a38:	4909      	ldr	r1, [pc, #36]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d003      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	7d1a      	ldrb	r2, [r3, #20]
 8003a4e:	4b07      	ldr	r3, [pc, #28]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003a50:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3718      	adds	r7, #24
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	42470068 	.word	0x42470068
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40007000 	.word	0x40007000
 8003a68:	42470e40 	.word	0x42470e40
 8003a6c:	424711e0 	.word	0x424711e0

08003a70 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e073      	b.n	8003b6a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	7f5b      	ldrb	r3, [r3, #29]
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d105      	bne.n	8003a98 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7fe f926 	bl	8001ce4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2202      	movs	r2, #2
 8003a9c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	f003 0310 	and.w	r3, r3, #16
 8003aa8:	2b10      	cmp	r3, #16
 8003aaa:	d055      	beq.n	8003b58 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	22ca      	movs	r2, #202	@ 0xca
 8003ab2:	625a      	str	r2, [r3, #36]	@ 0x24
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2253      	movs	r2, #83	@ 0x53
 8003aba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 f92b 	bl	8003d18 <RTC_EnterInitMode>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003ac6:	7bfb      	ldrb	r3, [r7, #15]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d12c      	bne.n	8003b26 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6812      	ldr	r2, [r2, #0]
 8003ad6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003ada:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ade:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6899      	ldr	r1, [r3, #8]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	68d2      	ldr	r2, [r2, #12]
 8003b06:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6919      	ldr	r1, [r3, #16]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	041a      	lsls	r2, r3, #16
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 f932 	bl	8003d86 <RTC_ExitInitMode>
 8003b22:	4603      	mov	r3, r0
 8003b24:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d110      	bne.n	8003b4e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b3a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699a      	ldr	r2, [r3, #24]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	22ff      	movs	r2, #255	@ 0xff
 8003b54:	625a      	str	r2, [r3, #36]	@ 0x24
 8003b56:	e001      	b.n	8003b5c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003b5c:	7bfb      	ldrb	r3, [r7, #15]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d102      	bne.n	8003b68 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b086      	sub	sp, #24
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	60f8      	str	r0, [r7, #12]
 8003b7a:	60b9      	str	r1, [r7, #8]
 8003b7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003ba4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003ba8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	0c1b      	lsrs	r3, r3, #16
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	0a1b      	lsrs	r3, r3, #8
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	0d9b      	lsrs	r3, r3, #22
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d11a      	bne.n	8003c24 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f000 f8ec 	bl	8003dd0 <RTC_Bcd2ToByte>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	785b      	ldrb	r3, [r3, #1]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 f8e3 	bl	8003dd0 <RTC_Bcd2ToByte>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	789b      	ldrb	r3, [r3, #2]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 f8da 	bl	8003dd0 <RTC_Bcd2ToByte>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	461a      	mov	r2, r3
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3718      	adds	r7, #24
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b086      	sub	sp, #24
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	60f8      	str	r0, [r7, #12]
 8003c36:	60b9      	str	r1, [r7, #8]
 8003c38:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003c48:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003c4c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	0c1b      	lsrs	r3, r3, #16
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	0a1b      	lsrs	r3, r3, #8
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	f003 031f 	and.w	r3, r3, #31
 8003c62:	b2da      	uxtb	r2, r3
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	0b5b      	lsrs	r3, r3, #13
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	f003 0307 	and.w	r3, r3, #7
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d11a      	bne.n	8003cc2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	78db      	ldrb	r3, [r3, #3]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f000 f89d 	bl	8003dd0 <RTC_Bcd2ToByte>
 8003c96:	4603      	mov	r3, r0
 8003c98:	461a      	mov	r2, r3
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	785b      	ldrb	r3, [r3, #1]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 f894 	bl	8003dd0 <RTC_Bcd2ToByte>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	461a      	mov	r2, r3
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	789b      	ldrb	r3, [r3, #2]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 f88b 	bl	8003dd0 <RTC_Bcd2ToByte>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8003d14 <HAL_RTC_WaitForSynchro+0x48>)
 8003cde:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ce0:	f7fe f9ce 	bl	8002080 <HAL_GetTick>
 8003ce4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003ce6:	e009      	b.n	8003cfc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003ce8:	f7fe f9ca 	bl	8002080 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003cf6:	d901      	bls.n	8003cfc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e007      	b.n	8003d0c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	f003 0320 	and.w	r3, r3, #32
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0ee      	beq.n	8003ce8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	00013f5f 	.word	0x00013f5f

08003d18 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003d24:	2300      	movs	r3, #0
 8003d26:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d122      	bne.n	8003d7c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68da      	ldr	r2, [r3, #12]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d44:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003d46:	f7fe f99b 	bl	8002080 <HAL_GetTick>
 8003d4a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003d4c:	e00c      	b.n	8003d68 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003d4e:	f7fe f997 	bl	8002080 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d5c:	d904      	bls.n	8003d68 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2204      	movs	r2, #4
 8003d62:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d102      	bne.n	8003d7c <RTC_EnterInitMode+0x64>
 8003d76:	7bfb      	ldrb	r3, [r7, #15]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d1e8      	bne.n	8003d4e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3710      	adds	r7, #16
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b084      	sub	sp, #16
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68da      	ldr	r2, [r3, #12]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003da0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f003 0320 	and.w	r3, r3, #32
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10a      	bne.n	8003dc6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f7ff ff8b 	bl	8003ccc <HAL_RTC_WaitForSynchro>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d004      	beq.n	8003dc6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2204      	movs	r2, #4
 8003dc0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003dde:	79fb      	ldrb	r3, [r7, #7]
 8003de0:	091b      	lsrs	r3, r3, #4
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	461a      	mov	r2, r3
 8003de6:	4613      	mov	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	4413      	add	r3, r2
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	b2da      	uxtb	r2, r3
 8003df4:	79fb      	ldrb	r3, [r7, #7]
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	4413      	add	r3, r2
 8003dfe:	b2db      	uxtb	r3, r3
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e042      	b.n	8003ea4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d106      	bne.n	8003e38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f7fe f84c 	bl	8001ed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2224      	movs	r2, #36	@ 0x24
 8003e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68da      	ldr	r2, [r3, #12]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f000 f82b 	bl	8003eac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	691a      	ldr	r2, [r3, #16]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	695a      	ldr	r2, [r3, #20]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68da      	ldr	r2, [r3, #12]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2220      	movs	r2, #32
 8003e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003eac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003eb0:	b0c0      	sub	sp, #256	@ 0x100
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ec8:	68d9      	ldr	r1, [r3, #12]
 8003eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	ea40 0301 	orr.w	r3, r0, r1
 8003ed4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee8:	695b      	ldr	r3, [r3, #20]
 8003eea:	431a      	orrs	r2, r3
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef0:	69db      	ldr	r3, [r3, #28]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003f04:	f021 010c 	bic.w	r1, r1, #12
 8003f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003f12:	430b      	orrs	r3, r1
 8003f14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f26:	6999      	ldr	r1, [r3, #24]
 8003f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	ea40 0301 	orr.w	r3, r0, r1
 8003f32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	4b8f      	ldr	r3, [pc, #572]	@ (8004178 <UART_SetConfig+0x2cc>)
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d005      	beq.n	8003f4c <UART_SetConfig+0xa0>
 8003f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	4b8d      	ldr	r3, [pc, #564]	@ (800417c <UART_SetConfig+0x2d0>)
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d104      	bne.n	8003f56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f4c:	f7ff fc8c 	bl	8003868 <HAL_RCC_GetPCLK2Freq>
 8003f50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003f54:	e003      	b.n	8003f5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f56:	f7ff fc73 	bl	8003840 <HAL_RCC_GetPCLK1Freq>
 8003f5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f62:	69db      	ldr	r3, [r3, #28]
 8003f64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f68:	f040 810c 	bne.w	8004184 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f70:	2200      	movs	r2, #0
 8003f72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003f76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003f7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003f7e:	4622      	mov	r2, r4
 8003f80:	462b      	mov	r3, r5
 8003f82:	1891      	adds	r1, r2, r2
 8003f84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003f86:	415b      	adcs	r3, r3
 8003f88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f8e:	4621      	mov	r1, r4
 8003f90:	eb12 0801 	adds.w	r8, r2, r1
 8003f94:	4629      	mov	r1, r5
 8003f96:	eb43 0901 	adc.w	r9, r3, r1
 8003f9a:	f04f 0200 	mov.w	r2, #0
 8003f9e:	f04f 0300 	mov.w	r3, #0
 8003fa2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fa6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003faa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fae:	4690      	mov	r8, r2
 8003fb0:	4699      	mov	r9, r3
 8003fb2:	4623      	mov	r3, r4
 8003fb4:	eb18 0303 	adds.w	r3, r8, r3
 8003fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003fbc:	462b      	mov	r3, r5
 8003fbe:	eb49 0303 	adc.w	r3, r9, r3
 8003fc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003fd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003fd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003fda:	460b      	mov	r3, r1
 8003fdc:	18db      	adds	r3, r3, r3
 8003fde:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	eb42 0303 	adc.w	r3, r2, r3
 8003fe6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003fe8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003fec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003ff0:	f7fc f95e 	bl	80002b0 <__aeabi_uldivmod>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	4b61      	ldr	r3, [pc, #388]	@ (8004180 <UART_SetConfig+0x2d4>)
 8003ffa:	fba3 2302 	umull	r2, r3, r3, r2
 8003ffe:	095b      	lsrs	r3, r3, #5
 8004000:	011c      	lsls	r4, r3, #4
 8004002:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004006:	2200      	movs	r2, #0
 8004008:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800400c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004010:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004014:	4642      	mov	r2, r8
 8004016:	464b      	mov	r3, r9
 8004018:	1891      	adds	r1, r2, r2
 800401a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800401c:	415b      	adcs	r3, r3
 800401e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004020:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004024:	4641      	mov	r1, r8
 8004026:	eb12 0a01 	adds.w	sl, r2, r1
 800402a:	4649      	mov	r1, r9
 800402c:	eb43 0b01 	adc.w	fp, r3, r1
 8004030:	f04f 0200 	mov.w	r2, #0
 8004034:	f04f 0300 	mov.w	r3, #0
 8004038:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800403c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004040:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004044:	4692      	mov	sl, r2
 8004046:	469b      	mov	fp, r3
 8004048:	4643      	mov	r3, r8
 800404a:	eb1a 0303 	adds.w	r3, sl, r3
 800404e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004052:	464b      	mov	r3, r9
 8004054:	eb4b 0303 	adc.w	r3, fp, r3
 8004058:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800405c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004068:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800406c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004070:	460b      	mov	r3, r1
 8004072:	18db      	adds	r3, r3, r3
 8004074:	643b      	str	r3, [r7, #64]	@ 0x40
 8004076:	4613      	mov	r3, r2
 8004078:	eb42 0303 	adc.w	r3, r2, r3
 800407c:	647b      	str	r3, [r7, #68]	@ 0x44
 800407e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004082:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004086:	f7fc f913 	bl	80002b0 <__aeabi_uldivmod>
 800408a:	4602      	mov	r2, r0
 800408c:	460b      	mov	r3, r1
 800408e:	4611      	mov	r1, r2
 8004090:	4b3b      	ldr	r3, [pc, #236]	@ (8004180 <UART_SetConfig+0x2d4>)
 8004092:	fba3 2301 	umull	r2, r3, r3, r1
 8004096:	095b      	lsrs	r3, r3, #5
 8004098:	2264      	movs	r2, #100	@ 0x64
 800409a:	fb02 f303 	mul.w	r3, r2, r3
 800409e:	1acb      	subs	r3, r1, r3
 80040a0:	00db      	lsls	r3, r3, #3
 80040a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80040a6:	4b36      	ldr	r3, [pc, #216]	@ (8004180 <UART_SetConfig+0x2d4>)
 80040a8:	fba3 2302 	umull	r2, r3, r3, r2
 80040ac:	095b      	lsrs	r3, r3, #5
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80040b4:	441c      	add	r4, r3
 80040b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040ba:	2200      	movs	r2, #0
 80040bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80040c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80040c8:	4642      	mov	r2, r8
 80040ca:	464b      	mov	r3, r9
 80040cc:	1891      	adds	r1, r2, r2
 80040ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80040d0:	415b      	adcs	r3, r3
 80040d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80040d8:	4641      	mov	r1, r8
 80040da:	1851      	adds	r1, r2, r1
 80040dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80040de:	4649      	mov	r1, r9
 80040e0:	414b      	adcs	r3, r1
 80040e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80040e4:	f04f 0200 	mov.w	r2, #0
 80040e8:	f04f 0300 	mov.w	r3, #0
 80040ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80040f0:	4659      	mov	r1, fp
 80040f2:	00cb      	lsls	r3, r1, #3
 80040f4:	4651      	mov	r1, sl
 80040f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040fa:	4651      	mov	r1, sl
 80040fc:	00ca      	lsls	r2, r1, #3
 80040fe:	4610      	mov	r0, r2
 8004100:	4619      	mov	r1, r3
 8004102:	4603      	mov	r3, r0
 8004104:	4642      	mov	r2, r8
 8004106:	189b      	adds	r3, r3, r2
 8004108:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800410c:	464b      	mov	r3, r9
 800410e:	460a      	mov	r2, r1
 8004110:	eb42 0303 	adc.w	r3, r2, r3
 8004114:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004124:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004128:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800412c:	460b      	mov	r3, r1
 800412e:	18db      	adds	r3, r3, r3
 8004130:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004132:	4613      	mov	r3, r2
 8004134:	eb42 0303 	adc.w	r3, r2, r3
 8004138:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800413a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800413e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004142:	f7fc f8b5 	bl	80002b0 <__aeabi_uldivmod>
 8004146:	4602      	mov	r2, r0
 8004148:	460b      	mov	r3, r1
 800414a:	4b0d      	ldr	r3, [pc, #52]	@ (8004180 <UART_SetConfig+0x2d4>)
 800414c:	fba3 1302 	umull	r1, r3, r3, r2
 8004150:	095b      	lsrs	r3, r3, #5
 8004152:	2164      	movs	r1, #100	@ 0x64
 8004154:	fb01 f303 	mul.w	r3, r1, r3
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	3332      	adds	r3, #50	@ 0x32
 800415e:	4a08      	ldr	r2, [pc, #32]	@ (8004180 <UART_SetConfig+0x2d4>)
 8004160:	fba2 2303 	umull	r2, r3, r2, r3
 8004164:	095b      	lsrs	r3, r3, #5
 8004166:	f003 0207 	and.w	r2, r3, #7
 800416a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4422      	add	r2, r4
 8004172:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004174:	e106      	b.n	8004384 <UART_SetConfig+0x4d8>
 8004176:	bf00      	nop
 8004178:	40011000 	.word	0x40011000
 800417c:	40011400 	.word	0x40011400
 8004180:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004184:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004188:	2200      	movs	r2, #0
 800418a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800418e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004192:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004196:	4642      	mov	r2, r8
 8004198:	464b      	mov	r3, r9
 800419a:	1891      	adds	r1, r2, r2
 800419c:	6239      	str	r1, [r7, #32]
 800419e:	415b      	adcs	r3, r3
 80041a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80041a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041a6:	4641      	mov	r1, r8
 80041a8:	1854      	adds	r4, r2, r1
 80041aa:	4649      	mov	r1, r9
 80041ac:	eb43 0501 	adc.w	r5, r3, r1
 80041b0:	f04f 0200 	mov.w	r2, #0
 80041b4:	f04f 0300 	mov.w	r3, #0
 80041b8:	00eb      	lsls	r3, r5, #3
 80041ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041be:	00e2      	lsls	r2, r4, #3
 80041c0:	4614      	mov	r4, r2
 80041c2:	461d      	mov	r5, r3
 80041c4:	4643      	mov	r3, r8
 80041c6:	18e3      	adds	r3, r4, r3
 80041c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80041cc:	464b      	mov	r3, r9
 80041ce:	eb45 0303 	adc.w	r3, r5, r3
 80041d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80041d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80041e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80041e6:	f04f 0200 	mov.w	r2, #0
 80041ea:	f04f 0300 	mov.w	r3, #0
 80041ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80041f2:	4629      	mov	r1, r5
 80041f4:	008b      	lsls	r3, r1, #2
 80041f6:	4621      	mov	r1, r4
 80041f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041fc:	4621      	mov	r1, r4
 80041fe:	008a      	lsls	r2, r1, #2
 8004200:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004204:	f7fc f854 	bl	80002b0 <__aeabi_uldivmod>
 8004208:	4602      	mov	r2, r0
 800420a:	460b      	mov	r3, r1
 800420c:	4b60      	ldr	r3, [pc, #384]	@ (8004390 <UART_SetConfig+0x4e4>)
 800420e:	fba3 2302 	umull	r2, r3, r3, r2
 8004212:	095b      	lsrs	r3, r3, #5
 8004214:	011c      	lsls	r4, r3, #4
 8004216:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800421a:	2200      	movs	r2, #0
 800421c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004220:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004224:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004228:	4642      	mov	r2, r8
 800422a:	464b      	mov	r3, r9
 800422c:	1891      	adds	r1, r2, r2
 800422e:	61b9      	str	r1, [r7, #24]
 8004230:	415b      	adcs	r3, r3
 8004232:	61fb      	str	r3, [r7, #28]
 8004234:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004238:	4641      	mov	r1, r8
 800423a:	1851      	adds	r1, r2, r1
 800423c:	6139      	str	r1, [r7, #16]
 800423e:	4649      	mov	r1, r9
 8004240:	414b      	adcs	r3, r1
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	f04f 0200 	mov.w	r2, #0
 8004248:	f04f 0300 	mov.w	r3, #0
 800424c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004250:	4659      	mov	r1, fp
 8004252:	00cb      	lsls	r3, r1, #3
 8004254:	4651      	mov	r1, sl
 8004256:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800425a:	4651      	mov	r1, sl
 800425c:	00ca      	lsls	r2, r1, #3
 800425e:	4610      	mov	r0, r2
 8004260:	4619      	mov	r1, r3
 8004262:	4603      	mov	r3, r0
 8004264:	4642      	mov	r2, r8
 8004266:	189b      	adds	r3, r3, r2
 8004268:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800426c:	464b      	mov	r3, r9
 800426e:	460a      	mov	r2, r1
 8004270:	eb42 0303 	adc.w	r3, r2, r3
 8004274:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004282:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004284:	f04f 0200 	mov.w	r2, #0
 8004288:	f04f 0300 	mov.w	r3, #0
 800428c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004290:	4649      	mov	r1, r9
 8004292:	008b      	lsls	r3, r1, #2
 8004294:	4641      	mov	r1, r8
 8004296:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800429a:	4641      	mov	r1, r8
 800429c:	008a      	lsls	r2, r1, #2
 800429e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80042a2:	f7fc f805 	bl	80002b0 <__aeabi_uldivmod>
 80042a6:	4602      	mov	r2, r0
 80042a8:	460b      	mov	r3, r1
 80042aa:	4611      	mov	r1, r2
 80042ac:	4b38      	ldr	r3, [pc, #224]	@ (8004390 <UART_SetConfig+0x4e4>)
 80042ae:	fba3 2301 	umull	r2, r3, r3, r1
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	2264      	movs	r2, #100	@ 0x64
 80042b6:	fb02 f303 	mul.w	r3, r2, r3
 80042ba:	1acb      	subs	r3, r1, r3
 80042bc:	011b      	lsls	r3, r3, #4
 80042be:	3332      	adds	r3, #50	@ 0x32
 80042c0:	4a33      	ldr	r2, [pc, #204]	@ (8004390 <UART_SetConfig+0x4e4>)
 80042c2:	fba2 2303 	umull	r2, r3, r2, r3
 80042c6:	095b      	lsrs	r3, r3, #5
 80042c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042cc:	441c      	add	r4, r3
 80042ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042d2:	2200      	movs	r2, #0
 80042d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80042d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80042d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80042dc:	4642      	mov	r2, r8
 80042de:	464b      	mov	r3, r9
 80042e0:	1891      	adds	r1, r2, r2
 80042e2:	60b9      	str	r1, [r7, #8]
 80042e4:	415b      	adcs	r3, r3
 80042e6:	60fb      	str	r3, [r7, #12]
 80042e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042ec:	4641      	mov	r1, r8
 80042ee:	1851      	adds	r1, r2, r1
 80042f0:	6039      	str	r1, [r7, #0]
 80042f2:	4649      	mov	r1, r9
 80042f4:	414b      	adcs	r3, r1
 80042f6:	607b      	str	r3, [r7, #4]
 80042f8:	f04f 0200 	mov.w	r2, #0
 80042fc:	f04f 0300 	mov.w	r3, #0
 8004300:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004304:	4659      	mov	r1, fp
 8004306:	00cb      	lsls	r3, r1, #3
 8004308:	4651      	mov	r1, sl
 800430a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800430e:	4651      	mov	r1, sl
 8004310:	00ca      	lsls	r2, r1, #3
 8004312:	4610      	mov	r0, r2
 8004314:	4619      	mov	r1, r3
 8004316:	4603      	mov	r3, r0
 8004318:	4642      	mov	r2, r8
 800431a:	189b      	adds	r3, r3, r2
 800431c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800431e:	464b      	mov	r3, r9
 8004320:	460a      	mov	r2, r1
 8004322:	eb42 0303 	adc.w	r3, r2, r3
 8004326:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	663b      	str	r3, [r7, #96]	@ 0x60
 8004332:	667a      	str	r2, [r7, #100]	@ 0x64
 8004334:	f04f 0200 	mov.w	r2, #0
 8004338:	f04f 0300 	mov.w	r3, #0
 800433c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004340:	4649      	mov	r1, r9
 8004342:	008b      	lsls	r3, r1, #2
 8004344:	4641      	mov	r1, r8
 8004346:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800434a:	4641      	mov	r1, r8
 800434c:	008a      	lsls	r2, r1, #2
 800434e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004352:	f7fb ffad 	bl	80002b0 <__aeabi_uldivmod>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	4b0d      	ldr	r3, [pc, #52]	@ (8004390 <UART_SetConfig+0x4e4>)
 800435c:	fba3 1302 	umull	r1, r3, r3, r2
 8004360:	095b      	lsrs	r3, r3, #5
 8004362:	2164      	movs	r1, #100	@ 0x64
 8004364:	fb01 f303 	mul.w	r3, r1, r3
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	011b      	lsls	r3, r3, #4
 800436c:	3332      	adds	r3, #50	@ 0x32
 800436e:	4a08      	ldr	r2, [pc, #32]	@ (8004390 <UART_SetConfig+0x4e4>)
 8004370:	fba2 2303 	umull	r2, r3, r2, r3
 8004374:	095b      	lsrs	r3, r3, #5
 8004376:	f003 020f 	and.w	r2, r3, #15
 800437a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4422      	add	r2, r4
 8004382:	609a      	str	r2, [r3, #8]
}
 8004384:	bf00      	nop
 8004386:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800438a:	46bd      	mov	sp, r7
 800438c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004390:	51eb851f 	.word	0x51eb851f

08004394 <siprintf>:
 8004394:	b40e      	push	{r1, r2, r3}
 8004396:	b510      	push	{r4, lr}
 8004398:	b09d      	sub	sp, #116	@ 0x74
 800439a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800439c:	9002      	str	r0, [sp, #8]
 800439e:	9006      	str	r0, [sp, #24]
 80043a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80043a4:	480a      	ldr	r0, [pc, #40]	@ (80043d0 <siprintf+0x3c>)
 80043a6:	9107      	str	r1, [sp, #28]
 80043a8:	9104      	str	r1, [sp, #16]
 80043aa:	490a      	ldr	r1, [pc, #40]	@ (80043d4 <siprintf+0x40>)
 80043ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80043b0:	9105      	str	r1, [sp, #20]
 80043b2:	2400      	movs	r4, #0
 80043b4:	a902      	add	r1, sp, #8
 80043b6:	6800      	ldr	r0, [r0, #0]
 80043b8:	9301      	str	r3, [sp, #4]
 80043ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80043bc:	f000 ffe2 	bl	8005384 <_svfiprintf_r>
 80043c0:	9b02      	ldr	r3, [sp, #8]
 80043c2:	701c      	strb	r4, [r3, #0]
 80043c4:	b01d      	add	sp, #116	@ 0x74
 80043c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043ca:	b003      	add	sp, #12
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	20000028 	.word	0x20000028
 80043d4:	ffff0208 	.word	0xffff0208

080043d8 <__seofread>:
 80043d8:	2000      	movs	r0, #0
 80043da:	4770      	bx	lr

080043dc <memset>:
 80043dc:	4402      	add	r2, r0
 80043de:	4603      	mov	r3, r0
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d100      	bne.n	80043e6 <memset+0xa>
 80043e4:	4770      	bx	lr
 80043e6:	f803 1b01 	strb.w	r1, [r3], #1
 80043ea:	e7f9      	b.n	80043e0 <memset+0x4>

080043ec <validate_structure>:
 80043ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043ee:	6801      	ldr	r1, [r0, #0]
 80043f0:	293b      	cmp	r1, #59	@ 0x3b
 80043f2:	4604      	mov	r4, r0
 80043f4:	d911      	bls.n	800441a <validate_structure+0x2e>
 80043f6:	223c      	movs	r2, #60	@ 0x3c
 80043f8:	4668      	mov	r0, sp
 80043fa:	f000 fda1 	bl	8004f40 <div>
 80043fe:	9a01      	ldr	r2, [sp, #4]
 8004400:	6863      	ldr	r3, [r4, #4]
 8004402:	9900      	ldr	r1, [sp, #0]
 8004404:	2a00      	cmp	r2, #0
 8004406:	440b      	add	r3, r1
 8004408:	6063      	str	r3, [r4, #4]
 800440a:	bfbb      	ittet	lt
 800440c:	323c      	addlt	r2, #60	@ 0x3c
 800440e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8004412:	6022      	strge	r2, [r4, #0]
 8004414:	6022      	strlt	r2, [r4, #0]
 8004416:	bfb8      	it	lt
 8004418:	6063      	strlt	r3, [r4, #4]
 800441a:	6861      	ldr	r1, [r4, #4]
 800441c:	293b      	cmp	r1, #59	@ 0x3b
 800441e:	d911      	bls.n	8004444 <validate_structure+0x58>
 8004420:	223c      	movs	r2, #60	@ 0x3c
 8004422:	4668      	mov	r0, sp
 8004424:	f000 fd8c 	bl	8004f40 <div>
 8004428:	9a01      	ldr	r2, [sp, #4]
 800442a:	68a3      	ldr	r3, [r4, #8]
 800442c:	9900      	ldr	r1, [sp, #0]
 800442e:	2a00      	cmp	r2, #0
 8004430:	440b      	add	r3, r1
 8004432:	60a3      	str	r3, [r4, #8]
 8004434:	bfbb      	ittet	lt
 8004436:	323c      	addlt	r2, #60	@ 0x3c
 8004438:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800443c:	6062      	strge	r2, [r4, #4]
 800443e:	6062      	strlt	r2, [r4, #4]
 8004440:	bfb8      	it	lt
 8004442:	60a3      	strlt	r3, [r4, #8]
 8004444:	68a1      	ldr	r1, [r4, #8]
 8004446:	2917      	cmp	r1, #23
 8004448:	d911      	bls.n	800446e <validate_structure+0x82>
 800444a:	2218      	movs	r2, #24
 800444c:	4668      	mov	r0, sp
 800444e:	f000 fd77 	bl	8004f40 <div>
 8004452:	9a01      	ldr	r2, [sp, #4]
 8004454:	68e3      	ldr	r3, [r4, #12]
 8004456:	9900      	ldr	r1, [sp, #0]
 8004458:	2a00      	cmp	r2, #0
 800445a:	440b      	add	r3, r1
 800445c:	60e3      	str	r3, [r4, #12]
 800445e:	bfbb      	ittet	lt
 8004460:	3218      	addlt	r2, #24
 8004462:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8004466:	60a2      	strge	r2, [r4, #8]
 8004468:	60a2      	strlt	r2, [r4, #8]
 800446a:	bfb8      	it	lt
 800446c:	60e3      	strlt	r3, [r4, #12]
 800446e:	6921      	ldr	r1, [r4, #16]
 8004470:	290b      	cmp	r1, #11
 8004472:	d911      	bls.n	8004498 <validate_structure+0xac>
 8004474:	220c      	movs	r2, #12
 8004476:	4668      	mov	r0, sp
 8004478:	f000 fd62 	bl	8004f40 <div>
 800447c:	9a01      	ldr	r2, [sp, #4]
 800447e:	6963      	ldr	r3, [r4, #20]
 8004480:	9900      	ldr	r1, [sp, #0]
 8004482:	2a00      	cmp	r2, #0
 8004484:	440b      	add	r3, r1
 8004486:	6163      	str	r3, [r4, #20]
 8004488:	bfbb      	ittet	lt
 800448a:	320c      	addlt	r2, #12
 800448c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8004490:	6122      	strge	r2, [r4, #16]
 8004492:	6122      	strlt	r2, [r4, #16]
 8004494:	bfb8      	it	lt
 8004496:	6163      	strlt	r3, [r4, #20]
 8004498:	6963      	ldr	r3, [r4, #20]
 800449a:	079a      	lsls	r2, r3, #30
 800449c:	d11c      	bne.n	80044d8 <validate_structure+0xec>
 800449e:	2164      	movs	r1, #100	@ 0x64
 80044a0:	fb93 f2f1 	sdiv	r2, r3, r1
 80044a4:	fb01 3212 	mls	r2, r1, r2, r3
 80044a8:	b9c2      	cbnz	r2, 80044dc <validate_structure+0xf0>
 80044aa:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 80044ae:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80044b2:	fb93 f1f2 	sdiv	r1, r3, r2
 80044b6:	fb02 3311 	mls	r3, r2, r1, r3
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	bf0c      	ite	eq
 80044be:	231d      	moveq	r3, #29
 80044c0:	231c      	movne	r3, #28
 80044c2:	68e2      	ldr	r2, [r4, #12]
 80044c4:	2a00      	cmp	r2, #0
 80044c6:	dc0b      	bgt.n	80044e0 <validate_structure+0xf4>
 80044c8:	4d31      	ldr	r5, [pc, #196]	@ (8004590 <validate_structure+0x1a4>)
 80044ca:	200b      	movs	r0, #11
 80044cc:	2164      	movs	r1, #100	@ 0x64
 80044ce:	68e6      	ldr	r6, [r4, #12]
 80044d0:	2e00      	cmp	r6, #0
 80044d2:	dd30      	ble.n	8004536 <validate_structure+0x14a>
 80044d4:	b003      	add	sp, #12
 80044d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044d8:	231c      	movs	r3, #28
 80044da:	e7f2      	b.n	80044c2 <validate_structure+0xd6>
 80044dc:	231d      	movs	r3, #29
 80044de:	e7f0      	b.n	80044c2 <validate_structure+0xd6>
 80044e0:	4d2b      	ldr	r5, [pc, #172]	@ (8004590 <validate_structure+0x1a4>)
 80044e2:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 80044e6:	2a01      	cmp	r2, #1
 80044e8:	bf14      	ite	ne
 80044ea:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 80044ee:	4618      	moveq	r0, r3
 80044f0:	4281      	cmp	r1, r0
 80044f2:	ddef      	ble.n	80044d4 <validate_structure+0xe8>
 80044f4:	3201      	adds	r2, #1
 80044f6:	1a09      	subs	r1, r1, r0
 80044f8:	2a0c      	cmp	r2, #12
 80044fa:	60e1      	str	r1, [r4, #12]
 80044fc:	6122      	str	r2, [r4, #16]
 80044fe:	d1f0      	bne.n	80044e2 <validate_structure+0xf6>
 8004500:	6963      	ldr	r3, [r4, #20]
 8004502:	2100      	movs	r1, #0
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	6121      	str	r1, [r4, #16]
 8004508:	0791      	lsls	r1, r2, #30
 800450a:	6162      	str	r2, [r4, #20]
 800450c:	d13c      	bne.n	8004588 <validate_structure+0x19c>
 800450e:	2164      	movs	r1, #100	@ 0x64
 8004510:	fb92 f0f1 	sdiv	r0, r2, r1
 8004514:	fb01 2210 	mls	r2, r1, r0, r2
 8004518:	2a00      	cmp	r2, #0
 800451a:	d137      	bne.n	800458c <validate_structure+0x1a0>
 800451c:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 8004520:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004524:	fb93 f1f2 	sdiv	r1, r3, r2
 8004528:	fb02 3311 	mls	r3, r2, r1, r3
 800452c:	2b00      	cmp	r3, #0
 800452e:	bf0c      	ite	eq
 8004530:	231d      	moveq	r3, #29
 8004532:	231c      	movne	r3, #28
 8004534:	e7d5      	b.n	80044e2 <validate_structure+0xf6>
 8004536:	6922      	ldr	r2, [r4, #16]
 8004538:	3a01      	subs	r2, #1
 800453a:	6122      	str	r2, [r4, #16]
 800453c:	3201      	adds	r2, #1
 800453e:	d116      	bne.n	800456e <validate_structure+0x182>
 8004540:	6963      	ldr	r3, [r4, #20]
 8004542:	1e5a      	subs	r2, r3, #1
 8004544:	0797      	lsls	r7, r2, #30
 8004546:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800454a:	d119      	bne.n	8004580 <validate_structure+0x194>
 800454c:	fb92 f7f1 	sdiv	r7, r2, r1
 8004550:	fb01 2217 	mls	r2, r1, r7, r2
 8004554:	b9b2      	cbnz	r2, 8004584 <validate_structure+0x198>
 8004556:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800455a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800455e:	fb93 f7f2 	sdiv	r7, r3, r2
 8004562:	fb02 3317 	mls	r3, r2, r7, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	bf0c      	ite	eq
 800456a:	231d      	moveq	r3, #29
 800456c:	231c      	movne	r3, #28
 800456e:	6922      	ldr	r2, [r4, #16]
 8004570:	2a01      	cmp	r2, #1
 8004572:	bf14      	ite	ne
 8004574:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 8004578:	461a      	moveq	r2, r3
 800457a:	4432      	add	r2, r6
 800457c:	60e2      	str	r2, [r4, #12]
 800457e:	e7a6      	b.n	80044ce <validate_structure+0xe2>
 8004580:	231c      	movs	r3, #28
 8004582:	e7f4      	b.n	800456e <validate_structure+0x182>
 8004584:	231d      	movs	r3, #29
 8004586:	e7f2      	b.n	800456e <validate_structure+0x182>
 8004588:	231c      	movs	r3, #28
 800458a:	e7aa      	b.n	80044e2 <validate_structure+0xf6>
 800458c:	231d      	movs	r3, #29
 800458e:	e7a8      	b.n	80044e2 <validate_structure+0xf6>
 8004590:	08006524 	.word	0x08006524

08004594 <mktime>:
 8004594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004598:	b085      	sub	sp, #20
 800459a:	4607      	mov	r7, r0
 800459c:	f001 f9d2 	bl	8005944 <__gettzinfo>
 80045a0:	4681      	mov	r9, r0
 80045a2:	4638      	mov	r0, r7
 80045a4:	f7ff ff22 	bl	80043ec <validate_structure>
 80045a8:	e9d7 4300 	ldrd	r4, r3, [r7]
 80045ac:	223c      	movs	r2, #60	@ 0x3c
 80045ae:	fb02 4403 	mla	r4, r2, r3, r4
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	697d      	ldr	r5, [r7, #20]
 80045b6:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80045ba:	fb02 4403 	mla	r4, r2, r3, r4
 80045be:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 80045c2:	4ac3      	ldr	r2, [pc, #780]	@ (80048d0 <mktime+0x33c>)
 80045c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80045c8:	3e01      	subs	r6, #1
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	4416      	add	r6, r2
 80045ce:	dd11      	ble.n	80045f4 <mktime+0x60>
 80045d0:	07a9      	lsls	r1, r5, #30
 80045d2:	d10f      	bne.n	80045f4 <mktime+0x60>
 80045d4:	2264      	movs	r2, #100	@ 0x64
 80045d6:	fb95 f3f2 	sdiv	r3, r5, r2
 80045da:	fb02 5313 	mls	r3, r2, r3, r5
 80045de:	b943      	cbnz	r3, 80045f2 <mktime+0x5e>
 80045e0:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 80045e4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80045e8:	fb93 f1f2 	sdiv	r1, r3, r2
 80045ec:	fb02 3311 	mls	r3, r2, r1, r3
 80045f0:	b903      	cbnz	r3, 80045f4 <mktime+0x60>
 80045f2:	3601      	adds	r6, #1
 80045f4:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 80045f8:	3310      	adds	r3, #16
 80045fa:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80045fe:	4293      	cmp	r3, r2
 8004600:	61fe      	str	r6, [r7, #28]
 8004602:	f200 8170 	bhi.w	80048e6 <mktime+0x352>
 8004606:	2d46      	cmp	r5, #70	@ 0x46
 8004608:	f340 80b6 	ble.w	8004778 <mktime+0x1e4>
 800460c:	2346      	movs	r3, #70	@ 0x46
 800460e:	f240 1c6d 	movw	ip, #365	@ 0x16d
 8004612:	2164      	movs	r1, #100	@ 0x64
 8004614:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8004618:	079a      	lsls	r2, r3, #30
 800461a:	f040 80a7 	bne.w	800476c <mktime+0x1d8>
 800461e:	fb93 f2f1 	sdiv	r2, r3, r1
 8004622:	fb01 3212 	mls	r2, r1, r2, r3
 8004626:	2a00      	cmp	r2, #0
 8004628:	f040 80a3 	bne.w	8004772 <mktime+0x1de>
 800462c:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 8004630:	fb92 fef0 	sdiv	lr, r2, r0
 8004634:	fb00 221e 	mls	r2, r0, lr, r2
 8004638:	2a00      	cmp	r2, #0
 800463a:	bf0c      	ite	eq
 800463c:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 8004640:	4662      	movne	r2, ip
 8004642:	3301      	adds	r3, #1
 8004644:	429d      	cmp	r5, r3
 8004646:	4416      	add	r6, r2
 8004648:	d1e6      	bne.n	8004618 <mktime+0x84>
 800464a:	4ba2      	ldr	r3, [pc, #648]	@ (80048d4 <mktime+0x340>)
 800464c:	ea4f 78e4 	mov.w	r8, r4, asr #31
 8004650:	fbc6 4803 	smlal	r4, r8, r6, r3
 8004654:	f000 fa0a 	bl	8004a6c <__tz_lock>
 8004658:	f000 fa14 	bl	8004a84 <_tzset_unlocked>
 800465c:	4b9e      	ldr	r3, [pc, #632]	@ (80048d8 <mktime+0x344>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b00      	cmp	r3, #0
 8004662:	f000 8147 	beq.w	80048f4 <mktime+0x360>
 8004666:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800466a:	6978      	ldr	r0, [r7, #20]
 800466c:	4653      	mov	r3, sl
 800466e:	2b01      	cmp	r3, #1
 8004670:	bfa8      	it	ge
 8004672:	2301      	movge	r3, #1
 8004674:	9301      	str	r3, [sp, #4]
 8004676:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800467a:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800467e:	4283      	cmp	r3, r0
 8004680:	f040 80bd 	bne.w	80047fe <mktime+0x26a>
 8004684:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 8004688:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800468c:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 8004690:	1a13      	subs	r3, r2, r0
 8004692:	9303      	str	r3, [sp, #12]
 8004694:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 8004698:	9302      	str	r3, [sp, #8]
 800469a:	9a02      	ldr	r2, [sp, #8]
 800469c:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 80046a0:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 80046a4:	ebb2 0e03 	subs.w	lr, r2, r3
 80046a8:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 80046ac:	4574      	cmp	r4, lr
 80046ae:	eb78 0201 	sbcs.w	r2, r8, r1
 80046b2:	f280 80c7 	bge.w	8004844 <mktime+0x2b0>
 80046b6:	f8d9 2000 	ldr.w	r2, [r9]
 80046ba:	2a00      	cmp	r2, #0
 80046bc:	f000 80d0 	beq.w	8004860 <mktime+0x2cc>
 80046c0:	9a03      	ldr	r2, [sp, #12]
 80046c2:	4294      	cmp	r4, r2
 80046c4:	eb78 020b 	sbcs.w	r2, r8, fp
 80046c8:	f2c0 8111 	blt.w	80048ee <mktime+0x35a>
 80046cc:	4574      	cmp	r4, lr
 80046ce:	eb78 0101 	sbcs.w	r1, r8, r1
 80046d2:	bfb4      	ite	lt
 80046d4:	f04f 0b01 	movlt.w	fp, #1
 80046d8:	f04f 0b00 	movge.w	fp, #0
 80046dc:	f1ba 0f00 	cmp.w	sl, #0
 80046e0:	f2c0 8094 	blt.w	800480c <mktime+0x278>
 80046e4:	9a01      	ldr	r2, [sp, #4]
 80046e6:	ea82 0a0b 	eor.w	sl, r2, fp
 80046ea:	f1ba 0f01 	cmp.w	sl, #1
 80046ee:	f040 808d 	bne.w	800480c <mktime+0x278>
 80046f2:	f1bb 0f00 	cmp.w	fp, #0
 80046f6:	f000 80c2 	beq.w	800487e <mktime+0x2ea>
 80046fa:	1a1b      	subs	r3, r3, r0
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	441a      	add	r2, r3
 8004700:	191c      	adds	r4, r3, r4
 8004702:	603a      	str	r2, [r7, #0]
 8004704:	4638      	mov	r0, r7
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	9201      	str	r2, [sp, #4]
 800470a:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800470e:	f7ff fe6d 	bl	80043ec <validate_structure>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	9a01      	ldr	r2, [sp, #4]
 8004716:	1a9b      	subs	r3, r3, r2
 8004718:	d078      	beq.n	800480c <mktime+0x278>
 800471a:	2b01      	cmp	r3, #1
 800471c:	f300 80b1 	bgt.w	8004882 <mktime+0x2ee>
 8004720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004724:	bfa8      	it	ge
 8004726:	469a      	movge	sl, r3
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	eb1a 0303 	adds.w	r3, sl, r3
 800472e:	4456      	add	r6, sl
 8004730:	f140 80b0 	bpl.w	8004894 <mktime+0x300>
 8004734:	1e6b      	subs	r3, r5, #1
 8004736:	0799      	lsls	r1, r3, #30
 8004738:	f040 80a6 	bne.w	8004888 <mktime+0x2f4>
 800473c:	2264      	movs	r2, #100	@ 0x64
 800473e:	fb93 f1f2 	sdiv	r1, r3, r2
 8004742:	fb02 3311 	mls	r3, r2, r1, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	f040 80a1 	bne.w	800488e <mktime+0x2fa>
 800474c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8004750:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 8004754:	fb95 f2f3 	sdiv	r2, r5, r3
 8004758:	fb03 5512 	mls	r5, r3, r2, r5
 800475c:	2d00      	cmp	r5, #0
 800475e:	f240 136d 	movw	r3, #365	@ 0x16d
 8004762:	bf18      	it	ne
 8004764:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 8004768:	61fb      	str	r3, [r7, #28]
 800476a:	e04f      	b.n	800480c <mktime+0x278>
 800476c:	f240 126d 	movw	r2, #365	@ 0x16d
 8004770:	e767      	b.n	8004642 <mktime+0xae>
 8004772:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 8004776:	e764      	b.n	8004642 <mktime+0xae>
 8004778:	f43f af67 	beq.w	800464a <mktime+0xb6>
 800477c:	2345      	movs	r3, #69	@ 0x45
 800477e:	f240 1c6d 	movw	ip, #365	@ 0x16d
 8004782:	2164      	movs	r1, #100	@ 0x64
 8004784:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8004788:	e012      	b.n	80047b0 <mktime+0x21c>
 800478a:	bb62      	cbnz	r2, 80047e6 <mktime+0x252>
 800478c:	fb93 f2f1 	sdiv	r2, r3, r1
 8004790:	fb01 3212 	mls	r2, r1, r2, r3
 8004794:	bb52      	cbnz	r2, 80047ec <mktime+0x258>
 8004796:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800479a:	fb92 fef0 	sdiv	lr, r2, r0
 800479e:	fb00 221e 	mls	r2, r0, lr, r2
 80047a2:	2a00      	cmp	r2, #0
 80047a4:	bf0c      	ite	eq
 80047a6:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 80047aa:	4662      	movne	r2, ip
 80047ac:	1ab6      	subs	r6, r6, r2
 80047ae:	3b01      	subs	r3, #1
 80047b0:	429d      	cmp	r5, r3
 80047b2:	f003 0203 	and.w	r2, r3, #3
 80047b6:	dbe8      	blt.n	800478a <mktime+0x1f6>
 80047b8:	b9da      	cbnz	r2, 80047f2 <mktime+0x25e>
 80047ba:	2264      	movs	r2, #100	@ 0x64
 80047bc:	fb95 f3f2 	sdiv	r3, r5, r2
 80047c0:	fb02 5313 	mls	r3, r2, r3, r5
 80047c4:	b9c3      	cbnz	r3, 80047f8 <mktime+0x264>
 80047c6:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 80047ca:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80047ce:	fb93 f1f2 	sdiv	r1, r3, r2
 80047d2:	fb02 3311 	mls	r3, r2, r1, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f240 136d 	movw	r3, #365	@ 0x16d
 80047dc:	bf08      	it	eq
 80047de:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 80047e2:	1af6      	subs	r6, r6, r3
 80047e4:	e731      	b.n	800464a <mktime+0xb6>
 80047e6:	f240 126d 	movw	r2, #365	@ 0x16d
 80047ea:	e7df      	b.n	80047ac <mktime+0x218>
 80047ec:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 80047f0:	e7dc      	b.n	80047ac <mktime+0x218>
 80047f2:	f240 136d 	movw	r3, #365	@ 0x16d
 80047f6:	e7f4      	b.n	80047e2 <mktime+0x24e>
 80047f8:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 80047fc:	e7f1      	b.n	80047e2 <mktime+0x24e>
 80047fe:	f000 f881 	bl	8004904 <__tzcalc_limits>
 8004802:	2800      	cmp	r0, #0
 8004804:	f47f af3e 	bne.w	8004684 <mktime+0xf0>
 8004808:	f8dd b004 	ldr.w	fp, [sp, #4]
 800480c:	f1bb 0f01 	cmp.w	fp, #1
 8004810:	d172      	bne.n	80048f8 <mktime+0x364>
 8004812:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 8004816:	191c      	adds	r4, r3, r4
 8004818:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800481c:	f04f 0b01 	mov.w	fp, #1
 8004820:	f000 f92a 	bl	8004a78 <__tz_unlock>
 8004824:	3604      	adds	r6, #4
 8004826:	2307      	movs	r3, #7
 8004828:	fb96 f3f3 	sdiv	r3, r6, r3
 800482c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004830:	1af6      	subs	r6, r6, r3
 8004832:	d456      	bmi.n	80048e2 <mktime+0x34e>
 8004834:	f8c7 b020 	str.w	fp, [r7, #32]
 8004838:	61be      	str	r6, [r7, #24]
 800483a:	4620      	mov	r0, r4
 800483c:	4641      	mov	r1, r8
 800483e:	b005      	add	sp, #20
 8004840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004844:	9a02      	ldr	r2, [sp, #8]
 8004846:	1a12      	subs	r2, r2, r0
 8004848:	9202      	str	r2, [sp, #8]
 800484a:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800484e:	eb6c 0c02 	sbc.w	ip, ip, r2
 8004852:	9a02      	ldr	r2, [sp, #8]
 8004854:	4294      	cmp	r4, r2
 8004856:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800485a:	f6bf af2c 	bge.w	80046b6 <mktime+0x122>
 800485e:	e7d3      	b.n	8004808 <mktime+0x274>
 8004860:	9a03      	ldr	r2, [sp, #12]
 8004862:	4294      	cmp	r4, r2
 8004864:	eb78 020b 	sbcs.w	r2, r8, fp
 8004868:	f6ff af30 	blt.w	80046cc <mktime+0x138>
 800486c:	f1ba 0f00 	cmp.w	sl, #0
 8004870:	dbcf      	blt.n	8004812 <mktime+0x27e>
 8004872:	f04f 0b01 	mov.w	fp, #1
 8004876:	e735      	b.n	80046e4 <mktime+0x150>
 8004878:	f04f 0b00 	mov.w	fp, #0
 800487c:	e732      	b.n	80046e4 <mktime+0x150>
 800487e:	1ac3      	subs	r3, r0, r3
 8004880:	e73c      	b.n	80046fc <mktime+0x168>
 8004882:	f04f 3aff 	mov.w	sl, #4294967295
 8004886:	e74f      	b.n	8004728 <mktime+0x194>
 8004888:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800488c:	e76c      	b.n	8004768 <mktime+0x1d4>
 800488e:	f240 136d 	movw	r3, #365	@ 0x16d
 8004892:	e769      	b.n	8004768 <mktime+0x1d4>
 8004894:	07aa      	lsls	r2, r5, #30
 8004896:	d117      	bne.n	80048c8 <mktime+0x334>
 8004898:	2164      	movs	r1, #100	@ 0x64
 800489a:	fb95 f2f1 	sdiv	r2, r5, r1
 800489e:	fb01 5212 	mls	r2, r1, r2, r5
 80048a2:	b9da      	cbnz	r2, 80048dc <mktime+0x348>
 80048a4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80048a8:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 80048ac:	fb95 f1f2 	sdiv	r1, r5, r2
 80048b0:	fb02 5511 	mls	r5, r2, r1, r5
 80048b4:	2d00      	cmp	r5, #0
 80048b6:	f240 126d 	movw	r2, #365	@ 0x16d
 80048ba:	bf08      	it	eq
 80048bc:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 80048c0:	4293      	cmp	r3, r2
 80048c2:	bfa8      	it	ge
 80048c4:	1a9b      	subge	r3, r3, r2
 80048c6:	e74f      	b.n	8004768 <mktime+0x1d4>
 80048c8:	f240 126d 	movw	r2, #365	@ 0x16d
 80048cc:	e7f8      	b.n	80048c0 <mktime+0x32c>
 80048ce:	bf00      	nop
 80048d0:	080064f4 	.word	0x080064f4
 80048d4:	00015180 	.word	0x00015180
 80048d8:	200007b4 	.word	0x200007b4
 80048dc:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 80048e0:	e7ee      	b.n	80048c0 <mktime+0x32c>
 80048e2:	3607      	adds	r6, #7
 80048e4:	e7a6      	b.n	8004834 <mktime+0x2a0>
 80048e6:	f04f 34ff 	mov.w	r4, #4294967295
 80048ea:	46a0      	mov	r8, r4
 80048ec:	e7a5      	b.n	800483a <mktime+0x2a6>
 80048ee:	f1ba 0f00 	cmp.w	sl, #0
 80048f2:	dac1      	bge.n	8004878 <mktime+0x2e4>
 80048f4:	f04f 0b00 	mov.w	fp, #0
 80048f8:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 80048fc:	191c      	adds	r4, r3, r4
 80048fe:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 8004902:	e78d      	b.n	8004820 <mktime+0x28c>

08004904 <__tzcalc_limits>:
 8004904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004908:	4604      	mov	r4, r0
 800490a:	f001 f81b 	bl	8005944 <__gettzinfo>
 800490e:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 8004912:	429c      	cmp	r4, r3
 8004914:	f340 80a3 	ble.w	8004a5e <__tzcalc_limits+0x15a>
 8004918:	f46f 61f6 	mvn.w	r1, #1968	@ 0x7b0
 800491c:	1865      	adds	r5, r4, r1
 800491e:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 8004922:	f240 126d 	movw	r2, #365	@ 0x16d
 8004926:	10ad      	asrs	r5, r5, #2
 8004928:	fb02 5503 	mla	r5, r2, r3, r5
 800492c:	f46f 66c8 	mvn.w	r6, #1600	@ 0x640
 8004930:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8004934:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 8004938:	fb93 f3f2 	sdiv	r3, r3, r2
 800493c:	441d      	add	r5, r3
 800493e:	19a3      	adds	r3, r4, r6
 8004940:	4e48      	ldr	r6, [pc, #288]	@ (8004a64 <__tzcalc_limits+0x160>)
 8004942:	6044      	str	r4, [r0, #4]
 8004944:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004948:	4601      	mov	r1, r0
 800494a:	fbb3 f3f2 	udiv	r3, r3, r2
 800494e:	f100 0750 	add.w	r7, r0, #80	@ 0x50
 8004952:	441d      	add	r5, r3
 8004954:	7a0b      	ldrb	r3, [r1, #8]
 8004956:	f8d1 c014 	ldr.w	ip, [r1, #20]
 800495a:	2b4a      	cmp	r3, #74	@ 0x4a
 800495c:	d138      	bne.n	80049d0 <__tzcalc_limits+0xcc>
 800495e:	07a2      	lsls	r2, r4, #30
 8004960:	eb05 030c 	add.w	r3, r5, ip
 8004964:	d106      	bne.n	8004974 <__tzcalc_limits+0x70>
 8004966:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800496a:	fb94 f2fe 	sdiv	r2, r4, lr
 800496e:	fb0e 4212 	mls	r2, lr, r2, r4
 8004972:	b932      	cbnz	r2, 8004982 <__tzcalc_limits+0x7e>
 8004974:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 8004978:	fb94 f2fe 	sdiv	r2, r4, lr
 800497c:	fb0e 4212 	mls	r2, lr, r2, r4
 8004980:	bb1a      	cbnz	r2, 80049ca <__tzcalc_limits+0xc6>
 8004982:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
 8004986:	bfd4      	ite	le
 8004988:	f04f 0c00 	movle.w	ip, #0
 800498c:	f04f 0c01 	movgt.w	ip, #1
 8004990:	4463      	add	r3, ip
 8004992:	3b01      	subs	r3, #1
 8004994:	698a      	ldr	r2, [r1, #24]
 8004996:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 800499a:	fbc3 2c06 	smlal	r2, ip, r3, r6
 800499e:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80049a0:	18d2      	adds	r2, r2, r3
 80049a2:	eb4c 73e3 	adc.w	r3, ip, r3, asr #31
 80049a6:	e9c1 2308 	strd	r2, r3, [r1, #32]
 80049aa:	3128      	adds	r1, #40	@ 0x28
 80049ac:	428f      	cmp	r7, r1
 80049ae:	d1d1      	bne.n	8004954 <__tzcalc_limits+0x50>
 80049b0:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 80049b4:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 80049b8:	428c      	cmp	r4, r1
 80049ba:	4193      	sbcs	r3, r2
 80049bc:	bfb4      	ite	lt
 80049be:	2301      	movlt	r3, #1
 80049c0:	2300      	movge	r3, #0
 80049c2:	6003      	str	r3, [r0, #0]
 80049c4:	2001      	movs	r0, #1
 80049c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049ca:	f04f 0c00 	mov.w	ip, #0
 80049ce:	e7df      	b.n	8004990 <__tzcalc_limits+0x8c>
 80049d0:	2b44      	cmp	r3, #68	@ 0x44
 80049d2:	d102      	bne.n	80049da <__tzcalc_limits+0xd6>
 80049d4:	eb05 030c 	add.w	r3, r5, ip
 80049d8:	e7dc      	b.n	8004994 <__tzcalc_limits+0x90>
 80049da:	07a3      	lsls	r3, r4, #30
 80049dc:	d105      	bne.n	80049ea <__tzcalc_limits+0xe6>
 80049de:	2264      	movs	r2, #100	@ 0x64
 80049e0:	fb94 f3f2 	sdiv	r3, r4, r2
 80049e4:	fb02 4313 	mls	r3, r2, r3, r4
 80049e8:	bb93      	cbnz	r3, 8004a50 <__tzcalc_limits+0x14c>
 80049ea:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80049ee:	fb94 f3f2 	sdiv	r3, r4, r2
 80049f2:	fb02 4313 	mls	r3, r2, r3, r4
 80049f6:	fab3 f383 	clz	r3, r3
 80049fa:	095b      	lsrs	r3, r3, #5
 80049fc:	f8df e068 	ldr.w	lr, [pc, #104]	@ 8004a68 <__tzcalc_limits+0x164>
 8004a00:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8004a04:	425b      	negs	r3, r3
 8004a06:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a0a:	462a      	mov	r2, r5
 8004a0c:	f04f 0800 	mov.w	r8, #0
 8004a10:	4473      	add	r3, lr
 8004a12:	f108 0801 	add.w	r8, r8, #1
 8004a16:	45c1      	cmp	r9, r8
 8004a18:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
 8004a1c:	dc1a      	bgt.n	8004a54 <__tzcalc_limits+0x150>
 8004a1e:	f102 0804 	add.w	r8, r2, #4
 8004a22:	2307      	movs	r3, #7
 8004a24:	fb98 f3f3 	sdiv	r3, r8, r3
 8004a28:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004a2c:	eba8 0303 	sub.w	r3, r8, r3
 8004a30:	ebbc 0c03 	subs.w	ip, ip, r3
 8004a34:	690b      	ldr	r3, [r1, #16]
 8004a36:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a3a:	bf48      	it	mi
 8004a3c:	f10c 0c07 	addmi.w	ip, ip, #7
 8004a40:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004a44:	449c      	add	ip, r3
 8004a46:	45f4      	cmp	ip, lr
 8004a48:	da06      	bge.n	8004a58 <__tzcalc_limits+0x154>
 8004a4a:	eb02 030c 	add.w	r3, r2, ip
 8004a4e:	e7a1      	b.n	8004994 <__tzcalc_limits+0x90>
 8004a50:	2301      	movs	r3, #1
 8004a52:	e7d3      	b.n	80049fc <__tzcalc_limits+0xf8>
 8004a54:	4472      	add	r2, lr
 8004a56:	e7dc      	b.n	8004a12 <__tzcalc_limits+0x10e>
 8004a58:	f1ac 0c07 	sub.w	ip, ip, #7
 8004a5c:	e7f3      	b.n	8004a46 <__tzcalc_limits+0x142>
 8004a5e:	2000      	movs	r0, #0
 8004a60:	e7b1      	b.n	80049c6 <__tzcalc_limits+0xc2>
 8004a62:	bf00      	nop
 8004a64:	00015180 	.word	0x00015180
 8004a68:	080066f0 	.word	0x080066f0

08004a6c <__tz_lock>:
 8004a6c:	4801      	ldr	r0, [pc, #4]	@ (8004a74 <__tz_lock+0x8>)
 8004a6e:	f000 ba5b 	b.w	8004f28 <__retarget_lock_acquire>
 8004a72:	bf00      	nop
 8004a74:	200007bc 	.word	0x200007bc

08004a78 <__tz_unlock>:
 8004a78:	4801      	ldr	r0, [pc, #4]	@ (8004a80 <__tz_unlock+0x8>)
 8004a7a:	f000 ba57 	b.w	8004f2c <__retarget_lock_release>
 8004a7e:	bf00      	nop
 8004a80:	200007bc 	.word	0x200007bc

08004a84 <_tzset_unlocked>:
 8004a84:	4b01      	ldr	r3, [pc, #4]	@ (8004a8c <_tzset_unlocked+0x8>)
 8004a86:	6818      	ldr	r0, [r3, #0]
 8004a88:	f000 b802 	b.w	8004a90 <_tzset_unlocked_r>
 8004a8c:	20000028 	.word	0x20000028

08004a90 <_tzset_unlocked_r>:
 8004a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a94:	b08d      	sub	sp, #52	@ 0x34
 8004a96:	4607      	mov	r7, r0
 8004a98:	f000 ff54 	bl	8005944 <__gettzinfo>
 8004a9c:	49bc      	ldr	r1, [pc, #752]	@ (8004d90 <_tzset_unlocked_r+0x300>)
 8004a9e:	4dbd      	ldr	r5, [pc, #756]	@ (8004d94 <_tzset_unlocked_r+0x304>)
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	4638      	mov	r0, r7
 8004aa4:	f000 fada 	bl	800505c <_getenv_r>
 8004aa8:	4606      	mov	r6, r0
 8004aaa:	bb10      	cbnz	r0, 8004af2 <_tzset_unlocked_r+0x62>
 8004aac:	4bba      	ldr	r3, [pc, #744]	@ (8004d98 <_tzset_unlocked_r+0x308>)
 8004aae:	4abb      	ldr	r2, [pc, #748]	@ (8004d9c <_tzset_unlocked_r+0x30c>)
 8004ab0:	6018      	str	r0, [r3, #0]
 8004ab2:	4bbb      	ldr	r3, [pc, #748]	@ (8004da0 <_tzset_unlocked_r+0x310>)
 8004ab4:	62a0      	str	r0, [r4, #40]	@ 0x28
 8004ab6:	6018      	str	r0, [r3, #0]
 8004ab8:	4bba      	ldr	r3, [pc, #744]	@ (8004da4 <_tzset_unlocked_r+0x314>)
 8004aba:	6520      	str	r0, [r4, #80]	@ 0x50
 8004abc:	e9c3 2200 	strd	r2, r2, [r3]
 8004ac0:	214a      	movs	r1, #74	@ 0x4a
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	e9c4 0003 	strd	r0, r0, [r4, #12]
 8004aca:	e9c4 0005 	strd	r0, r0, [r4, #20]
 8004ace:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 8004ad2:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 8004ad6:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8004ada:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 8004ade:	6828      	ldr	r0, [r5, #0]
 8004ae0:	7221      	strb	r1, [r4, #8]
 8004ae2:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 8004ae6:	f000 fac1 	bl	800506c <free>
 8004aea:	602e      	str	r6, [r5, #0]
 8004aec:	b00d      	add	sp, #52	@ 0x34
 8004aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004af2:	6829      	ldr	r1, [r5, #0]
 8004af4:	2900      	cmp	r1, #0
 8004af6:	f040 808e 	bne.w	8004c16 <_tzset_unlocked_r+0x186>
 8004afa:	6828      	ldr	r0, [r5, #0]
 8004afc:	f000 fab6 	bl	800506c <free>
 8004b00:	4630      	mov	r0, r6
 8004b02:	f7fb fb77 	bl	80001f4 <strlen>
 8004b06:	1c41      	adds	r1, r0, #1
 8004b08:	4638      	mov	r0, r7
 8004b0a:	f000 fad9 	bl	80050c0 <_malloc_r>
 8004b0e:	6028      	str	r0, [r5, #0]
 8004b10:	2800      	cmp	r0, #0
 8004b12:	f040 8086 	bne.w	8004c22 <_tzset_unlocked_r+0x192>
 8004b16:	4aa2      	ldr	r2, [pc, #648]	@ (8004da0 <_tzset_unlocked_r+0x310>)
 8004b18:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 8004da4 <_tzset_unlocked_r+0x314>
 8004b1c:	f8df a278 	ldr.w	sl, [pc, #632]	@ 8004d98 <_tzset_unlocked_r+0x308>
 8004b20:	2300      	movs	r3, #0
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	4aa0      	ldr	r2, [pc, #640]	@ (8004da8 <_tzset_unlocked_r+0x318>)
 8004b26:	f8ca 3000 	str.w	r3, [sl]
 8004b2a:	2000      	movs	r0, #0
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	e9c8 2200 	strd	r2, r2, [r8]
 8004b32:	e9c4 3303 	strd	r3, r3, [r4, #12]
 8004b36:	e9c4 3305 	strd	r3, r3, [r4, #20]
 8004b3a:	e9c4 0108 	strd	r0, r1, [r4, #32]
 8004b3e:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8004b42:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 8004b46:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 8004b4a:	224a      	movs	r2, #74	@ 0x4a
 8004b4c:	7222      	strb	r2, [r4, #8]
 8004b4e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b50:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 8004b54:	6523      	str	r3, [r4, #80]	@ 0x50
 8004b56:	7833      	ldrb	r3, [r6, #0]
 8004b58:	2b3a      	cmp	r3, #58	@ 0x3a
 8004b5a:	bf08      	it	eq
 8004b5c:	3601      	addeq	r6, #1
 8004b5e:	7833      	ldrb	r3, [r6, #0]
 8004b60:	2b3c      	cmp	r3, #60	@ 0x3c
 8004b62:	d162      	bne.n	8004c2a <_tzset_unlocked_r+0x19a>
 8004b64:	1c75      	adds	r5, r6, #1
 8004b66:	4a91      	ldr	r2, [pc, #580]	@ (8004dac <_tzset_unlocked_r+0x31c>)
 8004b68:	4991      	ldr	r1, [pc, #580]	@ (8004db0 <_tzset_unlocked_r+0x320>)
 8004b6a:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	f000 fe91 	bl	8005894 <siscanf>
 8004b72:	2800      	cmp	r0, #0
 8004b74:	ddba      	ble.n	8004aec <_tzset_unlocked_r+0x5c>
 8004b76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b78:	1eda      	subs	r2, r3, #3
 8004b7a:	2a07      	cmp	r2, #7
 8004b7c:	d8b6      	bhi.n	8004aec <_tzset_unlocked_r+0x5c>
 8004b7e:	5ceb      	ldrb	r3, [r5, r3]
 8004b80:	2b3e      	cmp	r3, #62	@ 0x3e
 8004b82:	d1b3      	bne.n	8004aec <_tzset_unlocked_r+0x5c>
 8004b84:	3602      	adds	r6, #2
 8004b86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b88:	18f5      	adds	r5, r6, r3
 8004b8a:	5cf3      	ldrb	r3, [r6, r3]
 8004b8c:	2b2d      	cmp	r3, #45	@ 0x2d
 8004b8e:	d15a      	bne.n	8004c46 <_tzset_unlocked_r+0x1b6>
 8004b90:	3501      	adds	r5, #1
 8004b92:	f04f 39ff 	mov.w	r9, #4294967295
 8004b96:	2300      	movs	r3, #0
 8004b98:	f8ad 301e 	strh.w	r3, [sp, #30]
 8004b9c:	f8ad 3020 	strh.w	r3, [sp, #32]
 8004ba0:	af08      	add	r7, sp, #32
 8004ba2:	ab0a      	add	r3, sp, #40	@ 0x28
 8004ba4:	e9cd 3701 	strd	r3, r7, [sp, #4]
 8004ba8:	9303      	str	r3, [sp, #12]
 8004baa:	f10d 031e 	add.w	r3, sp, #30
 8004bae:	9300      	str	r3, [sp, #0]
 8004bb0:	4980      	ldr	r1, [pc, #512]	@ (8004db4 <_tzset_unlocked_r+0x324>)
 8004bb2:	ab0a      	add	r3, sp, #40	@ 0x28
 8004bb4:	aa07      	add	r2, sp, #28
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	f000 fe6c 	bl	8005894 <siscanf>
 8004bbc:	2800      	cmp	r0, #0
 8004bbe:	dd95      	ble.n	8004aec <_tzset_unlocked_r+0x5c>
 8004bc0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8004bc4:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 8004bc8:	223c      	movs	r2, #60	@ 0x3c
 8004bca:	fb02 6603 	mla	r6, r2, r3, r6
 8004bce:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8004bd2:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8004bd6:	fb02 6603 	mla	r6, r2, r3, r6
 8004bda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004bdc:	fb09 f606 	mul.w	r6, r9, r6
 8004be0:	eb05 0903 	add.w	r9, r5, r3
 8004be4:	5ceb      	ldrb	r3, [r5, r3]
 8004be6:	2b3c      	cmp	r3, #60	@ 0x3c
 8004be8:	f040 80ee 	bne.w	8004dc8 <_tzset_unlocked_r+0x338>
 8004bec:	f109 0501 	add.w	r5, r9, #1
 8004bf0:	4a71      	ldr	r2, [pc, #452]	@ (8004db8 <_tzset_unlocked_r+0x328>)
 8004bf2:	496f      	ldr	r1, [pc, #444]	@ (8004db0 <_tzset_unlocked_r+0x320>)
 8004bf4:	ab0a      	add	r3, sp, #40	@ 0x28
 8004bf6:	4628      	mov	r0, r5
 8004bf8:	f000 fe4c 	bl	8005894 <siscanf>
 8004bfc:	2800      	cmp	r0, #0
 8004bfe:	dc28      	bgt.n	8004c52 <_tzset_unlocked_r+0x1c2>
 8004c00:	f899 3001 	ldrb.w	r3, [r9, #1]
 8004c04:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c06:	d124      	bne.n	8004c52 <_tzset_unlocked_r+0x1c2>
 8004c08:	4b68      	ldr	r3, [pc, #416]	@ (8004dac <_tzset_unlocked_r+0x31c>)
 8004c0a:	62a6      	str	r6, [r4, #40]	@ 0x28
 8004c0c:	e9c8 3300 	strd	r3, r3, [r8]
 8004c10:	f8ca 6000 	str.w	r6, [sl]
 8004c14:	e76a      	b.n	8004aec <_tzset_unlocked_r+0x5c>
 8004c16:	f7fb fae3 	bl	80001e0 <strcmp>
 8004c1a:	2800      	cmp	r0, #0
 8004c1c:	f47f af6d 	bne.w	8004afa <_tzset_unlocked_r+0x6a>
 8004c20:	e764      	b.n	8004aec <_tzset_unlocked_r+0x5c>
 8004c22:	4631      	mov	r1, r6
 8004c24:	f000 f984 	bl	8004f30 <strcpy>
 8004c28:	e775      	b.n	8004b16 <_tzset_unlocked_r+0x86>
 8004c2a:	4a60      	ldr	r2, [pc, #384]	@ (8004dac <_tzset_unlocked_r+0x31c>)
 8004c2c:	4963      	ldr	r1, [pc, #396]	@ (8004dbc <_tzset_unlocked_r+0x32c>)
 8004c2e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004c30:	4630      	mov	r0, r6
 8004c32:	f000 fe2f 	bl	8005894 <siscanf>
 8004c36:	2800      	cmp	r0, #0
 8004c38:	f77f af58 	ble.w	8004aec <_tzset_unlocked_r+0x5c>
 8004c3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c3e:	3b03      	subs	r3, #3
 8004c40:	2b07      	cmp	r3, #7
 8004c42:	d9a0      	bls.n	8004b86 <_tzset_unlocked_r+0xf6>
 8004c44:	e752      	b.n	8004aec <_tzset_unlocked_r+0x5c>
 8004c46:	2b2b      	cmp	r3, #43	@ 0x2b
 8004c48:	bf08      	it	eq
 8004c4a:	3501      	addeq	r5, #1
 8004c4c:	f04f 0901 	mov.w	r9, #1
 8004c50:	e7a1      	b.n	8004b96 <_tzset_unlocked_r+0x106>
 8004c52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c54:	1eda      	subs	r2, r3, #3
 8004c56:	2a07      	cmp	r2, #7
 8004c58:	f63f af48 	bhi.w	8004aec <_tzset_unlocked_r+0x5c>
 8004c5c:	5ceb      	ldrb	r3, [r5, r3]
 8004c5e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c60:	f47f af44 	bne.w	8004aec <_tzset_unlocked_r+0x5c>
 8004c64:	f109 0902 	add.w	r9, r9, #2
 8004c68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c6a:	eb09 0503 	add.w	r5, r9, r3
 8004c6e:	f819 3003 	ldrb.w	r3, [r9, r3]
 8004c72:	2b2d      	cmp	r3, #45	@ 0x2d
 8004c74:	f040 80b7 	bne.w	8004de6 <_tzset_unlocked_r+0x356>
 8004c78:	3501      	adds	r5, #1
 8004c7a:	f04f 39ff 	mov.w	r9, #4294967295
 8004c7e:	2300      	movs	r3, #0
 8004c80:	f8ad 301c 	strh.w	r3, [sp, #28]
 8004c84:	f8ad 301e 	strh.w	r3, [sp, #30]
 8004c88:	f8ad 3020 	strh.w	r3, [sp, #32]
 8004c8c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c8e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004c90:	e9cd 7302 	strd	r7, r3, [sp, #8]
 8004c94:	9301      	str	r3, [sp, #4]
 8004c96:	f10d 031e 	add.w	r3, sp, #30
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	4945      	ldr	r1, [pc, #276]	@ (8004db4 <_tzset_unlocked_r+0x324>)
 8004c9e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004ca0:	aa07      	add	r2, sp, #28
 8004ca2:	4628      	mov	r0, r5
 8004ca4:	f000 fdf6 	bl	8005894 <siscanf>
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	f300 80a2 	bgt.w	8004df2 <_tzset_unlocked_r+0x362>
 8004cae:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 8004cb2:	9304      	str	r3, [sp, #16]
 8004cb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004cb6:	4627      	mov	r7, r4
 8004cb8:	441d      	add	r5, r3
 8004cba:	f04f 0b00 	mov.w	fp, #0
 8004cbe:	782b      	ldrb	r3, [r5, #0]
 8004cc0:	2b2c      	cmp	r3, #44	@ 0x2c
 8004cc2:	bf08      	it	eq
 8004cc4:	3501      	addeq	r5, #1
 8004cc6:	f895 9000 	ldrb.w	r9, [r5]
 8004cca:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 8004cce:	f040 80a3 	bne.w	8004e18 <_tzset_unlocked_r+0x388>
 8004cd2:	ab0a      	add	r3, sp, #40	@ 0x28
 8004cd4:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 8004cd8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004cdc:	aa09      	add	r2, sp, #36	@ 0x24
 8004cde:	9200      	str	r2, [sp, #0]
 8004ce0:	4937      	ldr	r1, [pc, #220]	@ (8004dc0 <_tzset_unlocked_r+0x330>)
 8004ce2:	9303      	str	r3, [sp, #12]
 8004ce4:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 8004ce8:	4628      	mov	r0, r5
 8004cea:	f000 fdd3 	bl	8005894 <siscanf>
 8004cee:	2803      	cmp	r0, #3
 8004cf0:	f47f aefc 	bne.w	8004aec <_tzset_unlocked_r+0x5c>
 8004cf4:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 8004cf8:	1e4b      	subs	r3, r1, #1
 8004cfa:	2b0b      	cmp	r3, #11
 8004cfc:	f63f aef6 	bhi.w	8004aec <_tzset_unlocked_r+0x5c>
 8004d00:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 8004d04:	1e53      	subs	r3, r2, #1
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	f63f aef0 	bhi.w	8004aec <_tzset_unlocked_r+0x5c>
 8004d0c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8004d10:	2b06      	cmp	r3, #6
 8004d12:	f63f aeeb 	bhi.w	8004aec <_tzset_unlocked_r+0x5c>
 8004d16:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8004d1a:	f887 9008 	strb.w	r9, [r7, #8]
 8004d1e:	617b      	str	r3, [r7, #20]
 8004d20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d22:	eb05 0903 	add.w	r9, r5, r3
 8004d26:	2500      	movs	r5, #0
 8004d28:	f04f 0302 	mov.w	r3, #2
 8004d2c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8004d30:	f8ad 501e 	strh.w	r5, [sp, #30]
 8004d34:	f8ad 5020 	strh.w	r5, [sp, #32]
 8004d38:	950a      	str	r5, [sp, #40]	@ 0x28
 8004d3a:	f899 3000 	ldrb.w	r3, [r9]
 8004d3e:	2b2f      	cmp	r3, #47	@ 0x2f
 8004d40:	f040 8096 	bne.w	8004e70 <_tzset_unlocked_r+0x3e0>
 8004d44:	ab0a      	add	r3, sp, #40	@ 0x28
 8004d46:	aa08      	add	r2, sp, #32
 8004d48:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004d4c:	f10d 021e 	add.w	r2, sp, #30
 8004d50:	9200      	str	r2, [sp, #0]
 8004d52:	491c      	ldr	r1, [pc, #112]	@ (8004dc4 <_tzset_unlocked_r+0x334>)
 8004d54:	9303      	str	r3, [sp, #12]
 8004d56:	aa07      	add	r2, sp, #28
 8004d58:	4648      	mov	r0, r9
 8004d5a:	f000 fd9b 	bl	8005894 <siscanf>
 8004d5e:	42a8      	cmp	r0, r5
 8004d60:	f300 8086 	bgt.w	8004e70 <_tzset_unlocked_r+0x3e0>
 8004d64:	214a      	movs	r1, #74	@ 0x4a
 8004d66:	2200      	movs	r2, #0
 8004d68:	2300      	movs	r3, #0
 8004d6a:	e9c4 5503 	strd	r5, r5, [r4, #12]
 8004d6e:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004d72:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8004d76:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 8004d7a:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 8004d7e:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 8004d82:	7221      	strb	r1, [r4, #8]
 8004d84:	62a5      	str	r5, [r4, #40]	@ 0x28
 8004d86:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 8004d8a:	6525      	str	r5, [r4, #80]	@ 0x50
 8004d8c:	e6ae      	b.n	8004aec <_tzset_unlocked_r+0x5c>
 8004d8e:	bf00      	nop
 8004d90:	08006554 	.word	0x08006554
 8004d94:	20000794 	.word	0x20000794
 8004d98:	200007b0 	.word	0x200007b0
 8004d9c:	08006557 	.word	0x08006557
 8004da0:	200007b4 	.word	0x200007b4
 8004da4:	20000020 	.word	0x20000020
 8004da8:	080065a7 	.word	0x080065a7
 8004dac:	200007a4 	.word	0x200007a4
 8004db0:	0800655b 	.word	0x0800655b
 8004db4:	08006590 	.word	0x08006590
 8004db8:	20000798 	.word	0x20000798
 8004dbc:	0800656e 	.word	0x0800656e
 8004dc0:	0800657c 	.word	0x0800657c
 8004dc4:	0800658f 	.word	0x0800658f
 8004dc8:	4a3e      	ldr	r2, [pc, #248]	@ (8004ec4 <_tzset_unlocked_r+0x434>)
 8004dca:	493f      	ldr	r1, [pc, #252]	@ (8004ec8 <_tzset_unlocked_r+0x438>)
 8004dcc:	ab0a      	add	r3, sp, #40	@ 0x28
 8004dce:	4648      	mov	r0, r9
 8004dd0:	f000 fd60 	bl	8005894 <siscanf>
 8004dd4:	2800      	cmp	r0, #0
 8004dd6:	f77f af17 	ble.w	8004c08 <_tzset_unlocked_r+0x178>
 8004dda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ddc:	3b03      	subs	r3, #3
 8004dde:	2b07      	cmp	r3, #7
 8004de0:	f67f af42 	bls.w	8004c68 <_tzset_unlocked_r+0x1d8>
 8004de4:	e682      	b.n	8004aec <_tzset_unlocked_r+0x5c>
 8004de6:	2b2b      	cmp	r3, #43	@ 0x2b
 8004de8:	bf08      	it	eq
 8004dea:	3501      	addeq	r5, #1
 8004dec:	f04f 0901 	mov.w	r9, #1
 8004df0:	e745      	b.n	8004c7e <_tzset_unlocked_r+0x1ee>
 8004df2:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8004df6:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8004dfa:	213c      	movs	r1, #60	@ 0x3c
 8004dfc:	fb01 3302 	mla	r3, r1, r2, r3
 8004e00:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8004e04:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004e08:	fb01 3302 	mla	r3, r1, r2, r3
 8004e0c:	fb09 f303 	mul.w	r3, r9, r3
 8004e10:	e74f      	b.n	8004cb2 <_tzset_unlocked_r+0x222>
 8004e12:	f04f 0b01 	mov.w	fp, #1
 8004e16:	e752      	b.n	8004cbe <_tzset_unlocked_r+0x22e>
 8004e18:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 8004e1c:	bf06      	itte	eq
 8004e1e:	3501      	addeq	r5, #1
 8004e20:	464b      	moveq	r3, r9
 8004e22:	2344      	movne	r3, #68	@ 0x44
 8004e24:	220a      	movs	r2, #10
 8004e26:	a90b      	add	r1, sp, #44	@ 0x2c
 8004e28:	4628      	mov	r0, r5
 8004e2a:	9305      	str	r3, [sp, #20]
 8004e2c:	f000 fa44 	bl	80052b8 <strtoul>
 8004e30:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 8004e34:	9b05      	ldr	r3, [sp, #20]
 8004e36:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 8004e3a:	45a9      	cmp	r9, r5
 8004e3c:	d114      	bne.n	8004e68 <_tzset_unlocked_r+0x3d8>
 8004e3e:	234d      	movs	r3, #77	@ 0x4d
 8004e40:	f1bb 0f00 	cmp.w	fp, #0
 8004e44:	d107      	bne.n	8004e56 <_tzset_unlocked_r+0x3c6>
 8004e46:	7223      	strb	r3, [r4, #8]
 8004e48:	2103      	movs	r1, #3
 8004e4a:	2302      	movs	r3, #2
 8004e4c:	e9c4 1303 	strd	r1, r3, [r4, #12]
 8004e50:	f8c4 b014 	str.w	fp, [r4, #20]
 8004e54:	e767      	b.n	8004d26 <_tzset_unlocked_r+0x296>
 8004e56:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 8004e5a:	220b      	movs	r2, #11
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 8004e62:	2300      	movs	r3, #0
 8004e64:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8004e66:	e75e      	b.n	8004d26 <_tzset_unlocked_r+0x296>
 8004e68:	b280      	uxth	r0, r0
 8004e6a:	723b      	strb	r3, [r7, #8]
 8004e6c:	6178      	str	r0, [r7, #20]
 8004e6e:	e75a      	b.n	8004d26 <_tzset_unlocked_r+0x296>
 8004e70:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8004e74:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8004e78:	213c      	movs	r1, #60	@ 0x3c
 8004e7a:	fb01 3302 	mla	r3, r1, r2, r3
 8004e7e:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8004e82:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004e86:	fb01 3302 	mla	r3, r1, r2, r3
 8004e8a:	61bb      	str	r3, [r7, #24]
 8004e8c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8004e8e:	3728      	adds	r7, #40	@ 0x28
 8004e90:	444d      	add	r5, r9
 8004e92:	f1bb 0f00 	cmp.w	fp, #0
 8004e96:	d0bc      	beq.n	8004e12 <_tzset_unlocked_r+0x382>
 8004e98:	9b04      	ldr	r3, [sp, #16]
 8004e9a:	6523      	str	r3, [r4, #80]	@ 0x50
 8004e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004ecc <_tzset_unlocked_r+0x43c>)
 8004e9e:	f8c8 3000 	str.w	r3, [r8]
 8004ea2:	6860      	ldr	r0, [r4, #4]
 8004ea4:	4b07      	ldr	r3, [pc, #28]	@ (8004ec4 <_tzset_unlocked_r+0x434>)
 8004ea6:	62a6      	str	r6, [r4, #40]	@ 0x28
 8004ea8:	f8c8 3004 	str.w	r3, [r8, #4]
 8004eac:	f7ff fd2a 	bl	8004904 <__tzcalc_limits>
 8004eb0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004eb2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8004eb4:	f8ca 2000 	str.w	r2, [sl]
 8004eb8:	1a9b      	subs	r3, r3, r2
 8004eba:	4a05      	ldr	r2, [pc, #20]	@ (8004ed0 <_tzset_unlocked_r+0x440>)
 8004ebc:	bf18      	it	ne
 8004ebe:	2301      	movne	r3, #1
 8004ec0:	6013      	str	r3, [r2, #0]
 8004ec2:	e613      	b.n	8004aec <_tzset_unlocked_r+0x5c>
 8004ec4:	20000798 	.word	0x20000798
 8004ec8:	0800656e 	.word	0x0800656e
 8004ecc:	200007a4 	.word	0x200007a4
 8004ed0:	200007b4 	.word	0x200007b4

08004ed4 <__errno>:
 8004ed4:	4b01      	ldr	r3, [pc, #4]	@ (8004edc <__errno+0x8>)
 8004ed6:	6818      	ldr	r0, [r3, #0]
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	20000028 	.word	0x20000028

08004ee0 <__libc_init_array>:
 8004ee0:	b570      	push	{r4, r5, r6, lr}
 8004ee2:	4d0d      	ldr	r5, [pc, #52]	@ (8004f18 <__libc_init_array+0x38>)
 8004ee4:	4c0d      	ldr	r4, [pc, #52]	@ (8004f1c <__libc_init_array+0x3c>)
 8004ee6:	1b64      	subs	r4, r4, r5
 8004ee8:	10a4      	asrs	r4, r4, #2
 8004eea:	2600      	movs	r6, #0
 8004eec:	42a6      	cmp	r6, r4
 8004eee:	d109      	bne.n	8004f04 <__libc_init_array+0x24>
 8004ef0:	4d0b      	ldr	r5, [pc, #44]	@ (8004f20 <__libc_init_array+0x40>)
 8004ef2:	4c0c      	ldr	r4, [pc, #48]	@ (8004f24 <__libc_init_array+0x44>)
 8004ef4:	f001 f998 	bl	8006228 <_init>
 8004ef8:	1b64      	subs	r4, r4, r5
 8004efa:	10a4      	asrs	r4, r4, #2
 8004efc:	2600      	movs	r6, #0
 8004efe:	42a6      	cmp	r6, r4
 8004f00:	d105      	bne.n	8004f0e <__libc_init_array+0x2e>
 8004f02:	bd70      	pop	{r4, r5, r6, pc}
 8004f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f08:	4798      	blx	r3
 8004f0a:	3601      	adds	r6, #1
 8004f0c:	e7ee      	b.n	8004eec <__libc_init_array+0xc>
 8004f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f12:	4798      	blx	r3
 8004f14:	3601      	adds	r6, #1
 8004f16:	e7f2      	b.n	8004efe <__libc_init_array+0x1e>
 8004f18:	0800675c 	.word	0x0800675c
 8004f1c:	0800675c 	.word	0x0800675c
 8004f20:	0800675c 	.word	0x0800675c
 8004f24:	08006760 	.word	0x08006760

08004f28 <__retarget_lock_acquire>:
 8004f28:	4770      	bx	lr

08004f2a <__retarget_lock_acquire_recursive>:
 8004f2a:	4770      	bx	lr

08004f2c <__retarget_lock_release>:
 8004f2c:	4770      	bx	lr

08004f2e <__retarget_lock_release_recursive>:
 8004f2e:	4770      	bx	lr

08004f30 <strcpy>:
 8004f30:	4603      	mov	r3, r0
 8004f32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f36:	f803 2b01 	strb.w	r2, [r3], #1
 8004f3a:	2a00      	cmp	r2, #0
 8004f3c:	d1f9      	bne.n	8004f32 <strcpy+0x2>
 8004f3e:	4770      	bx	lr

08004f40 <div>:
 8004f40:	b510      	push	{r4, lr}
 8004f42:	fb91 f4f2 	sdiv	r4, r1, r2
 8004f46:	fb02 1114 	mls	r1, r2, r4, r1
 8004f4a:	6004      	str	r4, [r0, #0]
 8004f4c:	6041      	str	r1, [r0, #4]
 8004f4e:	bd10      	pop	{r4, pc}

08004f50 <_free_r>:
 8004f50:	b538      	push	{r3, r4, r5, lr}
 8004f52:	4605      	mov	r5, r0
 8004f54:	2900      	cmp	r1, #0
 8004f56:	d041      	beq.n	8004fdc <_free_r+0x8c>
 8004f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f5c:	1f0c      	subs	r4, r1, #4
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	bfb8      	it	lt
 8004f62:	18e4      	addlt	r4, r4, r3
 8004f64:	f000 f92c 	bl	80051c0 <__malloc_lock>
 8004f68:	4a1d      	ldr	r2, [pc, #116]	@ (8004fe0 <_free_r+0x90>)
 8004f6a:	6813      	ldr	r3, [r2, #0]
 8004f6c:	b933      	cbnz	r3, 8004f7c <_free_r+0x2c>
 8004f6e:	6063      	str	r3, [r4, #4]
 8004f70:	6014      	str	r4, [r2, #0]
 8004f72:	4628      	mov	r0, r5
 8004f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f78:	f000 b928 	b.w	80051cc <__malloc_unlock>
 8004f7c:	42a3      	cmp	r3, r4
 8004f7e:	d908      	bls.n	8004f92 <_free_r+0x42>
 8004f80:	6820      	ldr	r0, [r4, #0]
 8004f82:	1821      	adds	r1, r4, r0
 8004f84:	428b      	cmp	r3, r1
 8004f86:	bf01      	itttt	eq
 8004f88:	6819      	ldreq	r1, [r3, #0]
 8004f8a:	685b      	ldreq	r3, [r3, #4]
 8004f8c:	1809      	addeq	r1, r1, r0
 8004f8e:	6021      	streq	r1, [r4, #0]
 8004f90:	e7ed      	b.n	8004f6e <_free_r+0x1e>
 8004f92:	461a      	mov	r2, r3
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	b10b      	cbz	r3, 8004f9c <_free_r+0x4c>
 8004f98:	42a3      	cmp	r3, r4
 8004f9a:	d9fa      	bls.n	8004f92 <_free_r+0x42>
 8004f9c:	6811      	ldr	r1, [r2, #0]
 8004f9e:	1850      	adds	r0, r2, r1
 8004fa0:	42a0      	cmp	r0, r4
 8004fa2:	d10b      	bne.n	8004fbc <_free_r+0x6c>
 8004fa4:	6820      	ldr	r0, [r4, #0]
 8004fa6:	4401      	add	r1, r0
 8004fa8:	1850      	adds	r0, r2, r1
 8004faa:	4283      	cmp	r3, r0
 8004fac:	6011      	str	r1, [r2, #0]
 8004fae:	d1e0      	bne.n	8004f72 <_free_r+0x22>
 8004fb0:	6818      	ldr	r0, [r3, #0]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	6053      	str	r3, [r2, #4]
 8004fb6:	4408      	add	r0, r1
 8004fb8:	6010      	str	r0, [r2, #0]
 8004fba:	e7da      	b.n	8004f72 <_free_r+0x22>
 8004fbc:	d902      	bls.n	8004fc4 <_free_r+0x74>
 8004fbe:	230c      	movs	r3, #12
 8004fc0:	602b      	str	r3, [r5, #0]
 8004fc2:	e7d6      	b.n	8004f72 <_free_r+0x22>
 8004fc4:	6820      	ldr	r0, [r4, #0]
 8004fc6:	1821      	adds	r1, r4, r0
 8004fc8:	428b      	cmp	r3, r1
 8004fca:	bf04      	itt	eq
 8004fcc:	6819      	ldreq	r1, [r3, #0]
 8004fce:	685b      	ldreq	r3, [r3, #4]
 8004fd0:	6063      	str	r3, [r4, #4]
 8004fd2:	bf04      	itt	eq
 8004fd4:	1809      	addeq	r1, r1, r0
 8004fd6:	6021      	streq	r1, [r4, #0]
 8004fd8:	6054      	str	r4, [r2, #4]
 8004fda:	e7ca      	b.n	8004f72 <_free_r+0x22>
 8004fdc:	bd38      	pop	{r3, r4, r5, pc}
 8004fde:	bf00      	nop
 8004fe0:	200007c4 	.word	0x200007c4

08004fe4 <_findenv_r>:
 8004fe4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe8:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8005058 <_findenv_r+0x74>
 8004fec:	4606      	mov	r6, r0
 8004fee:	4689      	mov	r9, r1
 8004ff0:	4617      	mov	r7, r2
 8004ff2:	f000 fcc9 	bl	8005988 <__env_lock>
 8004ff6:	f8da 4000 	ldr.w	r4, [sl]
 8004ffa:	b134      	cbz	r4, 800500a <_findenv_r+0x26>
 8004ffc:	464b      	mov	r3, r9
 8004ffe:	4698      	mov	r8, r3
 8005000:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005004:	b13a      	cbz	r2, 8005016 <_findenv_r+0x32>
 8005006:	2a3d      	cmp	r2, #61	@ 0x3d
 8005008:	d1f9      	bne.n	8004ffe <_findenv_r+0x1a>
 800500a:	4630      	mov	r0, r6
 800500c:	f000 fcc2 	bl	8005994 <__env_unlock>
 8005010:	2000      	movs	r0, #0
 8005012:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005016:	eba8 0809 	sub.w	r8, r8, r9
 800501a:	46a3      	mov	fp, r4
 800501c:	f854 0b04 	ldr.w	r0, [r4], #4
 8005020:	2800      	cmp	r0, #0
 8005022:	d0f2      	beq.n	800500a <_findenv_r+0x26>
 8005024:	4642      	mov	r2, r8
 8005026:	4649      	mov	r1, r9
 8005028:	f000 fc7a 	bl	8005920 <strncmp>
 800502c:	2800      	cmp	r0, #0
 800502e:	d1f4      	bne.n	800501a <_findenv_r+0x36>
 8005030:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005034:	eb03 0508 	add.w	r5, r3, r8
 8005038:	f813 3008 	ldrb.w	r3, [r3, r8]
 800503c:	2b3d      	cmp	r3, #61	@ 0x3d
 800503e:	d1ec      	bne.n	800501a <_findenv_r+0x36>
 8005040:	f8da 3000 	ldr.w	r3, [sl]
 8005044:	ebab 0303 	sub.w	r3, fp, r3
 8005048:	109b      	asrs	r3, r3, #2
 800504a:	4630      	mov	r0, r6
 800504c:	603b      	str	r3, [r7, #0]
 800504e:	f000 fca1 	bl	8005994 <__env_unlock>
 8005052:	1c68      	adds	r0, r5, #1
 8005054:	e7dd      	b.n	8005012 <_findenv_r+0x2e>
 8005056:	bf00      	nop
 8005058:	20000010 	.word	0x20000010

0800505c <_getenv_r>:
 800505c:	b507      	push	{r0, r1, r2, lr}
 800505e:	aa01      	add	r2, sp, #4
 8005060:	f7ff ffc0 	bl	8004fe4 <_findenv_r>
 8005064:	b003      	add	sp, #12
 8005066:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800506c <free>:
 800506c:	4b02      	ldr	r3, [pc, #8]	@ (8005078 <free+0xc>)
 800506e:	4601      	mov	r1, r0
 8005070:	6818      	ldr	r0, [r3, #0]
 8005072:	f7ff bf6d 	b.w	8004f50 <_free_r>
 8005076:	bf00      	nop
 8005078:	20000028 	.word	0x20000028

0800507c <sbrk_aligned>:
 800507c:	b570      	push	{r4, r5, r6, lr}
 800507e:	4e0f      	ldr	r6, [pc, #60]	@ (80050bc <sbrk_aligned+0x40>)
 8005080:	460c      	mov	r4, r1
 8005082:	6831      	ldr	r1, [r6, #0]
 8005084:	4605      	mov	r5, r0
 8005086:	b911      	cbnz	r1, 800508e <sbrk_aligned+0x12>
 8005088:	f000 fc60 	bl	800594c <_sbrk_r>
 800508c:	6030      	str	r0, [r6, #0]
 800508e:	4621      	mov	r1, r4
 8005090:	4628      	mov	r0, r5
 8005092:	f000 fc5b 	bl	800594c <_sbrk_r>
 8005096:	1c43      	adds	r3, r0, #1
 8005098:	d103      	bne.n	80050a2 <sbrk_aligned+0x26>
 800509a:	f04f 34ff 	mov.w	r4, #4294967295
 800509e:	4620      	mov	r0, r4
 80050a0:	bd70      	pop	{r4, r5, r6, pc}
 80050a2:	1cc4      	adds	r4, r0, #3
 80050a4:	f024 0403 	bic.w	r4, r4, #3
 80050a8:	42a0      	cmp	r0, r4
 80050aa:	d0f8      	beq.n	800509e <sbrk_aligned+0x22>
 80050ac:	1a21      	subs	r1, r4, r0
 80050ae:	4628      	mov	r0, r5
 80050b0:	f000 fc4c 	bl	800594c <_sbrk_r>
 80050b4:	3001      	adds	r0, #1
 80050b6:	d1f2      	bne.n	800509e <sbrk_aligned+0x22>
 80050b8:	e7ef      	b.n	800509a <sbrk_aligned+0x1e>
 80050ba:	bf00      	nop
 80050bc:	200007c0 	.word	0x200007c0

080050c0 <_malloc_r>:
 80050c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050c4:	1ccd      	adds	r5, r1, #3
 80050c6:	f025 0503 	bic.w	r5, r5, #3
 80050ca:	3508      	adds	r5, #8
 80050cc:	2d0c      	cmp	r5, #12
 80050ce:	bf38      	it	cc
 80050d0:	250c      	movcc	r5, #12
 80050d2:	2d00      	cmp	r5, #0
 80050d4:	4606      	mov	r6, r0
 80050d6:	db01      	blt.n	80050dc <_malloc_r+0x1c>
 80050d8:	42a9      	cmp	r1, r5
 80050da:	d904      	bls.n	80050e6 <_malloc_r+0x26>
 80050dc:	230c      	movs	r3, #12
 80050de:	6033      	str	r3, [r6, #0]
 80050e0:	2000      	movs	r0, #0
 80050e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80051bc <_malloc_r+0xfc>
 80050ea:	f000 f869 	bl	80051c0 <__malloc_lock>
 80050ee:	f8d8 3000 	ldr.w	r3, [r8]
 80050f2:	461c      	mov	r4, r3
 80050f4:	bb44      	cbnz	r4, 8005148 <_malloc_r+0x88>
 80050f6:	4629      	mov	r1, r5
 80050f8:	4630      	mov	r0, r6
 80050fa:	f7ff ffbf 	bl	800507c <sbrk_aligned>
 80050fe:	1c43      	adds	r3, r0, #1
 8005100:	4604      	mov	r4, r0
 8005102:	d158      	bne.n	80051b6 <_malloc_r+0xf6>
 8005104:	f8d8 4000 	ldr.w	r4, [r8]
 8005108:	4627      	mov	r7, r4
 800510a:	2f00      	cmp	r7, #0
 800510c:	d143      	bne.n	8005196 <_malloc_r+0xd6>
 800510e:	2c00      	cmp	r4, #0
 8005110:	d04b      	beq.n	80051aa <_malloc_r+0xea>
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	4639      	mov	r1, r7
 8005116:	4630      	mov	r0, r6
 8005118:	eb04 0903 	add.w	r9, r4, r3
 800511c:	f000 fc16 	bl	800594c <_sbrk_r>
 8005120:	4581      	cmp	r9, r0
 8005122:	d142      	bne.n	80051aa <_malloc_r+0xea>
 8005124:	6821      	ldr	r1, [r4, #0]
 8005126:	1a6d      	subs	r5, r5, r1
 8005128:	4629      	mov	r1, r5
 800512a:	4630      	mov	r0, r6
 800512c:	f7ff ffa6 	bl	800507c <sbrk_aligned>
 8005130:	3001      	adds	r0, #1
 8005132:	d03a      	beq.n	80051aa <_malloc_r+0xea>
 8005134:	6823      	ldr	r3, [r4, #0]
 8005136:	442b      	add	r3, r5
 8005138:	6023      	str	r3, [r4, #0]
 800513a:	f8d8 3000 	ldr.w	r3, [r8]
 800513e:	685a      	ldr	r2, [r3, #4]
 8005140:	bb62      	cbnz	r2, 800519c <_malloc_r+0xdc>
 8005142:	f8c8 7000 	str.w	r7, [r8]
 8005146:	e00f      	b.n	8005168 <_malloc_r+0xa8>
 8005148:	6822      	ldr	r2, [r4, #0]
 800514a:	1b52      	subs	r2, r2, r5
 800514c:	d420      	bmi.n	8005190 <_malloc_r+0xd0>
 800514e:	2a0b      	cmp	r2, #11
 8005150:	d917      	bls.n	8005182 <_malloc_r+0xc2>
 8005152:	1961      	adds	r1, r4, r5
 8005154:	42a3      	cmp	r3, r4
 8005156:	6025      	str	r5, [r4, #0]
 8005158:	bf18      	it	ne
 800515a:	6059      	strne	r1, [r3, #4]
 800515c:	6863      	ldr	r3, [r4, #4]
 800515e:	bf08      	it	eq
 8005160:	f8c8 1000 	streq.w	r1, [r8]
 8005164:	5162      	str	r2, [r4, r5]
 8005166:	604b      	str	r3, [r1, #4]
 8005168:	4630      	mov	r0, r6
 800516a:	f000 f82f 	bl	80051cc <__malloc_unlock>
 800516e:	f104 000b 	add.w	r0, r4, #11
 8005172:	1d23      	adds	r3, r4, #4
 8005174:	f020 0007 	bic.w	r0, r0, #7
 8005178:	1ac2      	subs	r2, r0, r3
 800517a:	bf1c      	itt	ne
 800517c:	1a1b      	subne	r3, r3, r0
 800517e:	50a3      	strne	r3, [r4, r2]
 8005180:	e7af      	b.n	80050e2 <_malloc_r+0x22>
 8005182:	6862      	ldr	r2, [r4, #4]
 8005184:	42a3      	cmp	r3, r4
 8005186:	bf0c      	ite	eq
 8005188:	f8c8 2000 	streq.w	r2, [r8]
 800518c:	605a      	strne	r2, [r3, #4]
 800518e:	e7eb      	b.n	8005168 <_malloc_r+0xa8>
 8005190:	4623      	mov	r3, r4
 8005192:	6864      	ldr	r4, [r4, #4]
 8005194:	e7ae      	b.n	80050f4 <_malloc_r+0x34>
 8005196:	463c      	mov	r4, r7
 8005198:	687f      	ldr	r7, [r7, #4]
 800519a:	e7b6      	b.n	800510a <_malloc_r+0x4a>
 800519c:	461a      	mov	r2, r3
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	42a3      	cmp	r3, r4
 80051a2:	d1fb      	bne.n	800519c <_malloc_r+0xdc>
 80051a4:	2300      	movs	r3, #0
 80051a6:	6053      	str	r3, [r2, #4]
 80051a8:	e7de      	b.n	8005168 <_malloc_r+0xa8>
 80051aa:	230c      	movs	r3, #12
 80051ac:	6033      	str	r3, [r6, #0]
 80051ae:	4630      	mov	r0, r6
 80051b0:	f000 f80c 	bl	80051cc <__malloc_unlock>
 80051b4:	e794      	b.n	80050e0 <_malloc_r+0x20>
 80051b6:	6005      	str	r5, [r0, #0]
 80051b8:	e7d6      	b.n	8005168 <_malloc_r+0xa8>
 80051ba:	bf00      	nop
 80051bc:	200007c4 	.word	0x200007c4

080051c0 <__malloc_lock>:
 80051c0:	4801      	ldr	r0, [pc, #4]	@ (80051c8 <__malloc_lock+0x8>)
 80051c2:	f7ff beb2 	b.w	8004f2a <__retarget_lock_acquire_recursive>
 80051c6:	bf00      	nop
 80051c8:	200007be 	.word	0x200007be

080051cc <__malloc_unlock>:
 80051cc:	4801      	ldr	r0, [pc, #4]	@ (80051d4 <__malloc_unlock+0x8>)
 80051ce:	f7ff beae 	b.w	8004f2e <__retarget_lock_release_recursive>
 80051d2:	bf00      	nop
 80051d4:	200007be 	.word	0x200007be

080051d8 <_strtoul_l.isra.0>:
 80051d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80051dc:	4e34      	ldr	r6, [pc, #208]	@ (80052b0 <_strtoul_l.isra.0+0xd8>)
 80051de:	4686      	mov	lr, r0
 80051e0:	460d      	mov	r5, r1
 80051e2:	4628      	mov	r0, r5
 80051e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80051e8:	5d37      	ldrb	r7, [r6, r4]
 80051ea:	f017 0708 	ands.w	r7, r7, #8
 80051ee:	d1f8      	bne.n	80051e2 <_strtoul_l.isra.0+0xa>
 80051f0:	2c2d      	cmp	r4, #45	@ 0x2d
 80051f2:	d110      	bne.n	8005216 <_strtoul_l.isra.0+0x3e>
 80051f4:	782c      	ldrb	r4, [r5, #0]
 80051f6:	2701      	movs	r7, #1
 80051f8:	1c85      	adds	r5, r0, #2
 80051fa:	f033 0010 	bics.w	r0, r3, #16
 80051fe:	d115      	bne.n	800522c <_strtoul_l.isra.0+0x54>
 8005200:	2c30      	cmp	r4, #48	@ 0x30
 8005202:	d10d      	bne.n	8005220 <_strtoul_l.isra.0+0x48>
 8005204:	7828      	ldrb	r0, [r5, #0]
 8005206:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800520a:	2858      	cmp	r0, #88	@ 0x58
 800520c:	d108      	bne.n	8005220 <_strtoul_l.isra.0+0x48>
 800520e:	786c      	ldrb	r4, [r5, #1]
 8005210:	3502      	adds	r5, #2
 8005212:	2310      	movs	r3, #16
 8005214:	e00a      	b.n	800522c <_strtoul_l.isra.0+0x54>
 8005216:	2c2b      	cmp	r4, #43	@ 0x2b
 8005218:	bf04      	itt	eq
 800521a:	782c      	ldrbeq	r4, [r5, #0]
 800521c:	1c85      	addeq	r5, r0, #2
 800521e:	e7ec      	b.n	80051fa <_strtoul_l.isra.0+0x22>
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1f6      	bne.n	8005212 <_strtoul_l.isra.0+0x3a>
 8005224:	2c30      	cmp	r4, #48	@ 0x30
 8005226:	bf14      	ite	ne
 8005228:	230a      	movne	r3, #10
 800522a:	2308      	moveq	r3, #8
 800522c:	f04f 38ff 	mov.w	r8, #4294967295
 8005230:	2600      	movs	r6, #0
 8005232:	fbb8 f8f3 	udiv	r8, r8, r3
 8005236:	fb03 f908 	mul.w	r9, r3, r8
 800523a:	ea6f 0909 	mvn.w	r9, r9
 800523e:	4630      	mov	r0, r6
 8005240:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8005244:	f1bc 0f09 	cmp.w	ip, #9
 8005248:	d810      	bhi.n	800526c <_strtoul_l.isra.0+0x94>
 800524a:	4664      	mov	r4, ip
 800524c:	42a3      	cmp	r3, r4
 800524e:	dd1e      	ble.n	800528e <_strtoul_l.isra.0+0xb6>
 8005250:	f1b6 3fff 	cmp.w	r6, #4294967295
 8005254:	d007      	beq.n	8005266 <_strtoul_l.isra.0+0x8e>
 8005256:	4580      	cmp	r8, r0
 8005258:	d316      	bcc.n	8005288 <_strtoul_l.isra.0+0xb0>
 800525a:	d101      	bne.n	8005260 <_strtoul_l.isra.0+0x88>
 800525c:	45a1      	cmp	r9, r4
 800525e:	db13      	blt.n	8005288 <_strtoul_l.isra.0+0xb0>
 8005260:	fb00 4003 	mla	r0, r0, r3, r4
 8005264:	2601      	movs	r6, #1
 8005266:	f815 4b01 	ldrb.w	r4, [r5], #1
 800526a:	e7e9      	b.n	8005240 <_strtoul_l.isra.0+0x68>
 800526c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8005270:	f1bc 0f19 	cmp.w	ip, #25
 8005274:	d801      	bhi.n	800527a <_strtoul_l.isra.0+0xa2>
 8005276:	3c37      	subs	r4, #55	@ 0x37
 8005278:	e7e8      	b.n	800524c <_strtoul_l.isra.0+0x74>
 800527a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800527e:	f1bc 0f19 	cmp.w	ip, #25
 8005282:	d804      	bhi.n	800528e <_strtoul_l.isra.0+0xb6>
 8005284:	3c57      	subs	r4, #87	@ 0x57
 8005286:	e7e1      	b.n	800524c <_strtoul_l.isra.0+0x74>
 8005288:	f04f 36ff 	mov.w	r6, #4294967295
 800528c:	e7eb      	b.n	8005266 <_strtoul_l.isra.0+0x8e>
 800528e:	1c73      	adds	r3, r6, #1
 8005290:	d106      	bne.n	80052a0 <_strtoul_l.isra.0+0xc8>
 8005292:	2322      	movs	r3, #34	@ 0x22
 8005294:	f8ce 3000 	str.w	r3, [lr]
 8005298:	4630      	mov	r0, r6
 800529a:	b932      	cbnz	r2, 80052aa <_strtoul_l.isra.0+0xd2>
 800529c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052a0:	b107      	cbz	r7, 80052a4 <_strtoul_l.isra.0+0xcc>
 80052a2:	4240      	negs	r0, r0
 80052a4:	2a00      	cmp	r2, #0
 80052a6:	d0f9      	beq.n	800529c <_strtoul_l.isra.0+0xc4>
 80052a8:	b106      	cbz	r6, 80052ac <_strtoul_l.isra.0+0xd4>
 80052aa:	1e69      	subs	r1, r5, #1
 80052ac:	6011      	str	r1, [r2, #0]
 80052ae:	e7f5      	b.n	800529c <_strtoul_l.isra.0+0xc4>
 80052b0:	080065f1 	.word	0x080065f1

080052b4 <_strtoul_r>:
 80052b4:	f7ff bf90 	b.w	80051d8 <_strtoul_l.isra.0>

080052b8 <strtoul>:
 80052b8:	4613      	mov	r3, r2
 80052ba:	460a      	mov	r2, r1
 80052bc:	4601      	mov	r1, r0
 80052be:	4802      	ldr	r0, [pc, #8]	@ (80052c8 <strtoul+0x10>)
 80052c0:	6800      	ldr	r0, [r0, #0]
 80052c2:	f7ff bf89 	b.w	80051d8 <_strtoul_l.isra.0>
 80052c6:	bf00      	nop
 80052c8:	20000028 	.word	0x20000028

080052cc <__ssputs_r>:
 80052cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052d0:	688e      	ldr	r6, [r1, #8]
 80052d2:	461f      	mov	r7, r3
 80052d4:	42be      	cmp	r6, r7
 80052d6:	680b      	ldr	r3, [r1, #0]
 80052d8:	4682      	mov	sl, r0
 80052da:	460c      	mov	r4, r1
 80052dc:	4690      	mov	r8, r2
 80052de:	d82d      	bhi.n	800533c <__ssputs_r+0x70>
 80052e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80052e8:	d026      	beq.n	8005338 <__ssputs_r+0x6c>
 80052ea:	6965      	ldr	r5, [r4, #20]
 80052ec:	6909      	ldr	r1, [r1, #16]
 80052ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80052f2:	eba3 0901 	sub.w	r9, r3, r1
 80052f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80052fa:	1c7b      	adds	r3, r7, #1
 80052fc:	444b      	add	r3, r9
 80052fe:	106d      	asrs	r5, r5, #1
 8005300:	429d      	cmp	r5, r3
 8005302:	bf38      	it	cc
 8005304:	461d      	movcc	r5, r3
 8005306:	0553      	lsls	r3, r2, #21
 8005308:	d527      	bpl.n	800535a <__ssputs_r+0x8e>
 800530a:	4629      	mov	r1, r5
 800530c:	f7ff fed8 	bl	80050c0 <_malloc_r>
 8005310:	4606      	mov	r6, r0
 8005312:	b360      	cbz	r0, 800536e <__ssputs_r+0xa2>
 8005314:	6921      	ldr	r1, [r4, #16]
 8005316:	464a      	mov	r2, r9
 8005318:	f000 fb28 	bl	800596c <memcpy>
 800531c:	89a3      	ldrh	r3, [r4, #12]
 800531e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005326:	81a3      	strh	r3, [r4, #12]
 8005328:	6126      	str	r6, [r4, #16]
 800532a:	6165      	str	r5, [r4, #20]
 800532c:	444e      	add	r6, r9
 800532e:	eba5 0509 	sub.w	r5, r5, r9
 8005332:	6026      	str	r6, [r4, #0]
 8005334:	60a5      	str	r5, [r4, #8]
 8005336:	463e      	mov	r6, r7
 8005338:	42be      	cmp	r6, r7
 800533a:	d900      	bls.n	800533e <__ssputs_r+0x72>
 800533c:	463e      	mov	r6, r7
 800533e:	6820      	ldr	r0, [r4, #0]
 8005340:	4632      	mov	r2, r6
 8005342:	4641      	mov	r1, r8
 8005344:	f000 fad2 	bl	80058ec <memmove>
 8005348:	68a3      	ldr	r3, [r4, #8]
 800534a:	1b9b      	subs	r3, r3, r6
 800534c:	60a3      	str	r3, [r4, #8]
 800534e:	6823      	ldr	r3, [r4, #0]
 8005350:	4433      	add	r3, r6
 8005352:	6023      	str	r3, [r4, #0]
 8005354:	2000      	movs	r0, #0
 8005356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800535a:	462a      	mov	r2, r5
 800535c:	f000 fb20 	bl	80059a0 <_realloc_r>
 8005360:	4606      	mov	r6, r0
 8005362:	2800      	cmp	r0, #0
 8005364:	d1e0      	bne.n	8005328 <__ssputs_r+0x5c>
 8005366:	6921      	ldr	r1, [r4, #16]
 8005368:	4650      	mov	r0, sl
 800536a:	f7ff fdf1 	bl	8004f50 <_free_r>
 800536e:	230c      	movs	r3, #12
 8005370:	f8ca 3000 	str.w	r3, [sl]
 8005374:	89a3      	ldrh	r3, [r4, #12]
 8005376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800537a:	81a3      	strh	r3, [r4, #12]
 800537c:	f04f 30ff 	mov.w	r0, #4294967295
 8005380:	e7e9      	b.n	8005356 <__ssputs_r+0x8a>
	...

08005384 <_svfiprintf_r>:
 8005384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005388:	4698      	mov	r8, r3
 800538a:	898b      	ldrh	r3, [r1, #12]
 800538c:	061b      	lsls	r3, r3, #24
 800538e:	b09d      	sub	sp, #116	@ 0x74
 8005390:	4607      	mov	r7, r0
 8005392:	460d      	mov	r5, r1
 8005394:	4614      	mov	r4, r2
 8005396:	d510      	bpl.n	80053ba <_svfiprintf_r+0x36>
 8005398:	690b      	ldr	r3, [r1, #16]
 800539a:	b973      	cbnz	r3, 80053ba <_svfiprintf_r+0x36>
 800539c:	2140      	movs	r1, #64	@ 0x40
 800539e:	f7ff fe8f 	bl	80050c0 <_malloc_r>
 80053a2:	6028      	str	r0, [r5, #0]
 80053a4:	6128      	str	r0, [r5, #16]
 80053a6:	b930      	cbnz	r0, 80053b6 <_svfiprintf_r+0x32>
 80053a8:	230c      	movs	r3, #12
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	f04f 30ff 	mov.w	r0, #4294967295
 80053b0:	b01d      	add	sp, #116	@ 0x74
 80053b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053b6:	2340      	movs	r3, #64	@ 0x40
 80053b8:	616b      	str	r3, [r5, #20]
 80053ba:	2300      	movs	r3, #0
 80053bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80053be:	2320      	movs	r3, #32
 80053c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80053c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80053c8:	2330      	movs	r3, #48	@ 0x30
 80053ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005568 <_svfiprintf_r+0x1e4>
 80053ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80053d2:	f04f 0901 	mov.w	r9, #1
 80053d6:	4623      	mov	r3, r4
 80053d8:	469a      	mov	sl, r3
 80053da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053de:	b10a      	cbz	r2, 80053e4 <_svfiprintf_r+0x60>
 80053e0:	2a25      	cmp	r2, #37	@ 0x25
 80053e2:	d1f9      	bne.n	80053d8 <_svfiprintf_r+0x54>
 80053e4:	ebba 0b04 	subs.w	fp, sl, r4
 80053e8:	d00b      	beq.n	8005402 <_svfiprintf_r+0x7e>
 80053ea:	465b      	mov	r3, fp
 80053ec:	4622      	mov	r2, r4
 80053ee:	4629      	mov	r1, r5
 80053f0:	4638      	mov	r0, r7
 80053f2:	f7ff ff6b 	bl	80052cc <__ssputs_r>
 80053f6:	3001      	adds	r0, #1
 80053f8:	f000 80a7 	beq.w	800554a <_svfiprintf_r+0x1c6>
 80053fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053fe:	445a      	add	r2, fp
 8005400:	9209      	str	r2, [sp, #36]	@ 0x24
 8005402:	f89a 3000 	ldrb.w	r3, [sl]
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 809f 	beq.w	800554a <_svfiprintf_r+0x1c6>
 800540c:	2300      	movs	r3, #0
 800540e:	f04f 32ff 	mov.w	r2, #4294967295
 8005412:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005416:	f10a 0a01 	add.w	sl, sl, #1
 800541a:	9304      	str	r3, [sp, #16]
 800541c:	9307      	str	r3, [sp, #28]
 800541e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005422:	931a      	str	r3, [sp, #104]	@ 0x68
 8005424:	4654      	mov	r4, sl
 8005426:	2205      	movs	r2, #5
 8005428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800542c:	484e      	ldr	r0, [pc, #312]	@ (8005568 <_svfiprintf_r+0x1e4>)
 800542e:	f7fa feef 	bl	8000210 <memchr>
 8005432:	9a04      	ldr	r2, [sp, #16]
 8005434:	b9d8      	cbnz	r0, 800546e <_svfiprintf_r+0xea>
 8005436:	06d0      	lsls	r0, r2, #27
 8005438:	bf44      	itt	mi
 800543a:	2320      	movmi	r3, #32
 800543c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005440:	0711      	lsls	r1, r2, #28
 8005442:	bf44      	itt	mi
 8005444:	232b      	movmi	r3, #43	@ 0x2b
 8005446:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800544a:	f89a 3000 	ldrb.w	r3, [sl]
 800544e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005450:	d015      	beq.n	800547e <_svfiprintf_r+0xfa>
 8005452:	9a07      	ldr	r2, [sp, #28]
 8005454:	4654      	mov	r4, sl
 8005456:	2000      	movs	r0, #0
 8005458:	f04f 0c0a 	mov.w	ip, #10
 800545c:	4621      	mov	r1, r4
 800545e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005462:	3b30      	subs	r3, #48	@ 0x30
 8005464:	2b09      	cmp	r3, #9
 8005466:	d94b      	bls.n	8005500 <_svfiprintf_r+0x17c>
 8005468:	b1b0      	cbz	r0, 8005498 <_svfiprintf_r+0x114>
 800546a:	9207      	str	r2, [sp, #28]
 800546c:	e014      	b.n	8005498 <_svfiprintf_r+0x114>
 800546e:	eba0 0308 	sub.w	r3, r0, r8
 8005472:	fa09 f303 	lsl.w	r3, r9, r3
 8005476:	4313      	orrs	r3, r2
 8005478:	9304      	str	r3, [sp, #16]
 800547a:	46a2      	mov	sl, r4
 800547c:	e7d2      	b.n	8005424 <_svfiprintf_r+0xa0>
 800547e:	9b03      	ldr	r3, [sp, #12]
 8005480:	1d19      	adds	r1, r3, #4
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	9103      	str	r1, [sp, #12]
 8005486:	2b00      	cmp	r3, #0
 8005488:	bfbb      	ittet	lt
 800548a:	425b      	neglt	r3, r3
 800548c:	f042 0202 	orrlt.w	r2, r2, #2
 8005490:	9307      	strge	r3, [sp, #28]
 8005492:	9307      	strlt	r3, [sp, #28]
 8005494:	bfb8      	it	lt
 8005496:	9204      	strlt	r2, [sp, #16]
 8005498:	7823      	ldrb	r3, [r4, #0]
 800549a:	2b2e      	cmp	r3, #46	@ 0x2e
 800549c:	d10a      	bne.n	80054b4 <_svfiprintf_r+0x130>
 800549e:	7863      	ldrb	r3, [r4, #1]
 80054a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80054a2:	d132      	bne.n	800550a <_svfiprintf_r+0x186>
 80054a4:	9b03      	ldr	r3, [sp, #12]
 80054a6:	1d1a      	adds	r2, r3, #4
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	9203      	str	r2, [sp, #12]
 80054ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80054b0:	3402      	adds	r4, #2
 80054b2:	9305      	str	r3, [sp, #20]
 80054b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005578 <_svfiprintf_r+0x1f4>
 80054b8:	7821      	ldrb	r1, [r4, #0]
 80054ba:	2203      	movs	r2, #3
 80054bc:	4650      	mov	r0, sl
 80054be:	f7fa fea7 	bl	8000210 <memchr>
 80054c2:	b138      	cbz	r0, 80054d4 <_svfiprintf_r+0x150>
 80054c4:	9b04      	ldr	r3, [sp, #16]
 80054c6:	eba0 000a 	sub.w	r0, r0, sl
 80054ca:	2240      	movs	r2, #64	@ 0x40
 80054cc:	4082      	lsls	r2, r0
 80054ce:	4313      	orrs	r3, r2
 80054d0:	3401      	adds	r4, #1
 80054d2:	9304      	str	r3, [sp, #16]
 80054d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054d8:	4824      	ldr	r0, [pc, #144]	@ (800556c <_svfiprintf_r+0x1e8>)
 80054da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80054de:	2206      	movs	r2, #6
 80054e0:	f7fa fe96 	bl	8000210 <memchr>
 80054e4:	2800      	cmp	r0, #0
 80054e6:	d036      	beq.n	8005556 <_svfiprintf_r+0x1d2>
 80054e8:	4b21      	ldr	r3, [pc, #132]	@ (8005570 <_svfiprintf_r+0x1ec>)
 80054ea:	bb1b      	cbnz	r3, 8005534 <_svfiprintf_r+0x1b0>
 80054ec:	9b03      	ldr	r3, [sp, #12]
 80054ee:	3307      	adds	r3, #7
 80054f0:	f023 0307 	bic.w	r3, r3, #7
 80054f4:	3308      	adds	r3, #8
 80054f6:	9303      	str	r3, [sp, #12]
 80054f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054fa:	4433      	add	r3, r6
 80054fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80054fe:	e76a      	b.n	80053d6 <_svfiprintf_r+0x52>
 8005500:	fb0c 3202 	mla	r2, ip, r2, r3
 8005504:	460c      	mov	r4, r1
 8005506:	2001      	movs	r0, #1
 8005508:	e7a8      	b.n	800545c <_svfiprintf_r+0xd8>
 800550a:	2300      	movs	r3, #0
 800550c:	3401      	adds	r4, #1
 800550e:	9305      	str	r3, [sp, #20]
 8005510:	4619      	mov	r1, r3
 8005512:	f04f 0c0a 	mov.w	ip, #10
 8005516:	4620      	mov	r0, r4
 8005518:	f810 2b01 	ldrb.w	r2, [r0], #1
 800551c:	3a30      	subs	r2, #48	@ 0x30
 800551e:	2a09      	cmp	r2, #9
 8005520:	d903      	bls.n	800552a <_svfiprintf_r+0x1a6>
 8005522:	2b00      	cmp	r3, #0
 8005524:	d0c6      	beq.n	80054b4 <_svfiprintf_r+0x130>
 8005526:	9105      	str	r1, [sp, #20]
 8005528:	e7c4      	b.n	80054b4 <_svfiprintf_r+0x130>
 800552a:	fb0c 2101 	mla	r1, ip, r1, r2
 800552e:	4604      	mov	r4, r0
 8005530:	2301      	movs	r3, #1
 8005532:	e7f0      	b.n	8005516 <_svfiprintf_r+0x192>
 8005534:	ab03      	add	r3, sp, #12
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	462a      	mov	r2, r5
 800553a:	4b0e      	ldr	r3, [pc, #56]	@ (8005574 <_svfiprintf_r+0x1f0>)
 800553c:	a904      	add	r1, sp, #16
 800553e:	4638      	mov	r0, r7
 8005540:	f3af 8000 	nop.w
 8005544:	1c42      	adds	r2, r0, #1
 8005546:	4606      	mov	r6, r0
 8005548:	d1d6      	bne.n	80054f8 <_svfiprintf_r+0x174>
 800554a:	89ab      	ldrh	r3, [r5, #12]
 800554c:	065b      	lsls	r3, r3, #25
 800554e:	f53f af2d 	bmi.w	80053ac <_svfiprintf_r+0x28>
 8005552:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005554:	e72c      	b.n	80053b0 <_svfiprintf_r+0x2c>
 8005556:	ab03      	add	r3, sp, #12
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	462a      	mov	r2, r5
 800555c:	4b05      	ldr	r3, [pc, #20]	@ (8005574 <_svfiprintf_r+0x1f0>)
 800555e:	a904      	add	r1, sp, #16
 8005560:	4638      	mov	r0, r7
 8005562:	f000 f879 	bl	8005658 <_printf_i>
 8005566:	e7ed      	b.n	8005544 <_svfiprintf_r+0x1c0>
 8005568:	080065a2 	.word	0x080065a2
 800556c:	080065ac 	.word	0x080065ac
 8005570:	00000000 	.word	0x00000000
 8005574:	080052cd 	.word	0x080052cd
 8005578:	080065a8 	.word	0x080065a8

0800557c <_printf_common>:
 800557c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005580:	4616      	mov	r6, r2
 8005582:	4698      	mov	r8, r3
 8005584:	688a      	ldr	r2, [r1, #8]
 8005586:	690b      	ldr	r3, [r1, #16]
 8005588:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800558c:	4293      	cmp	r3, r2
 800558e:	bfb8      	it	lt
 8005590:	4613      	movlt	r3, r2
 8005592:	6033      	str	r3, [r6, #0]
 8005594:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005598:	4607      	mov	r7, r0
 800559a:	460c      	mov	r4, r1
 800559c:	b10a      	cbz	r2, 80055a2 <_printf_common+0x26>
 800559e:	3301      	adds	r3, #1
 80055a0:	6033      	str	r3, [r6, #0]
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	0699      	lsls	r1, r3, #26
 80055a6:	bf42      	ittt	mi
 80055a8:	6833      	ldrmi	r3, [r6, #0]
 80055aa:	3302      	addmi	r3, #2
 80055ac:	6033      	strmi	r3, [r6, #0]
 80055ae:	6825      	ldr	r5, [r4, #0]
 80055b0:	f015 0506 	ands.w	r5, r5, #6
 80055b4:	d106      	bne.n	80055c4 <_printf_common+0x48>
 80055b6:	f104 0a19 	add.w	sl, r4, #25
 80055ba:	68e3      	ldr	r3, [r4, #12]
 80055bc:	6832      	ldr	r2, [r6, #0]
 80055be:	1a9b      	subs	r3, r3, r2
 80055c0:	42ab      	cmp	r3, r5
 80055c2:	dc26      	bgt.n	8005612 <_printf_common+0x96>
 80055c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80055c8:	6822      	ldr	r2, [r4, #0]
 80055ca:	3b00      	subs	r3, #0
 80055cc:	bf18      	it	ne
 80055ce:	2301      	movne	r3, #1
 80055d0:	0692      	lsls	r2, r2, #26
 80055d2:	d42b      	bmi.n	800562c <_printf_common+0xb0>
 80055d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80055d8:	4641      	mov	r1, r8
 80055da:	4638      	mov	r0, r7
 80055dc:	47c8      	blx	r9
 80055de:	3001      	adds	r0, #1
 80055e0:	d01e      	beq.n	8005620 <_printf_common+0xa4>
 80055e2:	6823      	ldr	r3, [r4, #0]
 80055e4:	6922      	ldr	r2, [r4, #16]
 80055e6:	f003 0306 	and.w	r3, r3, #6
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	bf02      	ittt	eq
 80055ee:	68e5      	ldreq	r5, [r4, #12]
 80055f0:	6833      	ldreq	r3, [r6, #0]
 80055f2:	1aed      	subeq	r5, r5, r3
 80055f4:	68a3      	ldr	r3, [r4, #8]
 80055f6:	bf0c      	ite	eq
 80055f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055fc:	2500      	movne	r5, #0
 80055fe:	4293      	cmp	r3, r2
 8005600:	bfc4      	itt	gt
 8005602:	1a9b      	subgt	r3, r3, r2
 8005604:	18ed      	addgt	r5, r5, r3
 8005606:	2600      	movs	r6, #0
 8005608:	341a      	adds	r4, #26
 800560a:	42b5      	cmp	r5, r6
 800560c:	d11a      	bne.n	8005644 <_printf_common+0xc8>
 800560e:	2000      	movs	r0, #0
 8005610:	e008      	b.n	8005624 <_printf_common+0xa8>
 8005612:	2301      	movs	r3, #1
 8005614:	4652      	mov	r2, sl
 8005616:	4641      	mov	r1, r8
 8005618:	4638      	mov	r0, r7
 800561a:	47c8      	blx	r9
 800561c:	3001      	adds	r0, #1
 800561e:	d103      	bne.n	8005628 <_printf_common+0xac>
 8005620:	f04f 30ff 	mov.w	r0, #4294967295
 8005624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005628:	3501      	adds	r5, #1
 800562a:	e7c6      	b.n	80055ba <_printf_common+0x3e>
 800562c:	18e1      	adds	r1, r4, r3
 800562e:	1c5a      	adds	r2, r3, #1
 8005630:	2030      	movs	r0, #48	@ 0x30
 8005632:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005636:	4422      	add	r2, r4
 8005638:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800563c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005640:	3302      	adds	r3, #2
 8005642:	e7c7      	b.n	80055d4 <_printf_common+0x58>
 8005644:	2301      	movs	r3, #1
 8005646:	4622      	mov	r2, r4
 8005648:	4641      	mov	r1, r8
 800564a:	4638      	mov	r0, r7
 800564c:	47c8      	blx	r9
 800564e:	3001      	adds	r0, #1
 8005650:	d0e6      	beq.n	8005620 <_printf_common+0xa4>
 8005652:	3601      	adds	r6, #1
 8005654:	e7d9      	b.n	800560a <_printf_common+0x8e>
	...

08005658 <_printf_i>:
 8005658:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800565c:	7e0f      	ldrb	r7, [r1, #24]
 800565e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005660:	2f78      	cmp	r7, #120	@ 0x78
 8005662:	4691      	mov	r9, r2
 8005664:	4680      	mov	r8, r0
 8005666:	460c      	mov	r4, r1
 8005668:	469a      	mov	sl, r3
 800566a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800566e:	d807      	bhi.n	8005680 <_printf_i+0x28>
 8005670:	2f62      	cmp	r7, #98	@ 0x62
 8005672:	d80a      	bhi.n	800568a <_printf_i+0x32>
 8005674:	2f00      	cmp	r7, #0
 8005676:	f000 80d1 	beq.w	800581c <_printf_i+0x1c4>
 800567a:	2f58      	cmp	r7, #88	@ 0x58
 800567c:	f000 80b8 	beq.w	80057f0 <_printf_i+0x198>
 8005680:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005684:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005688:	e03a      	b.n	8005700 <_printf_i+0xa8>
 800568a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800568e:	2b15      	cmp	r3, #21
 8005690:	d8f6      	bhi.n	8005680 <_printf_i+0x28>
 8005692:	a101      	add	r1, pc, #4	@ (adr r1, 8005698 <_printf_i+0x40>)
 8005694:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005698:	080056f1 	.word	0x080056f1
 800569c:	08005705 	.word	0x08005705
 80056a0:	08005681 	.word	0x08005681
 80056a4:	08005681 	.word	0x08005681
 80056a8:	08005681 	.word	0x08005681
 80056ac:	08005681 	.word	0x08005681
 80056b0:	08005705 	.word	0x08005705
 80056b4:	08005681 	.word	0x08005681
 80056b8:	08005681 	.word	0x08005681
 80056bc:	08005681 	.word	0x08005681
 80056c0:	08005681 	.word	0x08005681
 80056c4:	08005803 	.word	0x08005803
 80056c8:	0800572f 	.word	0x0800572f
 80056cc:	080057bd 	.word	0x080057bd
 80056d0:	08005681 	.word	0x08005681
 80056d4:	08005681 	.word	0x08005681
 80056d8:	08005825 	.word	0x08005825
 80056dc:	08005681 	.word	0x08005681
 80056e0:	0800572f 	.word	0x0800572f
 80056e4:	08005681 	.word	0x08005681
 80056e8:	08005681 	.word	0x08005681
 80056ec:	080057c5 	.word	0x080057c5
 80056f0:	6833      	ldr	r3, [r6, #0]
 80056f2:	1d1a      	adds	r2, r3, #4
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6032      	str	r2, [r6, #0]
 80056f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005700:	2301      	movs	r3, #1
 8005702:	e09c      	b.n	800583e <_printf_i+0x1e6>
 8005704:	6833      	ldr	r3, [r6, #0]
 8005706:	6820      	ldr	r0, [r4, #0]
 8005708:	1d19      	adds	r1, r3, #4
 800570a:	6031      	str	r1, [r6, #0]
 800570c:	0606      	lsls	r6, r0, #24
 800570e:	d501      	bpl.n	8005714 <_printf_i+0xbc>
 8005710:	681d      	ldr	r5, [r3, #0]
 8005712:	e003      	b.n	800571c <_printf_i+0xc4>
 8005714:	0645      	lsls	r5, r0, #25
 8005716:	d5fb      	bpl.n	8005710 <_printf_i+0xb8>
 8005718:	f9b3 5000 	ldrsh.w	r5, [r3]
 800571c:	2d00      	cmp	r5, #0
 800571e:	da03      	bge.n	8005728 <_printf_i+0xd0>
 8005720:	232d      	movs	r3, #45	@ 0x2d
 8005722:	426d      	negs	r5, r5
 8005724:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005728:	4858      	ldr	r0, [pc, #352]	@ (800588c <_printf_i+0x234>)
 800572a:	230a      	movs	r3, #10
 800572c:	e011      	b.n	8005752 <_printf_i+0xfa>
 800572e:	6821      	ldr	r1, [r4, #0]
 8005730:	6833      	ldr	r3, [r6, #0]
 8005732:	0608      	lsls	r0, r1, #24
 8005734:	f853 5b04 	ldr.w	r5, [r3], #4
 8005738:	d402      	bmi.n	8005740 <_printf_i+0xe8>
 800573a:	0649      	lsls	r1, r1, #25
 800573c:	bf48      	it	mi
 800573e:	b2ad      	uxthmi	r5, r5
 8005740:	2f6f      	cmp	r7, #111	@ 0x6f
 8005742:	4852      	ldr	r0, [pc, #328]	@ (800588c <_printf_i+0x234>)
 8005744:	6033      	str	r3, [r6, #0]
 8005746:	bf14      	ite	ne
 8005748:	230a      	movne	r3, #10
 800574a:	2308      	moveq	r3, #8
 800574c:	2100      	movs	r1, #0
 800574e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005752:	6866      	ldr	r6, [r4, #4]
 8005754:	60a6      	str	r6, [r4, #8]
 8005756:	2e00      	cmp	r6, #0
 8005758:	db05      	blt.n	8005766 <_printf_i+0x10e>
 800575a:	6821      	ldr	r1, [r4, #0]
 800575c:	432e      	orrs	r6, r5
 800575e:	f021 0104 	bic.w	r1, r1, #4
 8005762:	6021      	str	r1, [r4, #0]
 8005764:	d04b      	beq.n	80057fe <_printf_i+0x1a6>
 8005766:	4616      	mov	r6, r2
 8005768:	fbb5 f1f3 	udiv	r1, r5, r3
 800576c:	fb03 5711 	mls	r7, r3, r1, r5
 8005770:	5dc7      	ldrb	r7, [r0, r7]
 8005772:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005776:	462f      	mov	r7, r5
 8005778:	42bb      	cmp	r3, r7
 800577a:	460d      	mov	r5, r1
 800577c:	d9f4      	bls.n	8005768 <_printf_i+0x110>
 800577e:	2b08      	cmp	r3, #8
 8005780:	d10b      	bne.n	800579a <_printf_i+0x142>
 8005782:	6823      	ldr	r3, [r4, #0]
 8005784:	07df      	lsls	r7, r3, #31
 8005786:	d508      	bpl.n	800579a <_printf_i+0x142>
 8005788:	6923      	ldr	r3, [r4, #16]
 800578a:	6861      	ldr	r1, [r4, #4]
 800578c:	4299      	cmp	r1, r3
 800578e:	bfde      	ittt	le
 8005790:	2330      	movle	r3, #48	@ 0x30
 8005792:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005796:	f106 36ff 	addle.w	r6, r6, #4294967295
 800579a:	1b92      	subs	r2, r2, r6
 800579c:	6122      	str	r2, [r4, #16]
 800579e:	f8cd a000 	str.w	sl, [sp]
 80057a2:	464b      	mov	r3, r9
 80057a4:	aa03      	add	r2, sp, #12
 80057a6:	4621      	mov	r1, r4
 80057a8:	4640      	mov	r0, r8
 80057aa:	f7ff fee7 	bl	800557c <_printf_common>
 80057ae:	3001      	adds	r0, #1
 80057b0:	d14a      	bne.n	8005848 <_printf_i+0x1f0>
 80057b2:	f04f 30ff 	mov.w	r0, #4294967295
 80057b6:	b004      	add	sp, #16
 80057b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057bc:	6823      	ldr	r3, [r4, #0]
 80057be:	f043 0320 	orr.w	r3, r3, #32
 80057c2:	6023      	str	r3, [r4, #0]
 80057c4:	4832      	ldr	r0, [pc, #200]	@ (8005890 <_printf_i+0x238>)
 80057c6:	2778      	movs	r7, #120	@ 0x78
 80057c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80057cc:	6823      	ldr	r3, [r4, #0]
 80057ce:	6831      	ldr	r1, [r6, #0]
 80057d0:	061f      	lsls	r7, r3, #24
 80057d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80057d6:	d402      	bmi.n	80057de <_printf_i+0x186>
 80057d8:	065f      	lsls	r7, r3, #25
 80057da:	bf48      	it	mi
 80057dc:	b2ad      	uxthmi	r5, r5
 80057de:	6031      	str	r1, [r6, #0]
 80057e0:	07d9      	lsls	r1, r3, #31
 80057e2:	bf44      	itt	mi
 80057e4:	f043 0320 	orrmi.w	r3, r3, #32
 80057e8:	6023      	strmi	r3, [r4, #0]
 80057ea:	b11d      	cbz	r5, 80057f4 <_printf_i+0x19c>
 80057ec:	2310      	movs	r3, #16
 80057ee:	e7ad      	b.n	800574c <_printf_i+0xf4>
 80057f0:	4826      	ldr	r0, [pc, #152]	@ (800588c <_printf_i+0x234>)
 80057f2:	e7e9      	b.n	80057c8 <_printf_i+0x170>
 80057f4:	6823      	ldr	r3, [r4, #0]
 80057f6:	f023 0320 	bic.w	r3, r3, #32
 80057fa:	6023      	str	r3, [r4, #0]
 80057fc:	e7f6      	b.n	80057ec <_printf_i+0x194>
 80057fe:	4616      	mov	r6, r2
 8005800:	e7bd      	b.n	800577e <_printf_i+0x126>
 8005802:	6833      	ldr	r3, [r6, #0]
 8005804:	6825      	ldr	r5, [r4, #0]
 8005806:	6961      	ldr	r1, [r4, #20]
 8005808:	1d18      	adds	r0, r3, #4
 800580a:	6030      	str	r0, [r6, #0]
 800580c:	062e      	lsls	r6, r5, #24
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	d501      	bpl.n	8005816 <_printf_i+0x1be>
 8005812:	6019      	str	r1, [r3, #0]
 8005814:	e002      	b.n	800581c <_printf_i+0x1c4>
 8005816:	0668      	lsls	r0, r5, #25
 8005818:	d5fb      	bpl.n	8005812 <_printf_i+0x1ba>
 800581a:	8019      	strh	r1, [r3, #0]
 800581c:	2300      	movs	r3, #0
 800581e:	6123      	str	r3, [r4, #16]
 8005820:	4616      	mov	r6, r2
 8005822:	e7bc      	b.n	800579e <_printf_i+0x146>
 8005824:	6833      	ldr	r3, [r6, #0]
 8005826:	1d1a      	adds	r2, r3, #4
 8005828:	6032      	str	r2, [r6, #0]
 800582a:	681e      	ldr	r6, [r3, #0]
 800582c:	6862      	ldr	r2, [r4, #4]
 800582e:	2100      	movs	r1, #0
 8005830:	4630      	mov	r0, r6
 8005832:	f7fa fced 	bl	8000210 <memchr>
 8005836:	b108      	cbz	r0, 800583c <_printf_i+0x1e4>
 8005838:	1b80      	subs	r0, r0, r6
 800583a:	6060      	str	r0, [r4, #4]
 800583c:	6863      	ldr	r3, [r4, #4]
 800583e:	6123      	str	r3, [r4, #16]
 8005840:	2300      	movs	r3, #0
 8005842:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005846:	e7aa      	b.n	800579e <_printf_i+0x146>
 8005848:	6923      	ldr	r3, [r4, #16]
 800584a:	4632      	mov	r2, r6
 800584c:	4649      	mov	r1, r9
 800584e:	4640      	mov	r0, r8
 8005850:	47d0      	blx	sl
 8005852:	3001      	adds	r0, #1
 8005854:	d0ad      	beq.n	80057b2 <_printf_i+0x15a>
 8005856:	6823      	ldr	r3, [r4, #0]
 8005858:	079b      	lsls	r3, r3, #30
 800585a:	d413      	bmi.n	8005884 <_printf_i+0x22c>
 800585c:	68e0      	ldr	r0, [r4, #12]
 800585e:	9b03      	ldr	r3, [sp, #12]
 8005860:	4298      	cmp	r0, r3
 8005862:	bfb8      	it	lt
 8005864:	4618      	movlt	r0, r3
 8005866:	e7a6      	b.n	80057b6 <_printf_i+0x15e>
 8005868:	2301      	movs	r3, #1
 800586a:	4632      	mov	r2, r6
 800586c:	4649      	mov	r1, r9
 800586e:	4640      	mov	r0, r8
 8005870:	47d0      	blx	sl
 8005872:	3001      	adds	r0, #1
 8005874:	d09d      	beq.n	80057b2 <_printf_i+0x15a>
 8005876:	3501      	adds	r5, #1
 8005878:	68e3      	ldr	r3, [r4, #12]
 800587a:	9903      	ldr	r1, [sp, #12]
 800587c:	1a5b      	subs	r3, r3, r1
 800587e:	42ab      	cmp	r3, r5
 8005880:	dcf2      	bgt.n	8005868 <_printf_i+0x210>
 8005882:	e7eb      	b.n	800585c <_printf_i+0x204>
 8005884:	2500      	movs	r5, #0
 8005886:	f104 0619 	add.w	r6, r4, #25
 800588a:	e7f5      	b.n	8005878 <_printf_i+0x220>
 800588c:	080065b3 	.word	0x080065b3
 8005890:	080065c4 	.word	0x080065c4

08005894 <siscanf>:
 8005894:	b40e      	push	{r1, r2, r3}
 8005896:	b570      	push	{r4, r5, r6, lr}
 8005898:	b09d      	sub	sp, #116	@ 0x74
 800589a:	ac21      	add	r4, sp, #132	@ 0x84
 800589c:	2500      	movs	r5, #0
 800589e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80058a2:	f854 6b04 	ldr.w	r6, [r4], #4
 80058a6:	f8ad 2014 	strh.w	r2, [sp, #20]
 80058aa:	951b      	str	r5, [sp, #108]	@ 0x6c
 80058ac:	9002      	str	r0, [sp, #8]
 80058ae:	9006      	str	r0, [sp, #24]
 80058b0:	f7fa fca0 	bl	80001f4 <strlen>
 80058b4:	4b0b      	ldr	r3, [pc, #44]	@ (80058e4 <siscanf+0x50>)
 80058b6:	9003      	str	r0, [sp, #12]
 80058b8:	9007      	str	r0, [sp, #28]
 80058ba:	480b      	ldr	r0, [pc, #44]	@ (80058e8 <siscanf+0x54>)
 80058bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80058c2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80058c6:	4632      	mov	r2, r6
 80058c8:	4623      	mov	r3, r4
 80058ca:	a902      	add	r1, sp, #8
 80058cc:	6800      	ldr	r0, [r0, #0]
 80058ce:	950f      	str	r5, [sp, #60]	@ 0x3c
 80058d0:	9514      	str	r5, [sp, #80]	@ 0x50
 80058d2:	9401      	str	r4, [sp, #4]
 80058d4:	f000 f8ec 	bl	8005ab0 <__ssvfiscanf_r>
 80058d8:	b01d      	add	sp, #116	@ 0x74
 80058da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80058de:	b003      	add	sp, #12
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	080043d9 	.word	0x080043d9
 80058e8:	20000028 	.word	0x20000028

080058ec <memmove>:
 80058ec:	4288      	cmp	r0, r1
 80058ee:	b510      	push	{r4, lr}
 80058f0:	eb01 0402 	add.w	r4, r1, r2
 80058f4:	d902      	bls.n	80058fc <memmove+0x10>
 80058f6:	4284      	cmp	r4, r0
 80058f8:	4623      	mov	r3, r4
 80058fa:	d807      	bhi.n	800590c <memmove+0x20>
 80058fc:	1e43      	subs	r3, r0, #1
 80058fe:	42a1      	cmp	r1, r4
 8005900:	d008      	beq.n	8005914 <memmove+0x28>
 8005902:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005906:	f803 2f01 	strb.w	r2, [r3, #1]!
 800590a:	e7f8      	b.n	80058fe <memmove+0x12>
 800590c:	4402      	add	r2, r0
 800590e:	4601      	mov	r1, r0
 8005910:	428a      	cmp	r2, r1
 8005912:	d100      	bne.n	8005916 <memmove+0x2a>
 8005914:	bd10      	pop	{r4, pc}
 8005916:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800591a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800591e:	e7f7      	b.n	8005910 <memmove+0x24>

08005920 <strncmp>:
 8005920:	b510      	push	{r4, lr}
 8005922:	b16a      	cbz	r2, 8005940 <strncmp+0x20>
 8005924:	3901      	subs	r1, #1
 8005926:	1884      	adds	r4, r0, r2
 8005928:	f810 2b01 	ldrb.w	r2, [r0], #1
 800592c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005930:	429a      	cmp	r2, r3
 8005932:	d103      	bne.n	800593c <strncmp+0x1c>
 8005934:	42a0      	cmp	r0, r4
 8005936:	d001      	beq.n	800593c <strncmp+0x1c>
 8005938:	2a00      	cmp	r2, #0
 800593a:	d1f5      	bne.n	8005928 <strncmp+0x8>
 800593c:	1ad0      	subs	r0, r2, r3
 800593e:	bd10      	pop	{r4, pc}
 8005940:	4610      	mov	r0, r2
 8005942:	e7fc      	b.n	800593e <strncmp+0x1e>

08005944 <__gettzinfo>:
 8005944:	4800      	ldr	r0, [pc, #0]	@ (8005948 <__gettzinfo+0x4>)
 8005946:	4770      	bx	lr
 8005948:	20000078 	.word	0x20000078

0800594c <_sbrk_r>:
 800594c:	b538      	push	{r3, r4, r5, lr}
 800594e:	4d06      	ldr	r5, [pc, #24]	@ (8005968 <_sbrk_r+0x1c>)
 8005950:	2300      	movs	r3, #0
 8005952:	4604      	mov	r4, r0
 8005954:	4608      	mov	r0, r1
 8005956:	602b      	str	r3, [r5, #0]
 8005958:	f7fc fa48 	bl	8001dec <_sbrk>
 800595c:	1c43      	adds	r3, r0, #1
 800595e:	d102      	bne.n	8005966 <_sbrk_r+0x1a>
 8005960:	682b      	ldr	r3, [r5, #0]
 8005962:	b103      	cbz	r3, 8005966 <_sbrk_r+0x1a>
 8005964:	6023      	str	r3, [r4, #0]
 8005966:	bd38      	pop	{r3, r4, r5, pc}
 8005968:	200007b8 	.word	0x200007b8

0800596c <memcpy>:
 800596c:	440a      	add	r2, r1
 800596e:	4291      	cmp	r1, r2
 8005970:	f100 33ff 	add.w	r3, r0, #4294967295
 8005974:	d100      	bne.n	8005978 <memcpy+0xc>
 8005976:	4770      	bx	lr
 8005978:	b510      	push	{r4, lr}
 800597a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800597e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005982:	4291      	cmp	r1, r2
 8005984:	d1f9      	bne.n	800597a <memcpy+0xe>
 8005986:	bd10      	pop	{r4, pc}

08005988 <__env_lock>:
 8005988:	4801      	ldr	r0, [pc, #4]	@ (8005990 <__env_lock+0x8>)
 800598a:	f7ff bace 	b.w	8004f2a <__retarget_lock_acquire_recursive>
 800598e:	bf00      	nop
 8005990:	200007bd 	.word	0x200007bd

08005994 <__env_unlock>:
 8005994:	4801      	ldr	r0, [pc, #4]	@ (800599c <__env_unlock+0x8>)
 8005996:	f7ff baca 	b.w	8004f2e <__retarget_lock_release_recursive>
 800599a:	bf00      	nop
 800599c:	200007bd 	.word	0x200007bd

080059a0 <_realloc_r>:
 80059a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059a4:	4607      	mov	r7, r0
 80059a6:	4614      	mov	r4, r2
 80059a8:	460d      	mov	r5, r1
 80059aa:	b921      	cbnz	r1, 80059b6 <_realloc_r+0x16>
 80059ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059b0:	4611      	mov	r1, r2
 80059b2:	f7ff bb85 	b.w	80050c0 <_malloc_r>
 80059b6:	b92a      	cbnz	r2, 80059c4 <_realloc_r+0x24>
 80059b8:	f7ff faca 	bl	8004f50 <_free_r>
 80059bc:	4625      	mov	r5, r4
 80059be:	4628      	mov	r0, r5
 80059c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059c4:	f000 fbab 	bl	800611e <_malloc_usable_size_r>
 80059c8:	4284      	cmp	r4, r0
 80059ca:	4606      	mov	r6, r0
 80059cc:	d802      	bhi.n	80059d4 <_realloc_r+0x34>
 80059ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80059d2:	d8f4      	bhi.n	80059be <_realloc_r+0x1e>
 80059d4:	4621      	mov	r1, r4
 80059d6:	4638      	mov	r0, r7
 80059d8:	f7ff fb72 	bl	80050c0 <_malloc_r>
 80059dc:	4680      	mov	r8, r0
 80059de:	b908      	cbnz	r0, 80059e4 <_realloc_r+0x44>
 80059e0:	4645      	mov	r5, r8
 80059e2:	e7ec      	b.n	80059be <_realloc_r+0x1e>
 80059e4:	42b4      	cmp	r4, r6
 80059e6:	4622      	mov	r2, r4
 80059e8:	4629      	mov	r1, r5
 80059ea:	bf28      	it	cs
 80059ec:	4632      	movcs	r2, r6
 80059ee:	f7ff ffbd 	bl	800596c <memcpy>
 80059f2:	4629      	mov	r1, r5
 80059f4:	4638      	mov	r0, r7
 80059f6:	f7ff faab 	bl	8004f50 <_free_r>
 80059fa:	e7f1      	b.n	80059e0 <_realloc_r+0x40>

080059fc <_sungetc_r>:
 80059fc:	b538      	push	{r3, r4, r5, lr}
 80059fe:	1c4b      	adds	r3, r1, #1
 8005a00:	4614      	mov	r4, r2
 8005a02:	d103      	bne.n	8005a0c <_sungetc_r+0x10>
 8005a04:	f04f 35ff 	mov.w	r5, #4294967295
 8005a08:	4628      	mov	r0, r5
 8005a0a:	bd38      	pop	{r3, r4, r5, pc}
 8005a0c:	8993      	ldrh	r3, [r2, #12]
 8005a0e:	f023 0320 	bic.w	r3, r3, #32
 8005a12:	8193      	strh	r3, [r2, #12]
 8005a14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a16:	6852      	ldr	r2, [r2, #4]
 8005a18:	b2cd      	uxtb	r5, r1
 8005a1a:	b18b      	cbz	r3, 8005a40 <_sungetc_r+0x44>
 8005a1c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	dd08      	ble.n	8005a34 <_sungetc_r+0x38>
 8005a22:	6823      	ldr	r3, [r4, #0]
 8005a24:	1e5a      	subs	r2, r3, #1
 8005a26:	6022      	str	r2, [r4, #0]
 8005a28:	f803 5c01 	strb.w	r5, [r3, #-1]
 8005a2c:	6863      	ldr	r3, [r4, #4]
 8005a2e:	3301      	adds	r3, #1
 8005a30:	6063      	str	r3, [r4, #4]
 8005a32:	e7e9      	b.n	8005a08 <_sungetc_r+0xc>
 8005a34:	4621      	mov	r1, r4
 8005a36:	f000 fb38 	bl	80060aa <__submore>
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	d0f1      	beq.n	8005a22 <_sungetc_r+0x26>
 8005a3e:	e7e1      	b.n	8005a04 <_sungetc_r+0x8>
 8005a40:	6921      	ldr	r1, [r4, #16]
 8005a42:	6823      	ldr	r3, [r4, #0]
 8005a44:	b151      	cbz	r1, 8005a5c <_sungetc_r+0x60>
 8005a46:	4299      	cmp	r1, r3
 8005a48:	d208      	bcs.n	8005a5c <_sungetc_r+0x60>
 8005a4a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8005a4e:	42a9      	cmp	r1, r5
 8005a50:	d104      	bne.n	8005a5c <_sungetc_r+0x60>
 8005a52:	3b01      	subs	r3, #1
 8005a54:	3201      	adds	r2, #1
 8005a56:	6023      	str	r3, [r4, #0]
 8005a58:	6062      	str	r2, [r4, #4]
 8005a5a:	e7d5      	b.n	8005a08 <_sungetc_r+0xc>
 8005a5c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8005a60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a64:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a66:	2303      	movs	r3, #3
 8005a68:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005a6a:	4623      	mov	r3, r4
 8005a6c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8005a70:	6023      	str	r3, [r4, #0]
 8005a72:	2301      	movs	r3, #1
 8005a74:	e7dc      	b.n	8005a30 <_sungetc_r+0x34>

08005a76 <__ssrefill_r>:
 8005a76:	b510      	push	{r4, lr}
 8005a78:	460c      	mov	r4, r1
 8005a7a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8005a7c:	b169      	cbz	r1, 8005a9a <__ssrefill_r+0x24>
 8005a7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a82:	4299      	cmp	r1, r3
 8005a84:	d001      	beq.n	8005a8a <__ssrefill_r+0x14>
 8005a86:	f7ff fa63 	bl	8004f50 <_free_r>
 8005a8a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a8c:	6063      	str	r3, [r4, #4]
 8005a8e:	2000      	movs	r0, #0
 8005a90:	6360      	str	r0, [r4, #52]	@ 0x34
 8005a92:	b113      	cbz	r3, 8005a9a <__ssrefill_r+0x24>
 8005a94:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005a96:	6023      	str	r3, [r4, #0]
 8005a98:	bd10      	pop	{r4, pc}
 8005a9a:	6923      	ldr	r3, [r4, #16]
 8005a9c:	6023      	str	r3, [r4, #0]
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	6063      	str	r3, [r4, #4]
 8005aa2:	89a3      	ldrh	r3, [r4, #12]
 8005aa4:	f043 0320 	orr.w	r3, r3, #32
 8005aa8:	81a3      	strh	r3, [r4, #12]
 8005aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8005aae:	e7f3      	b.n	8005a98 <__ssrefill_r+0x22>

08005ab0 <__ssvfiscanf_r>:
 8005ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ab4:	460c      	mov	r4, r1
 8005ab6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8005aba:	2100      	movs	r1, #0
 8005abc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8005ac0:	49a6      	ldr	r1, [pc, #664]	@ (8005d5c <__ssvfiscanf_r+0x2ac>)
 8005ac2:	91a0      	str	r1, [sp, #640]	@ 0x280
 8005ac4:	f10d 0804 	add.w	r8, sp, #4
 8005ac8:	49a5      	ldr	r1, [pc, #660]	@ (8005d60 <__ssvfiscanf_r+0x2b0>)
 8005aca:	4fa6      	ldr	r7, [pc, #664]	@ (8005d64 <__ssvfiscanf_r+0x2b4>)
 8005acc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8005ad0:	4606      	mov	r6, r0
 8005ad2:	91a1      	str	r1, [sp, #644]	@ 0x284
 8005ad4:	9300      	str	r3, [sp, #0]
 8005ad6:	f892 9000 	ldrb.w	r9, [r2]
 8005ada:	f1b9 0f00 	cmp.w	r9, #0
 8005ade:	f000 8158 	beq.w	8005d92 <__ssvfiscanf_r+0x2e2>
 8005ae2:	f817 3009 	ldrb.w	r3, [r7, r9]
 8005ae6:	f013 0308 	ands.w	r3, r3, #8
 8005aea:	f102 0501 	add.w	r5, r2, #1
 8005aee:	d019      	beq.n	8005b24 <__ssvfiscanf_r+0x74>
 8005af0:	6863      	ldr	r3, [r4, #4]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	dd0f      	ble.n	8005b16 <__ssvfiscanf_r+0x66>
 8005af6:	6823      	ldr	r3, [r4, #0]
 8005af8:	781a      	ldrb	r2, [r3, #0]
 8005afa:	5cba      	ldrb	r2, [r7, r2]
 8005afc:	0712      	lsls	r2, r2, #28
 8005afe:	d401      	bmi.n	8005b04 <__ssvfiscanf_r+0x54>
 8005b00:	462a      	mov	r2, r5
 8005b02:	e7e8      	b.n	8005ad6 <__ssvfiscanf_r+0x26>
 8005b04:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8005b06:	3201      	adds	r2, #1
 8005b08:	9245      	str	r2, [sp, #276]	@ 0x114
 8005b0a:	6862      	ldr	r2, [r4, #4]
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	3a01      	subs	r2, #1
 8005b10:	6062      	str	r2, [r4, #4]
 8005b12:	6023      	str	r3, [r4, #0]
 8005b14:	e7ec      	b.n	8005af0 <__ssvfiscanf_r+0x40>
 8005b16:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8005b18:	4621      	mov	r1, r4
 8005b1a:	4630      	mov	r0, r6
 8005b1c:	4798      	blx	r3
 8005b1e:	2800      	cmp	r0, #0
 8005b20:	d0e9      	beq.n	8005af6 <__ssvfiscanf_r+0x46>
 8005b22:	e7ed      	b.n	8005b00 <__ssvfiscanf_r+0x50>
 8005b24:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8005b28:	f040 8085 	bne.w	8005c36 <__ssvfiscanf_r+0x186>
 8005b2c:	9341      	str	r3, [sp, #260]	@ 0x104
 8005b2e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8005b30:	7853      	ldrb	r3, [r2, #1]
 8005b32:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b34:	bf02      	ittt	eq
 8005b36:	2310      	moveq	r3, #16
 8005b38:	1c95      	addeq	r5, r2, #2
 8005b3a:	9341      	streq	r3, [sp, #260]	@ 0x104
 8005b3c:	220a      	movs	r2, #10
 8005b3e:	46aa      	mov	sl, r5
 8005b40:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8005b44:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8005b48:	2b09      	cmp	r3, #9
 8005b4a:	d91e      	bls.n	8005b8a <__ssvfiscanf_r+0xda>
 8005b4c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8005d68 <__ssvfiscanf_r+0x2b8>
 8005b50:	2203      	movs	r2, #3
 8005b52:	4658      	mov	r0, fp
 8005b54:	f7fa fb5c 	bl	8000210 <memchr>
 8005b58:	b138      	cbz	r0, 8005b6a <__ssvfiscanf_r+0xba>
 8005b5a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8005b5c:	eba0 000b 	sub.w	r0, r0, fp
 8005b60:	2301      	movs	r3, #1
 8005b62:	4083      	lsls	r3, r0
 8005b64:	4313      	orrs	r3, r2
 8005b66:	9341      	str	r3, [sp, #260]	@ 0x104
 8005b68:	4655      	mov	r5, sl
 8005b6a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005b6e:	2b78      	cmp	r3, #120	@ 0x78
 8005b70:	d806      	bhi.n	8005b80 <__ssvfiscanf_r+0xd0>
 8005b72:	2b57      	cmp	r3, #87	@ 0x57
 8005b74:	d810      	bhi.n	8005b98 <__ssvfiscanf_r+0xe8>
 8005b76:	2b25      	cmp	r3, #37	@ 0x25
 8005b78:	d05d      	beq.n	8005c36 <__ssvfiscanf_r+0x186>
 8005b7a:	d857      	bhi.n	8005c2c <__ssvfiscanf_r+0x17c>
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d075      	beq.n	8005c6c <__ssvfiscanf_r+0x1bc>
 8005b80:	2303      	movs	r3, #3
 8005b82:	9347      	str	r3, [sp, #284]	@ 0x11c
 8005b84:	230a      	movs	r3, #10
 8005b86:	9342      	str	r3, [sp, #264]	@ 0x108
 8005b88:	e088      	b.n	8005c9c <__ssvfiscanf_r+0x1ec>
 8005b8a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8005b8c:	fb02 1103 	mla	r1, r2, r3, r1
 8005b90:	3930      	subs	r1, #48	@ 0x30
 8005b92:	9143      	str	r1, [sp, #268]	@ 0x10c
 8005b94:	4655      	mov	r5, sl
 8005b96:	e7d2      	b.n	8005b3e <__ssvfiscanf_r+0x8e>
 8005b98:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8005b9c:	2a20      	cmp	r2, #32
 8005b9e:	d8ef      	bhi.n	8005b80 <__ssvfiscanf_r+0xd0>
 8005ba0:	a101      	add	r1, pc, #4	@ (adr r1, 8005ba8 <__ssvfiscanf_r+0xf8>)
 8005ba2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005ba6:	bf00      	nop
 8005ba8:	08005c7b 	.word	0x08005c7b
 8005bac:	08005b81 	.word	0x08005b81
 8005bb0:	08005b81 	.word	0x08005b81
 8005bb4:	08005cd5 	.word	0x08005cd5
 8005bb8:	08005b81 	.word	0x08005b81
 8005bbc:	08005b81 	.word	0x08005b81
 8005bc0:	08005b81 	.word	0x08005b81
 8005bc4:	08005b81 	.word	0x08005b81
 8005bc8:	08005b81 	.word	0x08005b81
 8005bcc:	08005b81 	.word	0x08005b81
 8005bd0:	08005b81 	.word	0x08005b81
 8005bd4:	08005ceb 	.word	0x08005ceb
 8005bd8:	08005cd1 	.word	0x08005cd1
 8005bdc:	08005c33 	.word	0x08005c33
 8005be0:	08005c33 	.word	0x08005c33
 8005be4:	08005c33 	.word	0x08005c33
 8005be8:	08005b81 	.word	0x08005b81
 8005bec:	08005c8d 	.word	0x08005c8d
 8005bf0:	08005b81 	.word	0x08005b81
 8005bf4:	08005b81 	.word	0x08005b81
 8005bf8:	08005b81 	.word	0x08005b81
 8005bfc:	08005b81 	.word	0x08005b81
 8005c00:	08005cfb 	.word	0x08005cfb
 8005c04:	08005c95 	.word	0x08005c95
 8005c08:	08005c73 	.word	0x08005c73
 8005c0c:	08005b81 	.word	0x08005b81
 8005c10:	08005b81 	.word	0x08005b81
 8005c14:	08005cf7 	.word	0x08005cf7
 8005c18:	08005b81 	.word	0x08005b81
 8005c1c:	08005cd1 	.word	0x08005cd1
 8005c20:	08005b81 	.word	0x08005b81
 8005c24:	08005b81 	.word	0x08005b81
 8005c28:	08005c7b 	.word	0x08005c7b
 8005c2c:	3b45      	subs	r3, #69	@ 0x45
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d8a6      	bhi.n	8005b80 <__ssvfiscanf_r+0xd0>
 8005c32:	2305      	movs	r3, #5
 8005c34:	e031      	b.n	8005c9a <__ssvfiscanf_r+0x1ea>
 8005c36:	6863      	ldr	r3, [r4, #4]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	dd0d      	ble.n	8005c58 <__ssvfiscanf_r+0x1a8>
 8005c3c:	6823      	ldr	r3, [r4, #0]
 8005c3e:	781a      	ldrb	r2, [r3, #0]
 8005c40:	454a      	cmp	r2, r9
 8005c42:	f040 80a6 	bne.w	8005d92 <__ssvfiscanf_r+0x2e2>
 8005c46:	3301      	adds	r3, #1
 8005c48:	6862      	ldr	r2, [r4, #4]
 8005c4a:	6023      	str	r3, [r4, #0]
 8005c4c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8005c4e:	3a01      	subs	r2, #1
 8005c50:	3301      	adds	r3, #1
 8005c52:	6062      	str	r2, [r4, #4]
 8005c54:	9345      	str	r3, [sp, #276]	@ 0x114
 8005c56:	e753      	b.n	8005b00 <__ssvfiscanf_r+0x50>
 8005c58:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8005c5a:	4621      	mov	r1, r4
 8005c5c:	4630      	mov	r0, r6
 8005c5e:	4798      	blx	r3
 8005c60:	2800      	cmp	r0, #0
 8005c62:	d0eb      	beq.n	8005c3c <__ssvfiscanf_r+0x18c>
 8005c64:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8005c66:	2800      	cmp	r0, #0
 8005c68:	f040 808b 	bne.w	8005d82 <__ssvfiscanf_r+0x2d2>
 8005c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c70:	e08b      	b.n	8005d8a <__ssvfiscanf_r+0x2da>
 8005c72:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8005c74:	f042 0220 	orr.w	r2, r2, #32
 8005c78:	9241      	str	r2, [sp, #260]	@ 0x104
 8005c7a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8005c7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c80:	9241      	str	r2, [sp, #260]	@ 0x104
 8005c82:	2210      	movs	r2, #16
 8005c84:	2b6e      	cmp	r3, #110	@ 0x6e
 8005c86:	9242      	str	r2, [sp, #264]	@ 0x108
 8005c88:	d902      	bls.n	8005c90 <__ssvfiscanf_r+0x1e0>
 8005c8a:	e005      	b.n	8005c98 <__ssvfiscanf_r+0x1e8>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	9342      	str	r3, [sp, #264]	@ 0x108
 8005c90:	2303      	movs	r3, #3
 8005c92:	e002      	b.n	8005c9a <__ssvfiscanf_r+0x1ea>
 8005c94:	2308      	movs	r3, #8
 8005c96:	9342      	str	r3, [sp, #264]	@ 0x108
 8005c98:	2304      	movs	r3, #4
 8005c9a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8005c9c:	6863      	ldr	r3, [r4, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	dd39      	ble.n	8005d16 <__ssvfiscanf_r+0x266>
 8005ca2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8005ca4:	0659      	lsls	r1, r3, #25
 8005ca6:	d404      	bmi.n	8005cb2 <__ssvfiscanf_r+0x202>
 8005ca8:	6823      	ldr	r3, [r4, #0]
 8005caa:	781a      	ldrb	r2, [r3, #0]
 8005cac:	5cba      	ldrb	r2, [r7, r2]
 8005cae:	0712      	lsls	r2, r2, #28
 8005cb0:	d438      	bmi.n	8005d24 <__ssvfiscanf_r+0x274>
 8005cb2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	dc47      	bgt.n	8005d48 <__ssvfiscanf_r+0x298>
 8005cb8:	466b      	mov	r3, sp
 8005cba:	4622      	mov	r2, r4
 8005cbc:	a941      	add	r1, sp, #260	@ 0x104
 8005cbe:	4630      	mov	r0, r6
 8005cc0:	f000 f86c 	bl	8005d9c <_scanf_chars>
 8005cc4:	2801      	cmp	r0, #1
 8005cc6:	d064      	beq.n	8005d92 <__ssvfiscanf_r+0x2e2>
 8005cc8:	2802      	cmp	r0, #2
 8005cca:	f47f af19 	bne.w	8005b00 <__ssvfiscanf_r+0x50>
 8005cce:	e7c9      	b.n	8005c64 <__ssvfiscanf_r+0x1b4>
 8005cd0:	220a      	movs	r2, #10
 8005cd2:	e7d7      	b.n	8005c84 <__ssvfiscanf_r+0x1d4>
 8005cd4:	4629      	mov	r1, r5
 8005cd6:	4640      	mov	r0, r8
 8005cd8:	f000 f9ae 	bl	8006038 <__sccl>
 8005cdc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8005cde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ce2:	9341      	str	r3, [sp, #260]	@ 0x104
 8005ce4:	4605      	mov	r5, r0
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e7d7      	b.n	8005c9a <__ssvfiscanf_r+0x1ea>
 8005cea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8005cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cf0:	9341      	str	r3, [sp, #260]	@ 0x104
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	e7d1      	b.n	8005c9a <__ssvfiscanf_r+0x1ea>
 8005cf6:	2302      	movs	r3, #2
 8005cf8:	e7cf      	b.n	8005c9a <__ssvfiscanf_r+0x1ea>
 8005cfa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8005cfc:	06c3      	lsls	r3, r0, #27
 8005cfe:	f53f aeff 	bmi.w	8005b00 <__ssvfiscanf_r+0x50>
 8005d02:	9b00      	ldr	r3, [sp, #0]
 8005d04:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8005d06:	1d19      	adds	r1, r3, #4
 8005d08:	9100      	str	r1, [sp, #0]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	07c0      	lsls	r0, r0, #31
 8005d0e:	bf4c      	ite	mi
 8005d10:	801a      	strhmi	r2, [r3, #0]
 8005d12:	601a      	strpl	r2, [r3, #0]
 8005d14:	e6f4      	b.n	8005b00 <__ssvfiscanf_r+0x50>
 8005d16:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8005d18:	4621      	mov	r1, r4
 8005d1a:	4630      	mov	r0, r6
 8005d1c:	4798      	blx	r3
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	d0bf      	beq.n	8005ca2 <__ssvfiscanf_r+0x1f2>
 8005d22:	e79f      	b.n	8005c64 <__ssvfiscanf_r+0x1b4>
 8005d24:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8005d26:	3201      	adds	r2, #1
 8005d28:	9245      	str	r2, [sp, #276]	@ 0x114
 8005d2a:	6862      	ldr	r2, [r4, #4]
 8005d2c:	3a01      	subs	r2, #1
 8005d2e:	2a00      	cmp	r2, #0
 8005d30:	6062      	str	r2, [r4, #4]
 8005d32:	dd02      	ble.n	8005d3a <__ssvfiscanf_r+0x28a>
 8005d34:	3301      	adds	r3, #1
 8005d36:	6023      	str	r3, [r4, #0]
 8005d38:	e7b6      	b.n	8005ca8 <__ssvfiscanf_r+0x1f8>
 8005d3a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8005d3c:	4621      	mov	r1, r4
 8005d3e:	4630      	mov	r0, r6
 8005d40:	4798      	blx	r3
 8005d42:	2800      	cmp	r0, #0
 8005d44:	d0b0      	beq.n	8005ca8 <__ssvfiscanf_r+0x1f8>
 8005d46:	e78d      	b.n	8005c64 <__ssvfiscanf_r+0x1b4>
 8005d48:	2b04      	cmp	r3, #4
 8005d4a:	dc0f      	bgt.n	8005d6c <__ssvfiscanf_r+0x2bc>
 8005d4c:	466b      	mov	r3, sp
 8005d4e:	4622      	mov	r2, r4
 8005d50:	a941      	add	r1, sp, #260	@ 0x104
 8005d52:	4630      	mov	r0, r6
 8005d54:	f000 f87c 	bl	8005e50 <_scanf_i>
 8005d58:	e7b4      	b.n	8005cc4 <__ssvfiscanf_r+0x214>
 8005d5a:	bf00      	nop
 8005d5c:	080059fd 	.word	0x080059fd
 8005d60:	08005a77 	.word	0x08005a77
 8005d64:	080065f1 	.word	0x080065f1
 8005d68:	080065a8 	.word	0x080065a8
 8005d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d98 <__ssvfiscanf_r+0x2e8>)
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f43f aec6 	beq.w	8005b00 <__ssvfiscanf_r+0x50>
 8005d74:	466b      	mov	r3, sp
 8005d76:	4622      	mov	r2, r4
 8005d78:	a941      	add	r1, sp, #260	@ 0x104
 8005d7a:	4630      	mov	r0, r6
 8005d7c:	f3af 8000 	nop.w
 8005d80:	e7a0      	b.n	8005cc4 <__ssvfiscanf_r+0x214>
 8005d82:	89a3      	ldrh	r3, [r4, #12]
 8005d84:	065b      	lsls	r3, r3, #25
 8005d86:	f53f af71 	bmi.w	8005c6c <__ssvfiscanf_r+0x1bc>
 8005d8a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8005d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d92:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8005d94:	e7f9      	b.n	8005d8a <__ssvfiscanf_r+0x2da>
 8005d96:	bf00      	nop
 8005d98:	00000000 	.word	0x00000000

08005d9c <_scanf_chars>:
 8005d9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005da0:	4615      	mov	r5, r2
 8005da2:	688a      	ldr	r2, [r1, #8]
 8005da4:	4680      	mov	r8, r0
 8005da6:	460c      	mov	r4, r1
 8005da8:	b932      	cbnz	r2, 8005db8 <_scanf_chars+0x1c>
 8005daa:	698a      	ldr	r2, [r1, #24]
 8005dac:	2a00      	cmp	r2, #0
 8005dae:	bf14      	ite	ne
 8005db0:	f04f 32ff 	movne.w	r2, #4294967295
 8005db4:	2201      	moveq	r2, #1
 8005db6:	608a      	str	r2, [r1, #8]
 8005db8:	6822      	ldr	r2, [r4, #0]
 8005dba:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8005e4c <_scanf_chars+0xb0>
 8005dbe:	06d1      	lsls	r1, r2, #27
 8005dc0:	bf5f      	itttt	pl
 8005dc2:	681a      	ldrpl	r2, [r3, #0]
 8005dc4:	1d11      	addpl	r1, r2, #4
 8005dc6:	6019      	strpl	r1, [r3, #0]
 8005dc8:	6816      	ldrpl	r6, [r2, #0]
 8005dca:	2700      	movs	r7, #0
 8005dcc:	69a0      	ldr	r0, [r4, #24]
 8005dce:	b188      	cbz	r0, 8005df4 <_scanf_chars+0x58>
 8005dd0:	2801      	cmp	r0, #1
 8005dd2:	d107      	bne.n	8005de4 <_scanf_chars+0x48>
 8005dd4:	682b      	ldr	r3, [r5, #0]
 8005dd6:	781a      	ldrb	r2, [r3, #0]
 8005dd8:	6963      	ldr	r3, [r4, #20]
 8005dda:	5c9b      	ldrb	r3, [r3, r2]
 8005ddc:	b953      	cbnz	r3, 8005df4 <_scanf_chars+0x58>
 8005dde:	2f00      	cmp	r7, #0
 8005de0:	d031      	beq.n	8005e46 <_scanf_chars+0xaa>
 8005de2:	e022      	b.n	8005e2a <_scanf_chars+0x8e>
 8005de4:	2802      	cmp	r0, #2
 8005de6:	d120      	bne.n	8005e2a <_scanf_chars+0x8e>
 8005de8:	682b      	ldr	r3, [r5, #0]
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	f819 3003 	ldrb.w	r3, [r9, r3]
 8005df0:	071b      	lsls	r3, r3, #28
 8005df2:	d41a      	bmi.n	8005e2a <_scanf_chars+0x8e>
 8005df4:	6823      	ldr	r3, [r4, #0]
 8005df6:	06da      	lsls	r2, r3, #27
 8005df8:	bf5e      	ittt	pl
 8005dfa:	682b      	ldrpl	r3, [r5, #0]
 8005dfc:	781b      	ldrbpl	r3, [r3, #0]
 8005dfe:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005e02:	682a      	ldr	r2, [r5, #0]
 8005e04:	686b      	ldr	r3, [r5, #4]
 8005e06:	3201      	adds	r2, #1
 8005e08:	602a      	str	r2, [r5, #0]
 8005e0a:	68a2      	ldr	r2, [r4, #8]
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	3a01      	subs	r2, #1
 8005e10:	606b      	str	r3, [r5, #4]
 8005e12:	3701      	adds	r7, #1
 8005e14:	60a2      	str	r2, [r4, #8]
 8005e16:	b142      	cbz	r2, 8005e2a <_scanf_chars+0x8e>
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	dcd7      	bgt.n	8005dcc <_scanf_chars+0x30>
 8005e1c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005e20:	4629      	mov	r1, r5
 8005e22:	4640      	mov	r0, r8
 8005e24:	4798      	blx	r3
 8005e26:	2800      	cmp	r0, #0
 8005e28:	d0d0      	beq.n	8005dcc <_scanf_chars+0x30>
 8005e2a:	6823      	ldr	r3, [r4, #0]
 8005e2c:	f013 0310 	ands.w	r3, r3, #16
 8005e30:	d105      	bne.n	8005e3e <_scanf_chars+0xa2>
 8005e32:	68e2      	ldr	r2, [r4, #12]
 8005e34:	3201      	adds	r2, #1
 8005e36:	60e2      	str	r2, [r4, #12]
 8005e38:	69a2      	ldr	r2, [r4, #24]
 8005e3a:	b102      	cbz	r2, 8005e3e <_scanf_chars+0xa2>
 8005e3c:	7033      	strb	r3, [r6, #0]
 8005e3e:	6923      	ldr	r3, [r4, #16]
 8005e40:	443b      	add	r3, r7
 8005e42:	6123      	str	r3, [r4, #16]
 8005e44:	2000      	movs	r0, #0
 8005e46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e4a:	bf00      	nop
 8005e4c:	080065f1 	.word	0x080065f1

08005e50 <_scanf_i>:
 8005e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e54:	4698      	mov	r8, r3
 8005e56:	4b74      	ldr	r3, [pc, #464]	@ (8006028 <_scanf_i+0x1d8>)
 8005e58:	460c      	mov	r4, r1
 8005e5a:	4682      	mov	sl, r0
 8005e5c:	4616      	mov	r6, r2
 8005e5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005e62:	b087      	sub	sp, #28
 8005e64:	ab03      	add	r3, sp, #12
 8005e66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005e6a:	4b70      	ldr	r3, [pc, #448]	@ (800602c <_scanf_i+0x1dc>)
 8005e6c:	69a1      	ldr	r1, [r4, #24]
 8005e6e:	4a70      	ldr	r2, [pc, #448]	@ (8006030 <_scanf_i+0x1e0>)
 8005e70:	2903      	cmp	r1, #3
 8005e72:	bf08      	it	eq
 8005e74:	461a      	moveq	r2, r3
 8005e76:	68a3      	ldr	r3, [r4, #8]
 8005e78:	9201      	str	r2, [sp, #4]
 8005e7a:	1e5a      	subs	r2, r3, #1
 8005e7c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005e80:	bf88      	it	hi
 8005e82:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005e86:	4627      	mov	r7, r4
 8005e88:	bf82      	ittt	hi
 8005e8a:	eb03 0905 	addhi.w	r9, r3, r5
 8005e8e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005e92:	60a3      	strhi	r3, [r4, #8]
 8005e94:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005e98:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8005e9c:	bf98      	it	ls
 8005e9e:	f04f 0900 	movls.w	r9, #0
 8005ea2:	6023      	str	r3, [r4, #0]
 8005ea4:	463d      	mov	r5, r7
 8005ea6:	f04f 0b00 	mov.w	fp, #0
 8005eaa:	6831      	ldr	r1, [r6, #0]
 8005eac:	ab03      	add	r3, sp, #12
 8005eae:	7809      	ldrb	r1, [r1, #0]
 8005eb0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005eb4:	2202      	movs	r2, #2
 8005eb6:	f7fa f9ab 	bl	8000210 <memchr>
 8005eba:	b328      	cbz	r0, 8005f08 <_scanf_i+0xb8>
 8005ebc:	f1bb 0f01 	cmp.w	fp, #1
 8005ec0:	d159      	bne.n	8005f76 <_scanf_i+0x126>
 8005ec2:	6862      	ldr	r2, [r4, #4]
 8005ec4:	b92a      	cbnz	r2, 8005ed2 <_scanf_i+0x82>
 8005ec6:	6822      	ldr	r2, [r4, #0]
 8005ec8:	2108      	movs	r1, #8
 8005eca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ece:	6061      	str	r1, [r4, #4]
 8005ed0:	6022      	str	r2, [r4, #0]
 8005ed2:	6822      	ldr	r2, [r4, #0]
 8005ed4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8005ed8:	6022      	str	r2, [r4, #0]
 8005eda:	68a2      	ldr	r2, [r4, #8]
 8005edc:	1e51      	subs	r1, r2, #1
 8005ede:	60a1      	str	r1, [r4, #8]
 8005ee0:	b192      	cbz	r2, 8005f08 <_scanf_i+0xb8>
 8005ee2:	6832      	ldr	r2, [r6, #0]
 8005ee4:	1c51      	adds	r1, r2, #1
 8005ee6:	6031      	str	r1, [r6, #0]
 8005ee8:	7812      	ldrb	r2, [r2, #0]
 8005eea:	f805 2b01 	strb.w	r2, [r5], #1
 8005eee:	6872      	ldr	r2, [r6, #4]
 8005ef0:	3a01      	subs	r2, #1
 8005ef2:	2a00      	cmp	r2, #0
 8005ef4:	6072      	str	r2, [r6, #4]
 8005ef6:	dc07      	bgt.n	8005f08 <_scanf_i+0xb8>
 8005ef8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8005efc:	4631      	mov	r1, r6
 8005efe:	4650      	mov	r0, sl
 8005f00:	4790      	blx	r2
 8005f02:	2800      	cmp	r0, #0
 8005f04:	f040 8085 	bne.w	8006012 <_scanf_i+0x1c2>
 8005f08:	f10b 0b01 	add.w	fp, fp, #1
 8005f0c:	f1bb 0f03 	cmp.w	fp, #3
 8005f10:	d1cb      	bne.n	8005eaa <_scanf_i+0x5a>
 8005f12:	6863      	ldr	r3, [r4, #4]
 8005f14:	b90b      	cbnz	r3, 8005f1a <_scanf_i+0xca>
 8005f16:	230a      	movs	r3, #10
 8005f18:	6063      	str	r3, [r4, #4]
 8005f1a:	6863      	ldr	r3, [r4, #4]
 8005f1c:	4945      	ldr	r1, [pc, #276]	@ (8006034 <_scanf_i+0x1e4>)
 8005f1e:	6960      	ldr	r0, [r4, #20]
 8005f20:	1ac9      	subs	r1, r1, r3
 8005f22:	f000 f889 	bl	8006038 <__sccl>
 8005f26:	f04f 0b00 	mov.w	fp, #0
 8005f2a:	68a3      	ldr	r3, [r4, #8]
 8005f2c:	6822      	ldr	r2, [r4, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d03d      	beq.n	8005fae <_scanf_i+0x15e>
 8005f32:	6831      	ldr	r1, [r6, #0]
 8005f34:	6960      	ldr	r0, [r4, #20]
 8005f36:	f891 c000 	ldrb.w	ip, [r1]
 8005f3a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005f3e:	2800      	cmp	r0, #0
 8005f40:	d035      	beq.n	8005fae <_scanf_i+0x15e>
 8005f42:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8005f46:	d124      	bne.n	8005f92 <_scanf_i+0x142>
 8005f48:	0510      	lsls	r0, r2, #20
 8005f4a:	d522      	bpl.n	8005f92 <_scanf_i+0x142>
 8005f4c:	f10b 0b01 	add.w	fp, fp, #1
 8005f50:	f1b9 0f00 	cmp.w	r9, #0
 8005f54:	d003      	beq.n	8005f5e <_scanf_i+0x10e>
 8005f56:	3301      	adds	r3, #1
 8005f58:	f109 39ff 	add.w	r9, r9, #4294967295
 8005f5c:	60a3      	str	r3, [r4, #8]
 8005f5e:	6873      	ldr	r3, [r6, #4]
 8005f60:	3b01      	subs	r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	6073      	str	r3, [r6, #4]
 8005f66:	dd1b      	ble.n	8005fa0 <_scanf_i+0x150>
 8005f68:	6833      	ldr	r3, [r6, #0]
 8005f6a:	3301      	adds	r3, #1
 8005f6c:	6033      	str	r3, [r6, #0]
 8005f6e:	68a3      	ldr	r3, [r4, #8]
 8005f70:	3b01      	subs	r3, #1
 8005f72:	60a3      	str	r3, [r4, #8]
 8005f74:	e7d9      	b.n	8005f2a <_scanf_i+0xda>
 8005f76:	f1bb 0f02 	cmp.w	fp, #2
 8005f7a:	d1ae      	bne.n	8005eda <_scanf_i+0x8a>
 8005f7c:	6822      	ldr	r2, [r4, #0]
 8005f7e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8005f82:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8005f86:	d1c4      	bne.n	8005f12 <_scanf_i+0xc2>
 8005f88:	2110      	movs	r1, #16
 8005f8a:	6061      	str	r1, [r4, #4]
 8005f8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f90:	e7a2      	b.n	8005ed8 <_scanf_i+0x88>
 8005f92:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8005f96:	6022      	str	r2, [r4, #0]
 8005f98:	780b      	ldrb	r3, [r1, #0]
 8005f9a:	f805 3b01 	strb.w	r3, [r5], #1
 8005f9e:	e7de      	b.n	8005f5e <_scanf_i+0x10e>
 8005fa0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005fa4:	4631      	mov	r1, r6
 8005fa6:	4650      	mov	r0, sl
 8005fa8:	4798      	blx	r3
 8005faa:	2800      	cmp	r0, #0
 8005fac:	d0df      	beq.n	8005f6e <_scanf_i+0x11e>
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	05d9      	lsls	r1, r3, #23
 8005fb2:	d50d      	bpl.n	8005fd0 <_scanf_i+0x180>
 8005fb4:	42bd      	cmp	r5, r7
 8005fb6:	d909      	bls.n	8005fcc <_scanf_i+0x17c>
 8005fb8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005fbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005fc0:	4632      	mov	r2, r6
 8005fc2:	4650      	mov	r0, sl
 8005fc4:	4798      	blx	r3
 8005fc6:	f105 39ff 	add.w	r9, r5, #4294967295
 8005fca:	464d      	mov	r5, r9
 8005fcc:	42bd      	cmp	r5, r7
 8005fce:	d028      	beq.n	8006022 <_scanf_i+0x1d2>
 8005fd0:	6822      	ldr	r2, [r4, #0]
 8005fd2:	f012 0210 	ands.w	r2, r2, #16
 8005fd6:	d113      	bne.n	8006000 <_scanf_i+0x1b0>
 8005fd8:	702a      	strb	r2, [r5, #0]
 8005fda:	6863      	ldr	r3, [r4, #4]
 8005fdc:	9e01      	ldr	r6, [sp, #4]
 8005fde:	4639      	mov	r1, r7
 8005fe0:	4650      	mov	r0, sl
 8005fe2:	47b0      	blx	r6
 8005fe4:	f8d8 3000 	ldr.w	r3, [r8]
 8005fe8:	6821      	ldr	r1, [r4, #0]
 8005fea:	1d1a      	adds	r2, r3, #4
 8005fec:	f8c8 2000 	str.w	r2, [r8]
 8005ff0:	f011 0f20 	tst.w	r1, #32
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	d00f      	beq.n	8006018 <_scanf_i+0x1c8>
 8005ff8:	6018      	str	r0, [r3, #0]
 8005ffa:	68e3      	ldr	r3, [r4, #12]
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	60e3      	str	r3, [r4, #12]
 8006000:	6923      	ldr	r3, [r4, #16]
 8006002:	1bed      	subs	r5, r5, r7
 8006004:	445d      	add	r5, fp
 8006006:	442b      	add	r3, r5
 8006008:	6123      	str	r3, [r4, #16]
 800600a:	2000      	movs	r0, #0
 800600c:	b007      	add	sp, #28
 800600e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006012:	f04f 0b00 	mov.w	fp, #0
 8006016:	e7ca      	b.n	8005fae <_scanf_i+0x15e>
 8006018:	07ca      	lsls	r2, r1, #31
 800601a:	bf4c      	ite	mi
 800601c:	8018      	strhmi	r0, [r3, #0]
 800601e:	6018      	strpl	r0, [r3, #0]
 8006020:	e7eb      	b.n	8005ffa <_scanf_i+0x1aa>
 8006022:	2001      	movs	r0, #1
 8006024:	e7f2      	b.n	800600c <_scanf_i+0x1bc>
 8006026:	bf00      	nop
 8006028:	080062f0 	.word	0x080062f0
 800602c:	08006225 	.word	0x08006225
 8006030:	080052b5 	.word	0x080052b5
 8006034:	080065e5 	.word	0x080065e5

08006038 <__sccl>:
 8006038:	b570      	push	{r4, r5, r6, lr}
 800603a:	780b      	ldrb	r3, [r1, #0]
 800603c:	4604      	mov	r4, r0
 800603e:	2b5e      	cmp	r3, #94	@ 0x5e
 8006040:	bf0b      	itete	eq
 8006042:	784b      	ldrbeq	r3, [r1, #1]
 8006044:	1c4a      	addne	r2, r1, #1
 8006046:	1c8a      	addeq	r2, r1, #2
 8006048:	2100      	movne	r1, #0
 800604a:	bf08      	it	eq
 800604c:	2101      	moveq	r1, #1
 800604e:	3801      	subs	r0, #1
 8006050:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8006054:	f800 1f01 	strb.w	r1, [r0, #1]!
 8006058:	42a8      	cmp	r0, r5
 800605a:	d1fb      	bne.n	8006054 <__sccl+0x1c>
 800605c:	b90b      	cbnz	r3, 8006062 <__sccl+0x2a>
 800605e:	1e50      	subs	r0, r2, #1
 8006060:	bd70      	pop	{r4, r5, r6, pc}
 8006062:	f081 0101 	eor.w	r1, r1, #1
 8006066:	54e1      	strb	r1, [r4, r3]
 8006068:	4610      	mov	r0, r2
 800606a:	4602      	mov	r2, r0
 800606c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006070:	2d2d      	cmp	r5, #45	@ 0x2d
 8006072:	d005      	beq.n	8006080 <__sccl+0x48>
 8006074:	2d5d      	cmp	r5, #93	@ 0x5d
 8006076:	d016      	beq.n	80060a6 <__sccl+0x6e>
 8006078:	2d00      	cmp	r5, #0
 800607a:	d0f1      	beq.n	8006060 <__sccl+0x28>
 800607c:	462b      	mov	r3, r5
 800607e:	e7f2      	b.n	8006066 <__sccl+0x2e>
 8006080:	7846      	ldrb	r6, [r0, #1]
 8006082:	2e5d      	cmp	r6, #93	@ 0x5d
 8006084:	d0fa      	beq.n	800607c <__sccl+0x44>
 8006086:	42b3      	cmp	r3, r6
 8006088:	dcf8      	bgt.n	800607c <__sccl+0x44>
 800608a:	3002      	adds	r0, #2
 800608c:	461a      	mov	r2, r3
 800608e:	3201      	adds	r2, #1
 8006090:	4296      	cmp	r6, r2
 8006092:	54a1      	strb	r1, [r4, r2]
 8006094:	dcfb      	bgt.n	800608e <__sccl+0x56>
 8006096:	1af2      	subs	r2, r6, r3
 8006098:	3a01      	subs	r2, #1
 800609a:	1c5d      	adds	r5, r3, #1
 800609c:	42b3      	cmp	r3, r6
 800609e:	bfa8      	it	ge
 80060a0:	2200      	movge	r2, #0
 80060a2:	18ab      	adds	r3, r5, r2
 80060a4:	e7e1      	b.n	800606a <__sccl+0x32>
 80060a6:	4610      	mov	r0, r2
 80060a8:	e7da      	b.n	8006060 <__sccl+0x28>

080060aa <__submore>:
 80060aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060ae:	460c      	mov	r4, r1
 80060b0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80060b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80060b6:	4299      	cmp	r1, r3
 80060b8:	d11d      	bne.n	80060f6 <__submore+0x4c>
 80060ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80060be:	f7fe ffff 	bl	80050c0 <_malloc_r>
 80060c2:	b918      	cbnz	r0, 80060cc <__submore+0x22>
 80060c4:	f04f 30ff 	mov.w	r0, #4294967295
 80060c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80060d0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80060d2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80060d6:	6360      	str	r0, [r4, #52]	@ 0x34
 80060d8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80060dc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80060e0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80060e4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80060e8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80060ec:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80060f0:	6020      	str	r0, [r4, #0]
 80060f2:	2000      	movs	r0, #0
 80060f4:	e7e8      	b.n	80060c8 <__submore+0x1e>
 80060f6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80060f8:	0077      	lsls	r7, r6, #1
 80060fa:	463a      	mov	r2, r7
 80060fc:	f7ff fc50 	bl	80059a0 <_realloc_r>
 8006100:	4605      	mov	r5, r0
 8006102:	2800      	cmp	r0, #0
 8006104:	d0de      	beq.n	80060c4 <__submore+0x1a>
 8006106:	eb00 0806 	add.w	r8, r0, r6
 800610a:	4601      	mov	r1, r0
 800610c:	4632      	mov	r2, r6
 800610e:	4640      	mov	r0, r8
 8006110:	f7ff fc2c 	bl	800596c <memcpy>
 8006114:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8006118:	f8c4 8000 	str.w	r8, [r4]
 800611c:	e7e9      	b.n	80060f2 <__submore+0x48>

0800611e <_malloc_usable_size_r>:
 800611e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006122:	1f18      	subs	r0, r3, #4
 8006124:	2b00      	cmp	r3, #0
 8006126:	bfbc      	itt	lt
 8006128:	580b      	ldrlt	r3, [r1, r0]
 800612a:	18c0      	addlt	r0, r0, r3
 800612c:	4770      	bx	lr
	...

08006130 <_strtol_l.isra.0>:
 8006130:	2b24      	cmp	r3, #36	@ 0x24
 8006132:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006136:	4686      	mov	lr, r0
 8006138:	4690      	mov	r8, r2
 800613a:	d801      	bhi.n	8006140 <_strtol_l.isra.0+0x10>
 800613c:	2b01      	cmp	r3, #1
 800613e:	d106      	bne.n	800614e <_strtol_l.isra.0+0x1e>
 8006140:	f7fe fec8 	bl	8004ed4 <__errno>
 8006144:	2316      	movs	r3, #22
 8006146:	6003      	str	r3, [r0, #0]
 8006148:	2000      	movs	r0, #0
 800614a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800614e:	4834      	ldr	r0, [pc, #208]	@ (8006220 <_strtol_l.isra.0+0xf0>)
 8006150:	460d      	mov	r5, r1
 8006152:	462a      	mov	r2, r5
 8006154:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006158:	5d06      	ldrb	r6, [r0, r4]
 800615a:	f016 0608 	ands.w	r6, r6, #8
 800615e:	d1f8      	bne.n	8006152 <_strtol_l.isra.0+0x22>
 8006160:	2c2d      	cmp	r4, #45	@ 0x2d
 8006162:	d110      	bne.n	8006186 <_strtol_l.isra.0+0x56>
 8006164:	782c      	ldrb	r4, [r5, #0]
 8006166:	2601      	movs	r6, #1
 8006168:	1c95      	adds	r5, r2, #2
 800616a:	f033 0210 	bics.w	r2, r3, #16
 800616e:	d115      	bne.n	800619c <_strtol_l.isra.0+0x6c>
 8006170:	2c30      	cmp	r4, #48	@ 0x30
 8006172:	d10d      	bne.n	8006190 <_strtol_l.isra.0+0x60>
 8006174:	782a      	ldrb	r2, [r5, #0]
 8006176:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800617a:	2a58      	cmp	r2, #88	@ 0x58
 800617c:	d108      	bne.n	8006190 <_strtol_l.isra.0+0x60>
 800617e:	786c      	ldrb	r4, [r5, #1]
 8006180:	3502      	adds	r5, #2
 8006182:	2310      	movs	r3, #16
 8006184:	e00a      	b.n	800619c <_strtol_l.isra.0+0x6c>
 8006186:	2c2b      	cmp	r4, #43	@ 0x2b
 8006188:	bf04      	itt	eq
 800618a:	782c      	ldrbeq	r4, [r5, #0]
 800618c:	1c95      	addeq	r5, r2, #2
 800618e:	e7ec      	b.n	800616a <_strtol_l.isra.0+0x3a>
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1f6      	bne.n	8006182 <_strtol_l.isra.0+0x52>
 8006194:	2c30      	cmp	r4, #48	@ 0x30
 8006196:	bf14      	ite	ne
 8006198:	230a      	movne	r3, #10
 800619a:	2308      	moveq	r3, #8
 800619c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80061a0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80061a4:	2200      	movs	r2, #0
 80061a6:	fbbc f9f3 	udiv	r9, ip, r3
 80061aa:	4610      	mov	r0, r2
 80061ac:	fb03 ca19 	mls	sl, r3, r9, ip
 80061b0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80061b4:	2f09      	cmp	r7, #9
 80061b6:	d80f      	bhi.n	80061d8 <_strtol_l.isra.0+0xa8>
 80061b8:	463c      	mov	r4, r7
 80061ba:	42a3      	cmp	r3, r4
 80061bc:	dd1b      	ble.n	80061f6 <_strtol_l.isra.0+0xc6>
 80061be:	1c57      	adds	r7, r2, #1
 80061c0:	d007      	beq.n	80061d2 <_strtol_l.isra.0+0xa2>
 80061c2:	4581      	cmp	r9, r0
 80061c4:	d314      	bcc.n	80061f0 <_strtol_l.isra.0+0xc0>
 80061c6:	d101      	bne.n	80061cc <_strtol_l.isra.0+0x9c>
 80061c8:	45a2      	cmp	sl, r4
 80061ca:	db11      	blt.n	80061f0 <_strtol_l.isra.0+0xc0>
 80061cc:	fb00 4003 	mla	r0, r0, r3, r4
 80061d0:	2201      	movs	r2, #1
 80061d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80061d6:	e7eb      	b.n	80061b0 <_strtol_l.isra.0+0x80>
 80061d8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80061dc:	2f19      	cmp	r7, #25
 80061de:	d801      	bhi.n	80061e4 <_strtol_l.isra.0+0xb4>
 80061e0:	3c37      	subs	r4, #55	@ 0x37
 80061e2:	e7ea      	b.n	80061ba <_strtol_l.isra.0+0x8a>
 80061e4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80061e8:	2f19      	cmp	r7, #25
 80061ea:	d804      	bhi.n	80061f6 <_strtol_l.isra.0+0xc6>
 80061ec:	3c57      	subs	r4, #87	@ 0x57
 80061ee:	e7e4      	b.n	80061ba <_strtol_l.isra.0+0x8a>
 80061f0:	f04f 32ff 	mov.w	r2, #4294967295
 80061f4:	e7ed      	b.n	80061d2 <_strtol_l.isra.0+0xa2>
 80061f6:	1c53      	adds	r3, r2, #1
 80061f8:	d108      	bne.n	800620c <_strtol_l.isra.0+0xdc>
 80061fa:	2322      	movs	r3, #34	@ 0x22
 80061fc:	f8ce 3000 	str.w	r3, [lr]
 8006200:	4660      	mov	r0, ip
 8006202:	f1b8 0f00 	cmp.w	r8, #0
 8006206:	d0a0      	beq.n	800614a <_strtol_l.isra.0+0x1a>
 8006208:	1e69      	subs	r1, r5, #1
 800620a:	e006      	b.n	800621a <_strtol_l.isra.0+0xea>
 800620c:	b106      	cbz	r6, 8006210 <_strtol_l.isra.0+0xe0>
 800620e:	4240      	negs	r0, r0
 8006210:	f1b8 0f00 	cmp.w	r8, #0
 8006214:	d099      	beq.n	800614a <_strtol_l.isra.0+0x1a>
 8006216:	2a00      	cmp	r2, #0
 8006218:	d1f6      	bne.n	8006208 <_strtol_l.isra.0+0xd8>
 800621a:	f8c8 1000 	str.w	r1, [r8]
 800621e:	e794      	b.n	800614a <_strtol_l.isra.0+0x1a>
 8006220:	080065f1 	.word	0x080065f1

08006224 <_strtol_r>:
 8006224:	f7ff bf84 	b.w	8006130 <_strtol_l.isra.0>

08006228 <_init>:
 8006228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800622a:	bf00      	nop
 800622c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800622e:	bc08      	pop	{r3}
 8006230:	469e      	mov	lr, r3
 8006232:	4770      	bx	lr

08006234 <_fini>:
 8006234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006236:	bf00      	nop
 8006238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800623a:	bc08      	pop	{r3}
 800623c:	469e      	mov	lr, r3
 800623e:	4770      	bx	lr
