arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	
k4_N10_memSize16384_memData64.xml	ch_intrinsics_modified.v	common	5.60	vpr	63.80 MiB		-1	-1	0.54	21584	3	0.16	-1	-1	36916	-1	-1	69	99	1	0	success	v8.0.0-10947-g0222054f4-dirty	release IPO VTR_ASSERT_LEVEL=3	GNU 11.4.0 on Linux-6.5.0-41-generic x86_64	2024-08-02T07:46:43	amir-virtual-machine	/home/amir/Projects/vtr-yosys42/vtr-verilog-to-routing/vtr_flow/scripts	65332	99	130	353	483	1	220	299	13	13	169	clb	auto	24.9 MiB	0.11	530	30269	3558	8528	18183	63.8 MiB	0.09	0.00	38	1242	8	3.33e+06	2.19e+06	504671.	2986.22	2.07	
