# system info ed_sim on 2022.08.01.12:08:47
system_info:
name,value
DEVICE,AGFB014R24B2E2V
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for ed_sim on 2022.08.01.12:08:47
files:
filepath,kind,attributes,module,is_top
sim/ed_sim.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,ed_sim,true
altera_mm_interconnect_1920/sim/ed_sim_altera_mm_interconnect_1920_2l4tnfq.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,ed_sim_altera_mm_interconnect_1920_2l4tnfq,false
altera_reset_controller_1921/sim/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
altera_reset_controller_1921/sim/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
altera_reset_controller_1921/sim/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
altera_reset_controller_1921/sim/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
altera_reset_controller_1921/sim/cadence/altera_reset_controller.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
altera_reset_controller_1921/sim/cadence/altera_reset_synchronizer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
altera_reset_controller_1921/sim/synopsys/altera_reset_controller.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
altera_reset_controller_1921/sim/synopsys/altera_reset_synchronizer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
altera_merlin_master_translator_191/sim/ed_sim_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,ed_sim_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/ed_sim_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,ed_sim_altera_merlin_slave_translator_191_x56fcki,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ed_sim.emif_cal,ed_sim_emif_cal
ed_sim.emif_fm_0,ed_sim_emif_fm_0
ed_sim.local_reset_combiner,ed_sim_local_reset_combiner
ed_sim.local_reset_source,ed_sim_local_reset_source
ed_sim.mem,ed_sim_mem
ed_sim.ninit_done,ed_sim_ninit_done
ed_sim.pll_ref_clk_source,ed_sim_pll_ref_clk_source
ed_sim.sim_checker,ed_sim_sim_checker
ed_sim.tg,ed_sim_tg
ed_sim.mm_interconnect_0,ed_sim_altera_mm_interconnect_1920_2l4tnfq
ed_sim.mm_interconnect_0.tg_ctrl_amm_0_translator,ed_sim_altera_merlin_master_translator_191_g7h47bq
ed_sim.mm_interconnect_0.emif_fm_0_ctrl_amm_0_translator,ed_sim_altera_merlin_slave_translator_191_x56fcki
ed_sim.rst_controller,altera_reset_controller
