
solar_lv_motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bc4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  08007d94  08007d94  00017d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008040  08008040  0002076c  2**0
                  CONTENTS
  4 .ARM          00000008  08008040  08008040  00018040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008048  08008048  0002076c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008048  08008048  00018048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800804c  0800804c  0001804c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000076c  20000000  08008050  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  2000076c  080087bc  0002076c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b14  080087bc  00020b14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002076c  2**0
                  CONTENTS, READONLY
 12 .debug_line   00023640  00000000  00000000  0002079c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00049450  00000000  00000000  00043ddc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00006c6c  00000000  00000000  0008d22c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000016f8  00000000  00000000  00093e98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000f2047  00000000  00000000  00095590  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00002b90  00000000  00000000  001875d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    000156ad  00000000  00000000  0018a168  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macro  0002c37e  00000000  00000000  0019f815  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      000000fa  00000000  00000000  001cbb93  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000045c0  00000000  00000000  001cbc90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000076c 	.word	0x2000076c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007d7c 	.word	0x08007d7c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000770 	.word	0x20000770
 800020c:	08007d7c 	.word	0x08007d7c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b972 	b.w	8000d98 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9e08      	ldr	r6, [sp, #32]
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	4688      	mov	r8, r1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d14b      	bne.n	8000b72 <__udivmoddi4+0xa6>
 8000ada:	428a      	cmp	r2, r1
 8000adc:	4615      	mov	r5, r2
 8000ade:	d967      	bls.n	8000bb0 <__udivmoddi4+0xe4>
 8000ae0:	fab2 f282 	clz	r2, r2
 8000ae4:	b14a      	cbz	r2, 8000afa <__udivmoddi4+0x2e>
 8000ae6:	f1c2 0720 	rsb	r7, r2, #32
 8000aea:	fa01 f302 	lsl.w	r3, r1, r2
 8000aee:	fa20 f707 	lsr.w	r7, r0, r7
 8000af2:	4095      	lsls	r5, r2
 8000af4:	ea47 0803 	orr.w	r8, r7, r3
 8000af8:	4094      	lsls	r4, r2
 8000afa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000afe:	0c23      	lsrs	r3, r4, #16
 8000b00:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b04:	fa1f fc85 	uxth.w	ip, r5
 8000b08:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b0c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b10:	fb07 f10c 	mul.w	r1, r7, ip
 8000b14:	4299      	cmp	r1, r3
 8000b16:	d909      	bls.n	8000b2c <__udivmoddi4+0x60>
 8000b18:	18eb      	adds	r3, r5, r3
 8000b1a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b1e:	f080 811b 	bcs.w	8000d58 <__udivmoddi4+0x28c>
 8000b22:	4299      	cmp	r1, r3
 8000b24:	f240 8118 	bls.w	8000d58 <__udivmoddi4+0x28c>
 8000b28:	3f02      	subs	r7, #2
 8000b2a:	442b      	add	r3, r5
 8000b2c:	1a5b      	subs	r3, r3, r1
 8000b2e:	b2a4      	uxth	r4, r4
 8000b30:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b34:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b3c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b40:	45a4      	cmp	ip, r4
 8000b42:	d909      	bls.n	8000b58 <__udivmoddi4+0x8c>
 8000b44:	192c      	adds	r4, r5, r4
 8000b46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b4a:	f080 8107 	bcs.w	8000d5c <__udivmoddi4+0x290>
 8000b4e:	45a4      	cmp	ip, r4
 8000b50:	f240 8104 	bls.w	8000d5c <__udivmoddi4+0x290>
 8000b54:	3802      	subs	r0, #2
 8000b56:	442c      	add	r4, r5
 8000b58:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b5c:	eba4 040c 	sub.w	r4, r4, ip
 8000b60:	2700      	movs	r7, #0
 8000b62:	b11e      	cbz	r6, 8000b6c <__udivmoddi4+0xa0>
 8000b64:	40d4      	lsrs	r4, r2
 8000b66:	2300      	movs	r3, #0
 8000b68:	e9c6 4300 	strd	r4, r3, [r6]
 8000b6c:	4639      	mov	r1, r7
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	428b      	cmp	r3, r1
 8000b74:	d909      	bls.n	8000b8a <__udivmoddi4+0xbe>
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	f000 80eb 	beq.w	8000d52 <__udivmoddi4+0x286>
 8000b7c:	2700      	movs	r7, #0
 8000b7e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b82:	4638      	mov	r0, r7
 8000b84:	4639      	mov	r1, r7
 8000b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b8a:	fab3 f783 	clz	r7, r3
 8000b8e:	2f00      	cmp	r7, #0
 8000b90:	d147      	bne.n	8000c22 <__udivmoddi4+0x156>
 8000b92:	428b      	cmp	r3, r1
 8000b94:	d302      	bcc.n	8000b9c <__udivmoddi4+0xd0>
 8000b96:	4282      	cmp	r2, r0
 8000b98:	f200 80fa 	bhi.w	8000d90 <__udivmoddi4+0x2c4>
 8000b9c:	1a84      	subs	r4, r0, r2
 8000b9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000ba2:	2001      	movs	r0, #1
 8000ba4:	4698      	mov	r8, r3
 8000ba6:	2e00      	cmp	r6, #0
 8000ba8:	d0e0      	beq.n	8000b6c <__udivmoddi4+0xa0>
 8000baa:	e9c6 4800 	strd	r4, r8, [r6]
 8000bae:	e7dd      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000bb0:	b902      	cbnz	r2, 8000bb4 <__udivmoddi4+0xe8>
 8000bb2:	deff      	udf	#255	; 0xff
 8000bb4:	fab2 f282 	clz	r2, r2
 8000bb8:	2a00      	cmp	r2, #0
 8000bba:	f040 808f 	bne.w	8000cdc <__udivmoddi4+0x210>
 8000bbe:	1b49      	subs	r1, r1, r5
 8000bc0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bc4:	fa1f f885 	uxth.w	r8, r5
 8000bc8:	2701      	movs	r7, #1
 8000bca:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bdc:	4299      	cmp	r1, r3
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0x124>
 8000be0:	18eb      	adds	r3, r5, r3
 8000be2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x122>
 8000be8:	4299      	cmp	r1, r3
 8000bea:	f200 80cd 	bhi.w	8000d88 <__udivmoddi4+0x2bc>
 8000bee:	4684      	mov	ip, r0
 8000bf0:	1a59      	subs	r1, r3, r1
 8000bf2:	b2a3      	uxth	r3, r4
 8000bf4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bf8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bfc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c00:	fb08 f800 	mul.w	r8, r8, r0
 8000c04:	45a0      	cmp	r8, r4
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x14c>
 8000c08:	192c      	adds	r4, r5, r4
 8000c0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x14a>
 8000c10:	45a0      	cmp	r8, r4
 8000c12:	f200 80b6 	bhi.w	8000d82 <__udivmoddi4+0x2b6>
 8000c16:	4618      	mov	r0, r3
 8000c18:	eba4 0408 	sub.w	r4, r4, r8
 8000c1c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c20:	e79f      	b.n	8000b62 <__udivmoddi4+0x96>
 8000c22:	f1c7 0c20 	rsb	ip, r7, #32
 8000c26:	40bb      	lsls	r3, r7
 8000c28:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c2c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c30:	fa01 f407 	lsl.w	r4, r1, r7
 8000c34:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c38:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c3c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c40:	4325      	orrs	r5, r4
 8000c42:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c46:	0c2c      	lsrs	r4, r5, #16
 8000c48:	fb08 3319 	mls	r3, r8, r9, r3
 8000c4c:	fa1f fa8e 	uxth.w	sl, lr
 8000c50:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c54:	fb09 f40a 	mul.w	r4, r9, sl
 8000c58:	429c      	cmp	r4, r3
 8000c5a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c5e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c62:	d90b      	bls.n	8000c7c <__udivmoddi4+0x1b0>
 8000c64:	eb1e 0303 	adds.w	r3, lr, r3
 8000c68:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c6c:	f080 8087 	bcs.w	8000d7e <__udivmoddi4+0x2b2>
 8000c70:	429c      	cmp	r4, r3
 8000c72:	f240 8084 	bls.w	8000d7e <__udivmoddi4+0x2b2>
 8000c76:	f1a9 0902 	sub.w	r9, r9, #2
 8000c7a:	4473      	add	r3, lr
 8000c7c:	1b1b      	subs	r3, r3, r4
 8000c7e:	b2ad      	uxth	r5, r5
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c8c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c90:	45a2      	cmp	sl, r4
 8000c92:	d908      	bls.n	8000ca6 <__udivmoddi4+0x1da>
 8000c94:	eb1e 0404 	adds.w	r4, lr, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	d26b      	bcs.n	8000d76 <__udivmoddi4+0x2aa>
 8000c9e:	45a2      	cmp	sl, r4
 8000ca0:	d969      	bls.n	8000d76 <__udivmoddi4+0x2aa>
 8000ca2:	3802      	subs	r0, #2
 8000ca4:	4474      	add	r4, lr
 8000ca6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000caa:	fba0 8902 	umull	r8, r9, r0, r2
 8000cae:	eba4 040a 	sub.w	r4, r4, sl
 8000cb2:	454c      	cmp	r4, r9
 8000cb4:	46c2      	mov	sl, r8
 8000cb6:	464b      	mov	r3, r9
 8000cb8:	d354      	bcc.n	8000d64 <__udivmoddi4+0x298>
 8000cba:	d051      	beq.n	8000d60 <__udivmoddi4+0x294>
 8000cbc:	2e00      	cmp	r6, #0
 8000cbe:	d069      	beq.n	8000d94 <__udivmoddi4+0x2c8>
 8000cc0:	ebb1 050a 	subs.w	r5, r1, sl
 8000cc4:	eb64 0403 	sbc.w	r4, r4, r3
 8000cc8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ccc:	40fd      	lsrs	r5, r7
 8000cce:	40fc      	lsrs	r4, r7
 8000cd0:	ea4c 0505 	orr.w	r5, ip, r5
 8000cd4:	e9c6 5400 	strd	r5, r4, [r6]
 8000cd8:	2700      	movs	r7, #0
 8000cda:	e747      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000cdc:	f1c2 0320 	rsb	r3, r2, #32
 8000ce0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ce4:	4095      	lsls	r5, r2
 8000ce6:	fa01 f002 	lsl.w	r0, r1, r2
 8000cea:	fa21 f303 	lsr.w	r3, r1, r3
 8000cee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cf2:	4338      	orrs	r0, r7
 8000cf4:	0c01      	lsrs	r1, r0, #16
 8000cf6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cfa:	fa1f f885 	uxth.w	r8, r5
 8000cfe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d06:	fb07 f308 	mul.w	r3, r7, r8
 8000d0a:	428b      	cmp	r3, r1
 8000d0c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d10:	d907      	bls.n	8000d22 <__udivmoddi4+0x256>
 8000d12:	1869      	adds	r1, r5, r1
 8000d14:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d18:	d22f      	bcs.n	8000d7a <__udivmoddi4+0x2ae>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	d92d      	bls.n	8000d7a <__udivmoddi4+0x2ae>
 8000d1e:	3f02      	subs	r7, #2
 8000d20:	4429      	add	r1, r5
 8000d22:	1acb      	subs	r3, r1, r3
 8000d24:	b281      	uxth	r1, r0
 8000d26:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d2a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d32:	fb00 f308 	mul.w	r3, r0, r8
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x27e>
 8000d3a:	1869      	adds	r1, r5, r1
 8000d3c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d40:	d217      	bcs.n	8000d72 <__udivmoddi4+0x2a6>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d915      	bls.n	8000d72 <__udivmoddi4+0x2a6>
 8000d46:	3802      	subs	r0, #2
 8000d48:	4429      	add	r1, r5
 8000d4a:	1ac9      	subs	r1, r1, r3
 8000d4c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d50:	e73b      	b.n	8000bca <__udivmoddi4+0xfe>
 8000d52:	4637      	mov	r7, r6
 8000d54:	4630      	mov	r0, r6
 8000d56:	e709      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000d58:	4607      	mov	r7, r0
 8000d5a:	e6e7      	b.n	8000b2c <__udivmoddi4+0x60>
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	e6fb      	b.n	8000b58 <__udivmoddi4+0x8c>
 8000d60:	4541      	cmp	r1, r8
 8000d62:	d2ab      	bcs.n	8000cbc <__udivmoddi4+0x1f0>
 8000d64:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d68:	eb69 020e 	sbc.w	r2, r9, lr
 8000d6c:	3801      	subs	r0, #1
 8000d6e:	4613      	mov	r3, r2
 8000d70:	e7a4      	b.n	8000cbc <__udivmoddi4+0x1f0>
 8000d72:	4660      	mov	r0, ip
 8000d74:	e7e9      	b.n	8000d4a <__udivmoddi4+0x27e>
 8000d76:	4618      	mov	r0, r3
 8000d78:	e795      	b.n	8000ca6 <__udivmoddi4+0x1da>
 8000d7a:	4667      	mov	r7, ip
 8000d7c:	e7d1      	b.n	8000d22 <__udivmoddi4+0x256>
 8000d7e:	4681      	mov	r9, r0
 8000d80:	e77c      	b.n	8000c7c <__udivmoddi4+0x1b0>
 8000d82:	3802      	subs	r0, #2
 8000d84:	442c      	add	r4, r5
 8000d86:	e747      	b.n	8000c18 <__udivmoddi4+0x14c>
 8000d88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d8c:	442b      	add	r3, r5
 8000d8e:	e72f      	b.n	8000bf0 <__udivmoddi4+0x124>
 8000d90:	4638      	mov	r0, r7
 8000d92:	e708      	b.n	8000ba6 <__udivmoddi4+0xda>
 8000d94:	4637      	mov	r7, r6
 8000d96:	e6e9      	b.n	8000b6c <__udivmoddi4+0xa0>

08000d98 <__aeabi_idiv0>:
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dd4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000da0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000da2:	e003      	b.n	8000dac <LoopCopyDataInit>

08000da4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000da4:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000da6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000da8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000daa:	3104      	adds	r1, #4

08000dac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000dac:	480b      	ldr	r0, [pc, #44]	; (8000ddc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000dae:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000db0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000db2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000db4:	d3f6      	bcc.n	8000da4 <CopyDataInit>
  ldr  r2, =_sbss
 8000db6:	4a0b      	ldr	r2, [pc, #44]	; (8000de4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000db8:	e002      	b.n	8000dc0 <LoopFillZerobss>

08000dba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000dba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000dbc:	f842 3b04 	str.w	r3, [r2], #4

08000dc0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000dc0:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000dc2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000dc4:	d3f9      	bcc.n	8000dba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000dc6:	f002 fead 	bl	8003b24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dca:	f006 fba5 	bl	8007518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dce:	f000 f893 	bl	8000ef8 <main>
  bx  lr    
 8000dd2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000dd4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000dd8:	08008050 	.word	0x08008050
  ldr  r0, =_sdata
 8000ddc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000de0:	2000076c 	.word	0x2000076c
  ldr  r2, =_sbss
 8000de4:	2000076c 	.word	0x2000076c
  ldr  r3, = _ebss
 8000de8:	20000b14 	.word	0x20000b14

08000dec <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dec:	e7fe      	b.n	8000dec <BusFault_Handler>
	...

08000df0 <DAC_Init>:
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
  SET_BIT(DACx->CR,
 8000df0:	4a02      	ldr	r2, [pc, #8]	; (8000dfc <DAC_Init+0xc>)
 8000df2:	6813      	ldr	r3, [r2, #0]
 8000df4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000df8:	6013      	str	r3, [r2, #0]
  */
__weak void DAC_Init(UI_Handle_t *pHandle)
{
  /* Enable DAC Channel2 */
  LL_DAC_Enable(DAC1, LL_DAC_CHANNEL_2);
}
 8000dfa:	4770      	bx	lr
 8000dfc:	40007400 	.word	0x40007400

08000e00 <DAC_Exec>:
  *         variables will be provided in the related output channels. This is
  *         the implementation of the virtual function.
  * @param  pHandle pointer on related component instance.
  */
__weak void DAC_Exec(UI_Handle_t *pHandle)
{
 8000e00:	b510      	push	{r4, lr}
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  MC_Protocol_REG_t bCh_var;

  bCh_var = pDacHandle->bChannel_variable[DAC_CH1];
  LL_DAC_ConvertData12LeftAligned(DAC1, LL_DAC_CHANNEL_2,
                                  DACOFF + ((int16_t)UI_GetReg(pHandle,bCh_var,MC_NULL)));
 8000e02:	2200      	movs	r2, #0
 8000e04:	f890 1031 	ldrb.w	r1, [r0, #49]	; 0x31
 8000e08:	f002 fb60 	bl	80034cc <UI_GetReg>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e0c:	f44f 0370 	mov.w	r3, #15728640	; 0xf00000
 8000e10:	fa93 f3a3 	rbit	r3, r3
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  register __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DHR12LX_REGOFFSET_MASK));
 8000e14:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000e18:	fab3 f383 	clz	r3, r3
 8000e1c:	40da      	lsrs	r2, r3
 8000e1e:	4c09      	ldr	r4, [pc, #36]	; (8000e44 <DAC_Exec+0x44>)
  SET_BIT(DACx->SWTRIGR,
 8000e20:	4909      	ldr	r1, [pc, #36]	; (8000e48 <DAC_Exec+0x48>)
  
  MODIFY_REG(*preg,
 8000e22:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 8000e26:	b200      	sxth	r0, r0
 8000e28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000e2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000e30:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
 8000e34:	4318      	orrs	r0, r3
 8000e36:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
  SET_BIT(DACx->SWTRIGR,
 8000e3a:	684b      	ldr	r3, [r1, #4]
 8000e3c:	f043 0302 	orr.w	r3, r3, #2
 8000e40:	604b      	str	r3, [r1, #4]
  LL_DAC_TrigSWConversion(DAC1, LL_DAC_CHANNEL_2);
}
 8000e42:	bd10      	pop	{r4, pc}
 8000e44:	40007408 	.word	0x40007408
 8000e48:	40007400 	.word	0x40007400

08000e4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e4c:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e4e:	2300      	movs	r3, #0
{
 8000e50:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e52:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8000e56:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e5a:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000e5e:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e62:	4923      	ldr	r1, [pc, #140]	; (8000ef0 <SystemClock_Config+0xa4>)
 8000e64:	9300      	str	r3, [sp, #0]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e66:	9302      	str	r3, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e68:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e6a:	4a22      	ldr	r2, [pc, #136]	; (8000ef4 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e6c:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8000e70:	6408      	str	r0, [r1, #64]	; 0x40
 8000e72:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000e74:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8000e78:	9100      	str	r1, [sp, #0]
 8000e7a:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e7c:	9301      	str	r3, [sp, #4]
 8000e7e:	6813      	ldr	r3, [r2, #0]
 8000e80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e84:	6013      	str	r3, [r2, #0]
 8000e86:	6813      	ldr	r3, [r2, #0]
 8000e88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e8c:	9301      	str	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e8e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e92:	2301      	movs	r3, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e94:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e96:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e9a:	2204      	movs	r2, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e9c:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e9e:	9008      	str	r0, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000ea0:	23b4      	movs	r3, #180	; 0xb4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ea2:	a807      	add	r0, sp, #28
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ea4:	9d01      	ldr	r5, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ea6:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ea8:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000eac:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000eae:	e9cd 120e 	strd	r1, r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000eb2:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb4:	f003 fbf4 	bl	80046a0 <HAL_RCC_OscConfig>
 8000eb8:	b108      	cbz	r0, 8000ebe <SystemClock_Config+0x72>
  __ASM volatile ("cpsid i" : : : "memory");
 8000eba:	b672      	cpsid	i
 8000ebc:	e7fe      	b.n	8000ebc <SystemClock_Config+0x70>
  {
    Error_Handler();
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ebe:	f003 fa95 	bl	80043ec <HAL_PWREx_EnableOverDrive>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	b108      	cbz	r0, 8000eca <SystemClock_Config+0x7e>
 8000ec6:	b672      	cpsid	i
 8000ec8:	e7fe      	b.n	8000ec8 <SystemClock_Config+0x7c>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eca:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ecc:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ed0:	f44f 5280 	mov.w	r2, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ed4:	a802      	add	r0, sp, #8
 8000ed6:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ed8:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eda:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000edc:	9602      	str	r6, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ede:	e9cd 5205 	strd	r5, r2, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ee2:	f003 fac1 	bl	8004468 <HAL_RCC_ClockConfig>
 8000ee6:	b108      	cbz	r0, 8000eec <SystemClock_Config+0xa0>
 8000ee8:	b672      	cpsid	i
 8000eea:	e7fe      	b.n	8000eea <SystemClock_Config+0x9e>
  {
    Error_Handler();
  }
}
 8000eec:	b014      	add	sp, #80	; 0x50
 8000eee:	bd70      	pop	{r4, r5, r6, pc}
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40007000 	.word	0x40007000

08000ef8 <main>:
{
 8000ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000efc:	b0a1      	sub	sp, #132	; 0x84
	PotentiometerConv.samplingTime = ADC_SAMPLETIME_3CYCLES; /* to be modify to match your sampling time */
 8000efe:	2600      	movs	r6, #0
	PotentiometerConv.regADC = ADC1 ; /* to be modify to match your ADC */
 8000f00:	4ba3      	ldr	r3, [pc, #652]	; (8001190 <main+0x298>)
 8000f02:	9309      	str	r3, [sp, #36]	; 0x24
	PotentiometerConv.channel = ADC_CHANNEL_8;/* to be modify to match your ADC channel */
 8000f04:	2208      	movs	r2, #8
	PotentiometerHandle = RCM_RegisterRegConv (&PotentiometerConv);
 8000f06:	a809      	add	r0, sp, #36	; 0x24
	PotentiometerConv.regADC = ADC1 ; /* to be modify to match your ADC */
 8000f08:	9301      	str	r3, [sp, #4]
	PotentiometerConv.channel = ADC_CHANNEL_8;/* to be modify to match your ADC channel */
 8000f0a:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
	PotentiometerConv.samplingTime = ADC_SAMPLETIME_3CYCLES; /* to be modify to match your sampling time */
 8000f0e:	960b      	str	r6, [sp, #44]	; 0x2c
	PotentiometerHandle = RCM_RegisterRegConv (&PotentiometerConv);
 8000f10:	f001 fbc4 	bl	800269c <RCM_RegisterRegConv>
 8000f14:	9000      	str	r0, [sp, #0]
  HAL_Init();
 8000f16:	f002 fe37 	bl	8003b88 <HAL_Init>
  SystemClock_Config();
 8000f1a:	f7ff ff97 	bl	8000e4c <SystemClock_Config>
  */
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f1e:	4a9d      	ldr	r2, [pc, #628]	; (8001194 <main+0x29c>)
 8000f20:	9603      	str	r6, [sp, #12]
 8000f22:	6b11      	ldr	r1, [r2, #48]	; 0x30
  hadc1.Instance = ADC1;
 8000f24:	4c9c      	ldr	r4, [pc, #624]	; (8001198 <main+0x2a0>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f26:	f8df a28c 	ldr.w	sl, [pc, #652]	; 80011b4 <main+0x2bc>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f2a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8000f2e:	6311      	str	r1, [r2, #48]	; 0x30
 8000f30:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000f32:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8000f36:	9103      	str	r1, [sp, #12]
 8000f38:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3a:	9604      	str	r6, [sp, #16]
 8000f3c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000f3e:	f041 0101 	orr.w	r1, r1, #1
 8000f42:	6311      	str	r1, [r2, #48]	; 0x30
 8000f44:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000f46:	f001 0101 	and.w	r1, r1, #1
 8000f4a:	9104      	str	r1, [sp, #16]
 8000f4c:	9904      	ldr	r1, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f4e:	9605      	str	r6, [sp, #20]
 8000f50:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000f52:	f041 0104 	orr.w	r1, r1, #4
 8000f56:	6311      	str	r1, [r2, #48]	; 0x30
 8000f58:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000f5a:	f001 0104 	and.w	r1, r1, #4
 8000f5e:	9105      	str	r1, [sp, #20]
 8000f60:	9905      	ldr	r1, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f62:	9606      	str	r6, [sp, #24]
 8000f64:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000f66:	f041 0102 	orr.w	r1, r1, #2
 8000f6a:	6311      	str	r1, [r2, #48]	; 0x30
 8000f6c:	6b12      	ldr	r2, [r2, #48]	; 0x30
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000f6e:	2720      	movs	r7, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f70:	f002 0202 	and.w	r2, r2, #2
 8000f74:	9206      	str	r2, [sp, #24]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000f76:	4631      	mov	r1, r6
 8000f78:	a818      	add	r0, sp, #96	; 0x60
 8000f7a:	463a      	mov	r2, r7
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7c:	9d06      	ldr	r5, [sp, #24]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f7e:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000f82:	f006 faed 	bl	8007560 <memset>
  hadc1.Init.ScanConvMode = ENABLE;
 8000f86:	2501      	movs	r5, #1
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000f88:	f44f 6900 	mov.w	r9, #2048	; 0x800
  hadc1.Init.NbrOfConversion = 2;
 8000f8c:	f04f 0802 	mov.w	r8, #2
  hadc1.Instance = ADC1;
 8000f90:	9b01      	ldr	r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f92:	9611      	str	r6, [sp, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f94:	4620      	mov	r0, r4
  hadc1.Instance = ADC1;
 8000f96:	6023      	str	r3, [r4, #0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f98:	60a6      	str	r6, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f9a:	7626      	strb	r6, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f9c:	f884 6020 	strb.w	r6, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fa0:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fa2:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fa6:	e9cd 6612 	strd	r6, r6, [sp, #72]	; 0x48
 8000faa:	9614      	str	r6, [sp, #80]	; 0x50
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fac:	f8c4 b004 	str.w	fp, [r4, #4]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fb0:	e9c4 5504 	strd	r5, r5, [r4, #16]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fb4:	f8c4 a028 	str.w	sl, [r4, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000fb8:	f8c4 900c 	str.w	r9, [r4, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000fbc:	f8c4 801c 	str.w	r8, [r4, #28]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fc0:	f002 fe20 	bl	8003c04 <HAL_ADC_Init>
 8000fc4:	b108      	cbz	r0, 8000fca <main+0xd2>
 8000fc6:	b672      	cpsid	i
 8000fc8:	e7fe      	b.n	8000fc8 <main+0xd0>
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 8000fca:	2200      	movs	r2, #0
 8000fcc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000fd0:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	4606      	mov	r6, r0
 8000fda:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000fde:	a918      	add	r1, sp, #96	; 0x60
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2300      	movs	r3, #0
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000fe4:	4620      	mov	r0, r4
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000fe6:	951c      	str	r5, [sp, #112]	; 0x70
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000fe8:	f88d 6075 	strb.w	r6, [sp, #117]	; 0x75
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000fec:	f88d 6074 	strb.w	r6, [sp, #116]	; 0x74
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000ff0:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000ff4:	f002 ff70 	bl	8003ed8 <HAL_ADCEx_InjectedConfigChannel>
 8000ff8:	b108      	cbz	r0, 8000ffe <main+0x106>
 8000ffa:	b672      	cpsid	i
 8000ffc:	e7fe      	b.n	8000ffc <main+0x104>
  sConfig.Channel = ADC_CHANNEL_15;
 8000ffe:	230f      	movs	r3, #15
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001000:	e9cd 5012 	strd	r5, r0, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001004:	a911      	add	r1, sp, #68	; 0x44
 8001006:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_15;
 8001008:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800100a:	f002 fead 	bl	8003d68 <HAL_ADC_ConfigChannel>
 800100e:	b108      	cbz	r0, 8001014 <main+0x11c>
 8001010:	b672      	cpsid	i
 8001012:	e7fe      	b.n	8001012 <main+0x11a>
  sConfig.Channel = ADC_CHANNEL_14;
 8001014:	230e      	movs	r3, #14
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001016:	4620      	mov	r0, r4
 8001018:	a911      	add	r1, sp, #68	; 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800101a:	e9cd 8812 	strd	r8, r8, [sp, #72]	; 0x48
  sConfig.Channel = ADC_CHANNEL_14;
 800101e:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001020:	f002 fea2 	bl	8003d68 <HAL_ADC_ConfigChannel>
 8001024:	4606      	mov	r6, r0
 8001026:	b108      	cbz	r0, 800102c <main+0x134>
 8001028:	b672      	cpsid	i
 800102a:	e7fe      	b.n	800102a <main+0x132>
  hadc2.Instance = ADC2;
 800102c:	4c5b      	ldr	r4, [pc, #364]	; (800119c <main+0x2a4>)
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800102e:	4601      	mov	r1, r0
 8001030:	463a      	mov	r2, r7
 8001032:	a818      	add	r0, sp, #96	; 0x60
 8001034:	f006 fa94 	bl	8007560 <memset>
  hadc2.Instance = ADC2;
 8001038:	4b59      	ldr	r3, [pc, #356]	; (80011a0 <main+0x2a8>)
 800103a:	6023      	str	r3, [r4, #0]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800103c:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 800103e:	9611      	str	r6, [sp, #68]	; 0x44
 8001040:	e9cd 6612 	strd	r6, r6, [sp, #72]	; 0x48
 8001044:	9614      	str	r6, [sp, #80]	; 0x50
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001046:	e9c4 b601 	strd	fp, r6, [r4, #4]
  hadc2.Init.ScanConvMode = ENABLE;
 800104a:	6125      	str	r5, [r4, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800104c:	7626      	strb	r6, [r4, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800104e:	f884 6020 	strb.w	r6, [r4, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001052:	e9c4 a60a 	strd	sl, r6, [r4, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001056:	f8c4 900c 	str.w	r9, [r4, #12]
  hadc2.Init.NbrOfConversion = 1;
 800105a:	61e5      	str	r5, [r4, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800105c:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001060:	6165      	str	r5, [r4, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001062:	f002 fdcf 	bl	8003c04 <HAL_ADC_Init>
 8001066:	4603      	mov	r3, r0
 8001068:	b108      	cbz	r0, 800106e <main+0x176>
 800106a:	b672      	cpsid	i
 800106c:	e7fe      	b.n	800106c <main+0x174>
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 800106e:	f04f 0900 	mov.w	r9, #0
 8001072:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8001076:	e9cd 9a1e 	strd	r9, sl, [sp, #120]	; 0x78
  sConfigInjected.AutoInjectedConv = DISABLE;
 800107a:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800107e:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8001082:	2204      	movs	r2, #4
 8001084:	2301      	movs	r3, #1
 8001086:	f04f 0901 	mov.w	r9, #1
 800108a:	f04f 0a00 	mov.w	sl, #0
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800108e:	a918      	add	r1, sp, #96	; 0x60
 8001090:	4620      	mov	r0, r4
  sConfigInjected.InjectedNbrOfConversion = 1;
 8001092:	951c      	str	r5, [sp, #112]	; 0x70
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8001094:	e9cd 9a1a 	strd	r9, sl, [sp, #104]	; 0x68
 8001098:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800109c:	f002 ff1c 	bl	8003ed8 <HAL_ADCEx_InjectedConfigChannel>
 80010a0:	b108      	cbz	r0, 80010a6 <main+0x1ae>
 80010a2:	b672      	cpsid	i
 80010a4:	e7fe      	b.n	80010a4 <main+0x1ac>
  sConfig.Channel = ADC_CHANNEL_4;
 80010a6:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010a8:	4620      	mov	r0, r4
 80010aa:	a911      	add	r1, sp, #68	; 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80010ac:	e9cd 5512 	strd	r5, r5, [sp, #72]	; 0x48
  sConfig.Channel = ADC_CHANNEL_4;
 80010b0:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010b2:	f002 fe59 	bl	8003d68 <HAL_ADC_ConfigChannel>
 80010b6:	b108      	cbz	r0, 80010bc <main+0x1c4>
 80010b8:	b672      	cpsid	i
 80010ba:	e7fe      	b.n	80010ba <main+0x1c2>
  hdac.Instance = DAC;
 80010bc:	4c39      	ldr	r4, [pc, #228]	; (80011a4 <main+0x2ac>)
 80010be:	4b3a      	ldr	r3, [pc, #232]	; (80011a8 <main+0x2b0>)
 80010c0:	6023      	str	r3, [r4, #0]
  DAC_ChannelConfTypeDef sConfig = {0};
 80010c2:	e9cd 0018 	strd	r0, r0, [sp, #96]	; 0x60
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80010c6:	4620      	mov	r0, r4
 80010c8:	f003 f860 	bl	800418c <HAL_DAC_Init>
 80010cc:	b108      	cbz	r0, 80010d2 <main+0x1da>
 80010ce:	b672      	cpsid	i
 80010d0:	e7fe      	b.n	80010d0 <main+0x1d8>
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80010d2:	4620      	mov	r0, r4
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 80010d4:	233c      	movs	r3, #60	; 0x3c
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80010d6:	2210      	movs	r2, #16
 80010d8:	a918      	add	r1, sp, #96	; 0x60
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80010da:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 80010de:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80010e0:	f003 f86a 	bl	80041b8 <HAL_DAC_ConfigChannel>
 80010e4:	4604      	mov	r4, r0
 80010e6:	b108      	cbz	r0, 80010ec <main+0x1f4>
 80010e8:	b672      	cpsid	i
 80010ea:	e7fe      	b.n	80010ea <main+0x1f2>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010ec:	4601      	mov	r1, r0
 80010ee:	463a      	mov	r2, r7
 80010f0:	a818      	add	r0, sp, #96	; 0x60
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80010f2:	940c      	str	r4, [sp, #48]	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f4:	9407      	str	r4, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010f6:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 80010fa:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 80010fe:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
 8001102:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001104:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8001108:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800110c:	9408      	str	r4, [sp, #32]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800110e:	f006 fa27 	bl	8007560 <memset>
  htim1.Instance = TIM1;
 8001112:	4b26      	ldr	r3, [pc, #152]	; (80011ac <main+0x2b4>)
 8001114:	4e26      	ldr	r6, [pc, #152]	; (80011b0 <main+0x2b8>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8001116:	605c      	str	r4, [r3, #4]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001118:	f241 1194 	movw	r1, #4500	; 0x1194
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800111c:	f44f 7280 	mov.w	r2, #256	; 0x100
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001120:	4618      	mov	r0, r3
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001122:	609f      	str	r7, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001124:	e9c3 5405 	strd	r5, r4, [r3, #20]
  htim1.Instance = TIM1;
 8001128:	601e      	str	r6, [r3, #0]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800112a:	e9c3 1203 	strd	r1, r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800112e:	f003 fc8b 	bl	8004a48 <HAL_TIM_Base_Init>
 8001132:	b108      	cbz	r0, 8001138 <main+0x240>
 8001134:	b672      	cpsid	i
 8001136:	e7fe      	b.n	8001136 <main+0x23e>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001138:	481c      	ldr	r0, [pc, #112]	; (80011ac <main+0x2b4>)
 800113a:	f003 fd0b 	bl	8004b54 <HAL_TIM_PWM_Init>
 800113e:	b108      	cbz	r0, 8001144 <main+0x24c>
 8001140:	b672      	cpsid	i
 8001142:	e7fe      	b.n	8001142 <main+0x24a>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001144:	2206      	movs	r2, #6
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001146:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001148:	a90c      	add	r1, sp, #48	; 0x30
 800114a:	4818      	ldr	r0, [pc, #96]	; (80011ac <main+0x2b4>)
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800114c:	920c      	str	r2, [sp, #48]	; 0x30
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800114e:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001150:	f003 ff34 	bl	8004fbc <HAL_TIM_SlaveConfigSynchro>
 8001154:	b108      	cbz	r0, 800115a <main+0x262>
 8001156:	b672      	cpsid	i
 8001158:	e7fe      	b.n	8001158 <main+0x260>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800115a:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115c:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800115e:	a907      	add	r1, sp, #28
 8001160:	4812      	ldr	r0, [pc, #72]	; (80011ac <main+0x2b4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001162:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001164:	f004 f8e0 	bl	8005328 <HAL_TIMEx_MasterConfigSynchronization>
 8001168:	b108      	cbz	r0, 800116e <main+0x276>
 800116a:	b672      	cpsid	i
 800116c:	e7fe      	b.n	800116c <main+0x274>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800116e:	4602      	mov	r2, r0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001170:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001172:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001176:	e9cd 0014 	strd	r0, r0, [sp, #80]	; 0x50
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800117a:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800117e:	a911      	add	r1, sp, #68	; 0x44
 8001180:	480a      	ldr	r0, [pc, #40]	; (80011ac <main+0x2b4>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001182:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001184:	f003 fd6a 	bl	8004c5c <HAL_TIM_PWM_ConfigChannel>
 8001188:	b1b0      	cbz	r0, 80011b8 <main+0x2c0>
 800118a:	b672      	cpsid	i
 800118c:	e7fe      	b.n	800118c <main+0x294>
 800118e:	bf00      	nop
 8001190:	40012000 	.word	0x40012000
 8001194:	40023800 	.word	0x40023800
 8001198:	200007f8 	.word	0x200007f8
 800119c:	200007b0 	.word	0x200007b0
 80011a0:	40012100 	.word	0x40012100
 80011a4:	20000840 	.word	0x20000840
 80011a8:	40007400 	.word	0x40007400
 80011ac:	20000854 	.word	0x20000854
 80011b0:	40010000 	.word	0x40010000
 80011b4:	0f000001 	.word	0x0f000001
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011b8:	2204      	movs	r2, #4
 80011ba:	a911      	add	r1, sp, #68	; 0x44
 80011bc:	4882      	ldr	r0, [pc, #520]	; (80013c8 <main+0x4d0>)
 80011be:	f003 fd4d 	bl	8004c5c <HAL_TIM_PWM_ConfigChannel>
 80011c2:	b108      	cbz	r0, 80011c8 <main+0x2d0>
 80011c4:	b672      	cpsid	i
 80011c6:	e7fe      	b.n	80011c6 <main+0x2ce>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011c8:	2208      	movs	r2, #8
 80011ca:	a911      	add	r1, sp, #68	; 0x44
 80011cc:	487e      	ldr	r0, [pc, #504]	; (80013c8 <main+0x4d0>)
 80011ce:	f003 fd45 	bl	8004c5c <HAL_TIM_PWM_ConfigChannel>
 80011d2:	b108      	cbz	r0, 80011d8 <main+0x2e0>
 80011d4:	b672      	cpsid	i
 80011d6:	e7fe      	b.n	80011d6 <main+0x2de>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80011d8:	2070      	movs	r0, #112	; 0x70
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80011da:	f241 1393 	movw	r3, #4499	; 0x1193
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80011de:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80011e0:	220c      	movs	r2, #12
 80011e2:	a911      	add	r1, sp, #68	; 0x44
 80011e4:	4878      	ldr	r0, [pc, #480]	; (80013c8 <main+0x4d0>)
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80011e6:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80011e8:	f003 fd38 	bl	8004c5c <HAL_TIM_PWM_ConfigChannel>
 80011ec:	b108      	cbz	r0, 80011f2 <main+0x2fa>
 80011ee:	b672      	cpsid	i
 80011f0:	e7fe      	b.n	80011f0 <main+0x2f8>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80011f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 80011f6:	f44f 7180 	mov.w	r1, #256	; 0x100
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80011fa:	f44f 6400 	mov.w	r4, #2048	; 0x800
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011fe:	901f      	str	r0, [sp, #124]	; 0x7c
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001200:	2248      	movs	r2, #72	; 0x48
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001202:	9319      	str	r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 8001204:	911a      	str	r1, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001206:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 800120a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800120e:	a918      	add	r1, sp, #96	; 0x60
 8001210:	486d      	ldr	r0, [pc, #436]	; (80013c8 <main+0x4d0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001212:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001214:	921b      	str	r2, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001216:	e9cd 631c 	strd	r6, r3, [sp, #112]	; 0x70
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800121a:	f004 f8cb 	bl	80053b4 <HAL_TIMEx_ConfigBreakDeadTime>
 800121e:	4604      	mov	r4, r0
 8001220:	b108      	cbz	r0, 8001226 <main+0x32e>
 8001222:	b672      	cpsid	i
 8001224:	e7fe      	b.n	8001224 <main+0x32c>
  htim2.Instance = TIM2;
 8001226:	4d69      	ldr	r5, [pc, #420]	; (80013cc <main+0x4d4>)
  HAL_TIM_MspPostInit(&htim1);
 8001228:	4867      	ldr	r0, [pc, #412]	; (80013c8 <main+0x4d0>)
 800122a:	f001 fce3 	bl	8002bf4 <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 800122e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 8001232:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001236:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001238:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 800123c:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001240:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
 8001244:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001248:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124c:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001250:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001252:	61ac      	str	r4, [r5, #24]
  htim2.Instance = TIM2;
 8001254:	602a      	str	r2, [r5, #0]
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 8001256:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001258:	f003 fbf6 	bl	8004a48 <HAL_TIM_Base_Init>
 800125c:	b108      	cbz	r0, 8001262 <main+0x36a>
 800125e:	b672      	cpsid	i
 8001260:	e7fe      	b.n	8001260 <main+0x368>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001262:	a911      	add	r1, sp, #68	; 0x44
 8001264:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001266:	9611      	str	r6, [sp, #68]	; 0x44
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001268:	f003 fe02 	bl	8004e70 <HAL_TIM_ConfigClockSource>
 800126c:	b108      	cbz	r0, 8001272 <main+0x37a>
 800126e:	b672      	cpsid	i
 8001270:	e7fe      	b.n	8001270 <main+0x378>
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001272:	2300      	movs	r3, #0
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 8001274:	240c      	movs	r4, #12
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8001276:	a918      	add	r1, sp, #96	; 0x60
 8001278:	4854      	ldr	r0, [pc, #336]	; (80013cc <main+0x4d4>)
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800127a:	e9cd 3318 	strd	r3, r3, [sp, #96]	; 0x60
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 800127e:	e9cd 431a 	strd	r4, r3, [sp, #104]	; 0x68
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8001282:	f003 fff7 	bl	8005274 <HAL_TIMEx_HallSensor_Init>
 8001286:	b108      	cbz	r0, 800128c <main+0x394>
 8001288:	b672      	cpsid	i
 800128a:	e7fe      	b.n	800128a <main+0x392>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800128c:	2350      	movs	r3, #80	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800128e:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001290:	a90c      	add	r1, sp, #48	; 0x30
 8001292:	484e      	ldr	r0, [pc, #312]	; (80013cc <main+0x4d4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001294:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001296:	f004 f847 	bl	8005328 <HAL_TIMEx_MasterConfigSynchronization>
 800129a:	b108      	cbz	r0, 80012a0 <main+0x3a8>
 800129c:	b672      	cpsid	i
 800129e:	e7fe      	b.n	800129e <main+0x3a6>
  huart2.Instance = USART2;
 80012a0:	4b4b      	ldr	r3, [pc, #300]	; (80013d0 <main+0x4d8>)
 80012a2:	494c      	ldr	r1, [pc, #304]	; (80013d4 <main+0x4dc>)
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012a4:	e9c3 0404 	strd	r0, r4, [r3, #16]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012a8:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart2.Init.BaudRate = 115200;
 80012ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b0:	e9c3 0006 	strd	r0, r0, [r3, #24]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012b4:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 80012b6:	e9c3 1200 	strd	r1, r2, [r3]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012ba:	f004 f8a5 	bl	8005408 <HAL_UART_Init>
 80012be:	4604      	mov	r4, r0
 80012c0:	b108      	cbz	r0, 80012c6 <main+0x3ce>
 80012c2:	b672      	cpsid	i
 80012c4:	e7fe      	b.n	80012c4 <main+0x3cc>
  MX_MotorControl_Init();
 80012c6:	f001 f9c3 	bl	8002650 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 80012ca:	4622      	mov	r2, r4
 80012cc:	2102      	movs	r1, #2
 80012ce:	2012      	movs	r0, #18
 80012d0:	f002 fef8 	bl	80040c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 80012d4:	2012      	movs	r0, #18
 80012d6:	f002 ff2b 	bl	8004130 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80012da:	4622      	mov	r2, r4
 80012dc:	4621      	mov	r1, r4
 80012de:	2019      	movs	r0, #25
 80012e0:	f002 fef0 	bl	80040c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80012e4:	2019      	movs	r0, #25
 80012e6:	f002 ff23 	bl	8004130 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 4, 1);
 80012ea:	2201      	movs	r2, #1
 80012ec:	2104      	movs	r1, #4
 80012ee:	2018      	movs	r0, #24
 80012f0:	f002 fee8 	bl	80040c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80012f4:	2018      	movs	r0, #24
 80012f6:	f002 ff1b 	bl	8004130 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 80012fa:	4622      	mov	r2, r4
 80012fc:	2103      	movs	r1, #3
 80012fe:	201c      	movs	r0, #28
 8001300:	f002 fee0 	bl	80040c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001304:	201c      	movs	r0, #28
 8001306:	f002 ff13 	bl	8004130 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 800130a:	2201      	movs	r2, #1
 800130c:	2103      	movs	r1, #3
 800130e:	2026      	movs	r0, #38	; 0x26
 8001310:	f002 fed8 	bl	80040c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001314:	2026      	movs	r0, #38	; 0x26
 8001316:	f002 ff0b 	bl	8004130 <HAL_NVIC_EnableIRQ>
  MC_ProgramSpeedRampMotor1(500/6.0, 1500);
 800131a:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800131e:	2053      	movs	r0, #83	; 0x53
 8001320:	f000 f868 	bl	80013f4 <MC_ProgramSpeedRampMotor1>
	       user_speed = potentiometer_value * 4000.0 / 65520.0;
 8001324:	a724      	add	r7, pc, #144	; (adr r7, 80013b8 <main+0x4c0>)
 8001326:	e9d7 6700 	ldrd	r6, r7, [r7]
  MC_StartMotor1();
 800132a:	f000 f857 	bl	80013dc <MC_StartMotor1>
	       mcwb_speed = user_speed/6.0;
 800132e:	a524      	add	r5, pc, #144	; (adr r5, 80013c0 <main+0x4c8>)
 8001330:	e9d5 4500 	ldrd	r4, r5, [r5]
	       sprintf(msg_debug, "%hu\r\n", user_speed);
 8001334:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 80013d8 <main+0x4e0>
	  if (RCM_GetUserConvState() == RCM_USERCONV_IDLE)
 8001338:	f001 fb12 	bl	8002960 <RCM_GetUserConvState>
 800133c:	b918      	cbnz	r0, 8001346 <main+0x44e>
	       RCM_RequestUserConv(PotentiometerHandle );
 800133e:	9800      	ldr	r0, [sp, #0]
 8001340:	f001 fa9c 	bl	800287c <RCM_RequestUserConv>
 8001344:	e7f8      	b.n	8001338 <main+0x440>
	      else if (RCM_GetUserConvState() == RCM_USERCONV_EOC)
 8001346:	f001 fb0b 	bl	8002960 <RCM_GetUserConvState>
 800134a:	2802      	cmp	r0, #2
 800134c:	d1f4      	bne.n	8001338 <main+0x440>
	       potentiometer_value = RCM_GetUserConv();
 800134e:	f001 faa5 	bl	800289c <RCM_GetUserConv>
	       user_speed = potentiometer_value * 4000.0 / 65520.0;
 8001352:	f7ff f907 	bl	8000564 <__aeabi_i2d>
 8001356:	4632      	mov	r2, r6
 8001358:	463b      	mov	r3, r7
 800135a:	f7ff f96d 	bl	8000638 <__aeabi_dmul>
 800135e:	f7ff fb7d 	bl	8000a5c <__aeabi_d2uiz>
 8001362:	fa1f f880 	uxth.w	r8, r0
	       mcwb_speed = user_speed/6.0;
 8001366:	4640      	mov	r0, r8
 8001368:	f7ff f8fc 	bl	8000564 <__aeabi_i2d>
 800136c:	4622      	mov	r2, r4
 800136e:	462b      	mov	r3, r5
 8001370:	f7ff f962 	bl	8000638 <__aeabi_dmul>
 8001374:	f7ff fb72 	bl	8000a5c <__aeabi_d2uiz>
	       MC_ProgramSpeedRampMotor1(mcwb_speed, 1500);
 8001378:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800137c:	b200      	sxth	r0, r0
 800137e:	f000 f839 	bl	80013f4 <MC_ProgramSpeedRampMotor1>
	       HAL_Delay(2000);
 8001382:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001386:	f002 fc2b 	bl	8003be0 <HAL_Delay>
	       if(user_speed < 100){
 800138a:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 800138e:	d801      	bhi.n	8001394 <main+0x49c>
	    	   MC_StopMotor1();
 8001390:	f000 f82a 	bl	80013e8 <MC_StopMotor1>
	       sprintf(msg_debug, "%hu\r\n", user_speed);
 8001394:	4642      	mov	r2, r8
 8001396:	4649      	mov	r1, r9
 8001398:	a818      	add	r0, sp, #96	; 0x60
 800139a:	f006 f8e9 	bl	8007570 <siprintf>
	       HAL_UART_Transmit(&huart2, (uint8_t*)msg_debug, strlen(msg_debug), HAL_MAX_DELAY);
 800139e:	a818      	add	r0, sp, #96	; 0x60
 80013a0:	f7fe ff36 	bl	8000210 <strlen>
 80013a4:	f04f 33ff 	mov.w	r3, #4294967295
 80013a8:	b282      	uxth	r2, r0
 80013aa:	a918      	add	r1, sp, #96	; 0x60
 80013ac:	4808      	ldr	r0, [pc, #32]	; (80013d0 <main+0x4d8>)
 80013ae:	f004 f8cd 	bl	800554c <HAL_UART_Transmit>
 80013b2:	e7c1      	b.n	8001338 <main+0x440>
 80013b4:	f3af 8000 	nop.w
 80013b8:	1f41f41f 	.word	0x1f41f41f
 80013bc:	3faf41f4 	.word	0x3faf41f4
 80013c0:	55555555 	.word	0x55555555
 80013c4:	3fc55555 	.word	0x3fc55555
 80013c8:	20000854 	.word	0x20000854
 80013cc:	20000894 	.word	0x20000894
 80013d0:	200008d4 	.word	0x200008d4
 80013d4:	40004400 	.word	0x40004400
 80013d8:	08007d94 	.word	0x08007d94

080013dc <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 80013dc:	4b01      	ldr	r3, [pc, #4]	; (80013e4 <MC_StartMotor1+0x8>)
 80013de:	6818      	ldr	r0, [r3, #0]
 80013e0:	f000 b840 	b.w	8001464 <MCI_StartMotor>
 80013e4:	200009fc 	.word	0x200009fc

080013e8 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 80013e8:	4b01      	ldr	r3, [pc, #4]	; (80013f0 <MC_StopMotor1+0x8>)
 80013ea:	6818      	ldr	r0, [r3, #0]
 80013ec:	f000 b844 	b.w	8001478 <MCI_StopMotor>
 80013f0:	200009fc 	.word	0x200009fc

080013f4 <MC_ProgramSpeedRampMotor1>:
  *         is possible to set 0 to perform an instantaneous change in the speed
  *         value.
  */
__weak void MC_ProgramSpeedRampMotor1( int16_t hFinalSpeed, uint16_t hDurationms )
{
	MCI_ExecSpeedRamp( pMCI[M1], hFinalSpeed, hDurationms );
 80013f4:	4b02      	ldr	r3, [pc, #8]	; (8001400 <MC_ProgramSpeedRampMotor1+0xc>)
 80013f6:	460a      	mov	r2, r1
 80013f8:	4601      	mov	r1, r0
 80013fa:	6818      	ldr	r0, [r3, #0]
 80013fc:	f000 b810 	b.w	8001420 <MCI_ExecSpeedRamp>
 8001400:	200009fc 	.word	0x200009fc

08001404 <MCI_Init>:
  * @param  pSTC the speed and torque controller used by the MCI.
  * @param  pFOCVars pointer to FOC vars to be used by MCI.
  * @retval none.
  */
__weak void MCI_Init( MCI_Handle_t * pHandle, STM_Handle_t * pSTM, SpeednTorqCtrl_Handle_t * pSTC, pFOCVars_t pFOCVars )
{
 8001404:	b410      	push	{r4}
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001406:	2400      	movs	r4, #0
 8001408:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalSpeed = 0;
 800140a:	f8c0 400e 	str.w	r4, [r0, #14]
  pHandle->hFinalTorque = 0;
  pHandle->hDurationms = 0;
 800140e:	82c4      	strh	r4, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 8001410:	7604      	strb	r4, [r0, #24]
  pHandle->pSTC = pSTC;
 8001412:	e9c0 1200 	strd	r1, r2, [r0]
  pHandle->pFOCVars = pFOCVars;
 8001416:	6083      	str	r3, [r0, #8]
}
 8001418:	f85d 4b04 	ldr.w	r4, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop

08001420 <MCI_ExecSpeedRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8001420:	2301      	movs	r3, #1
  pHandle->hFinalSpeed = hFinalSpeed;
 8001422:	81c1      	strh	r1, [r0, #14]
  pHandle->hDurationms = hDurationms;
 8001424:	82c2      	strh	r2, [r0, #22]
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8001426:	7303      	strb	r3, [r0, #12]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001428:	7603      	strb	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
 800142a:	7643      	strb	r3, [r0, #25]
}
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop

08001430 <MCI_ExecTorqueRamp>:
  *         is possible to set 0 to perform an instantaneous change in the
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
 8001430:	b430      	push	{r4, r5}
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
 8001432:	2300      	movs	r3, #0
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8001434:	2502      	movs	r5, #2
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001436:	2401      	movs	r4, #1
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8001438:	7305      	strb	r5, [r0, #12]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800143a:	7604      	strb	r4, [r0, #24]
  pHandle->hFinalTorque = hFinalTorque;
 800143c:	8201      	strh	r1, [r0, #16]
  pHandle->hDurationms = hDurationms;
 800143e:	82c2      	strh	r2, [r0, #22]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
 8001440:	7643      	strb	r3, [r0, #25]
}
 8001442:	bc30      	pop	{r4, r5}
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop

08001448 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
 8001448:	b410      	push	{r4}
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800144a:	2201      	movs	r2, #1
{
 800144c:	b083      	sub	sp, #12
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 800144e:	2403      	movs	r4, #3
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
 8001450:	2300      	movs	r3, #0
  pHandle->Iqdref.q = Iqdref.q;
 8001452:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8001456:	7304      	strb	r4, [r0, #12]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001458:	7602      	strb	r2, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
 800145a:	7643      	strb	r3, [r0, #25]
}
 800145c:	b003      	add	sp, #12
 800145e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001462:	4770      	bx	lr

08001464 <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 8001464:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8001466:	2103      	movs	r1, #3
{
 8001468:	4604      	mov	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 800146a:	6800      	ldr	r0, [r0, #0]
 800146c:	f005 fbe4 	bl	8006c38 <STM_NextState>

  if ( RetVal == true )
 8001470:	b108      	cbz	r0, 8001476 <MCI_StartMotor+0x12>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001472:	2301      	movs	r3, #1
 8001474:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 8001476:	bd10      	pop	{r4, pc}

08001478 <MCI_StopMotor>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 8001478:	6800      	ldr	r0, [r0, #0]
 800147a:	2107      	movs	r1, #7
 800147c:	f005 bbdc 	b.w	8006c38 <STM_NextState>

08001480 <MCI_FaultAcknowledged>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
  return STM_FaultAcknowledged( pHandle->pSTM );
 8001480:	6800      	ldr	r0, [r0, #0]
 8001482:	f005 bc4f 	b.w	8006d24 <STM_FaultAcknowledged>
 8001486:	bf00      	nop

08001488 <MCI_EncoderAlign>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 8001488:	6800      	ldr	r0, [r0, #0]
 800148a:	2101      	movs	r1, #1
 800148c:	f005 bbd4 	b.w	8006c38 <STM_NextState>

08001490 <MCI_ExecBufferedCommands>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
  if ( pHandle != MC_NULL )
 8001490:	b110      	cbz	r0, 8001498 <MCI_ExecBufferedCommands+0x8>
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001492:	7e03      	ldrb	r3, [r0, #24]
 8001494:	2b01      	cmp	r3, #1
 8001496:	d000      	beq.n	800149a <MCI_ExecBufferedCommands+0xa>
 8001498:	4770      	bx	lr
    {
      bool commandHasBeenExecuted = false;
      switch ( pHandle->lastCommand )
 800149a:	7b01      	ldrb	r1, [r0, #12]
 800149c:	2902      	cmp	r1, #2
{
 800149e:	b510      	push	{r4, lr}
 80014a0:	4604      	mov	r4, r0
      switch ( pHandle->lastCommand )
 80014a2:	d01f      	beq.n	80014e4 <MCI_ExecBufferedCommands+0x54>
 80014a4:	2903      	cmp	r1, #3
 80014a6:	d004      	beq.n	80014b2 <MCI_ExecBufferedCommands+0x22>
 80014a8:	2901      	cmp	r1, #1
 80014aa:	d00b      	beq.n	80014c4 <MCI_ExecBufferedCommands+0x34>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 80014ac:	2303      	movs	r3, #3
 80014ae:	7623      	strb	r3, [r4, #24]
      }
    }
  }
}
 80014b0:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 80014b2:	6882      	ldr	r2, [r0, #8]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 80014b4:	f8d0 1012 	ldr.w	r1, [r0, #18]
 80014b8:	6111      	str	r1, [r2, #16]
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 80014ba:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 80014be:	2302      	movs	r3, #2
 80014c0:	7623      	strb	r3, [r4, #24]
}
 80014c2:	bd10      	pop	{r4, pc}
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 80014c4:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 80014ce:	f005 faf3 	bl	8006ab8 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 80014d2:	8ae2      	ldrh	r2, [r4, #22]
 80014d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80014d8:	6860      	ldr	r0, [r4, #4]
 80014da:	f005 faf1 	bl	8006ac0 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 80014de:	2800      	cmp	r0, #0
 80014e0:	d0e4      	beq.n	80014ac <MCI_ExecBufferedCommands+0x1c>
 80014e2:	e7ec      	b.n	80014be <MCI_ExecBufferedCommands+0x2e>
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 80014e4:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80014e8:	2100      	movs	r1, #0
 80014ea:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 80014ee:	f005 fae3 	bl	8006ab8 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 80014f2:	8ae2      	ldrh	r2, [r4, #22]
 80014f4:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 80014f8:	6860      	ldr	r0, [r4, #4]
 80014fa:	f005 fae1 	bl	8006ac0 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 80014fe:	2800      	cmp	r0, #0
 8001500:	d0d4      	beq.n	80014ac <MCI_ExecBufferedCommands+0x1c>
 8001502:	e7dc      	b.n	80014be <MCI_ExecBufferedCommands+0x2e>

08001504 <MCI_GetSTMState>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
  return STM_GetState( pHandle->pSTM );
 8001504:	6800      	ldr	r0, [r0, #0]
 8001506:	f005 bc0b 	b.w	8006d20 <STM_GetState>
 800150a:	bf00      	nop

0800150c <MCI_GetControlMode>:
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
}
 800150c:	7e40      	ldrb	r0, [r0, #25]
 800150e:	4770      	bx	lr

08001510 <MCI_GetLastRampFinalSpeed>:
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
{
  int16_t hRetVal = 0;

  /* Examine the last buffered commands */
  if ( pHandle->lastCommand == MCI_EXECSPEEDRAMP )
 8001510:	7b03      	ldrb	r3, [r0, #12]
 8001512:	2b01      	cmp	r3, #1
  {
    hRetVal = pHandle->hFinalSpeed;
 8001514:	bf0c      	ite	eq
 8001516:	f9b0 000e 	ldrsheq.w	r0, [r0, #14]
  int16_t hRetVal = 0;
 800151a:	2000      	movne	r0, #0
  }
  return hRetVal;
}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop

08001520 <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 8001520:	6840      	ldr	r0, [r0, #4]
 8001522:	f005 bb17 	b.w	8006b54 <STC_StopRamp>
 8001526:	bf00      	nop

08001528 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 8001528:	b508      	push	{r3, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 800152a:	6840      	ldr	r0, [r0, #4]
 800152c:	f005 faaa 	bl	8006a84 <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
}
 8001530:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 8001534:	f005 ba50 	b.w	80069d8 <SPD_GetAvrgMecSpeedUnit>

08001538 <MCI_GetMecSpeedRefUnit>:
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 8001538:	6840      	ldr	r0, [r0, #4]
 800153a:	f005 baad 	b.w	8006a98 <STC_GetMecSpeedRefUnit>
 800153e:	bf00      	nop

08001540 <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iab );
 8001540:	6883      	ldr	r3, [r0, #8]
 8001542:	6818      	ldr	r0, [r3, #0]
 8001544:	b283      	uxth	r3, r0
{
 8001546:	b082      	sub	sp, #8
}
 8001548:	f363 000f 	bfi	r0, r3, #0, #16
 800154c:	b002      	add	sp, #8
 800154e:	4770      	bx	lr

08001550 <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Ialphabeta );
 8001550:	6883      	ldr	r3, [r0, #8]
 8001552:	6858      	ldr	r0, [r3, #4]
 8001554:	b283      	uxth	r3, r0
{
 8001556:	b082      	sub	sp, #8
}
 8001558:	f363 000f 	bfi	r0, r3, #0, #16
 800155c:	b002      	add	sp, #8
 800155e:	4770      	bx	lr

08001560 <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqd );
 8001560:	6883      	ldr	r3, [r0, #8]
 8001562:	68d8      	ldr	r0, [r3, #12]
 8001564:	b283      	uxth	r3, r0
{
 8001566:	b082      	sub	sp, #8
}
 8001568:	f363 000f 	bfi	r0, r3, #0, #16
 800156c:	b002      	add	sp, #8
 800156e:	4770      	bx	lr

08001570 <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqdref );
 8001570:	6883      	ldr	r3, [r0, #8]
 8001572:	6918      	ldr	r0, [r3, #16]
 8001574:	b283      	uxth	r3, r0
{
 8001576:	b082      	sub	sp, #8
}
 8001578:	f363 000f 	bfi	r0, r3, #0, #16
 800157c:	b002      	add	sp, #8
 800157e:	4770      	bx	lr

08001580 <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Vqd );
 8001580:	6883      	ldr	r3, [r0, #8]
 8001582:	f8d3 0016 	ldr.w	r0, [r3, #22]
 8001586:	b283      	uxth	r3, r0
{
 8001588:	b082      	sub	sp, #8
}
 800158a:	f363 000f 	bfi	r0, r3, #0, #16
 800158e:	b002      	add	sp, #8
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop

08001594 <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Valphabeta );
 8001594:	6883      	ldr	r3, [r0, #8]
 8001596:	f8d3 001a 	ldr.w	r0, [r3, #26]
 800159a:	b283      	uxth	r3, r0
{
 800159c:	b082      	sub	sp, #8
}
 800159e:	f363 000f 	bfi	r0, r3, #0, #16
 80015a2:	b002      	add	sp, #8
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop

080015a8 <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 80015a8:	6883      	ldr	r3, [r0, #8]
}
 80015aa:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80015ae:	4770      	bx	lr

080015b0 <MCI_SetIdref>:
  * @param  int16_t New target Id value
  * @retval none
  */
__weak void MCI_SetIdref( MCI_Handle_t * pHandle, int16_t hNewIdref )
{
  pHandle->pFOCVars->Iqdref.d = hNewIdref;
 80015b0:	6883      	ldr	r3, [r0, #8]
 80015b2:	8259      	strh	r1, [r3, #18]
  pHandle->pFOCVars->UserIdref = hNewIdref;
 80015b4:	8299      	strh	r1, [r3, #20]
}
 80015b6:	4770      	bx	lr

080015b8 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 80015b8:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 80015ba:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 80015be:	f005 fb07 	bl	8006bd0 <STC_GetDefaultIqdref>
 80015c2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80015c6:	8220      	strh	r0, [r4, #16]
 80015c8:	8263      	strh	r3, [r4, #18]
}
 80015ca:	bd10      	pop	{r4, pc}

080015cc <MCM_Clarke>:
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 80015cc:	f644 11e6 	movw	r1, #18918	; 0x49e6
 80015d0:	b202      	sxth	r2, r0
 80015d2:	f3c0 430f 	ubfx	r3, r0, #16, #16
  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;
 80015d6:	fb12 f001 	smulbb	r0, r2, r1
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 80015da:	fb13 f301 	smulbb	r3, r3, r1
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 80015de:	4240      	negs	r0, r0
 80015e0:	eba0 0043 	sub.w	r0, r0, r3, lsl #1
 80015e4:	13c0      	asrs	r0, r0, #15
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 80015e6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
{
 80015ea:	b084      	sub	sp, #16
  if ( wbeta_tmp > INT16_MAX )
 80015ec:	da04      	bge.n	80015f8 <MCM_Clarke+0x2c>
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 80015ee:	f510 4f00 	cmn.w	r0, #32768	; 0x8000
 80015f2:	da0c      	bge.n	800160e <MCM_Clarke+0x42>

  Output.beta = hbeta_tmp;

  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
 80015f4:	4b07      	ldr	r3, [pc, #28]	; (8001614 <MCM_Clarke+0x48>)
 80015f6:	e001      	b.n	80015fc <MCM_Clarke+0x30>
    hbeta_tmp = INT16_MAX;
 80015f8:	f647 73ff 	movw	r3, #32767	; 0x7fff
  }

  return ( Output );
 80015fc:	b292      	uxth	r2, r2
 80015fe:	2000      	movs	r0, #0
 8001600:	b29b      	uxth	r3, r3
 8001602:	f362 000f 	bfi	r0, r2, #0, #16
 8001606:	f363 401f 	bfi	r0, r3, #16, #16
}
 800160a:	b004      	add	sp, #16
 800160c:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 800160e:	b203      	sxth	r3, r0
  if ( Output.beta == ( int16_t )( -32768 ) )
 8001610:	d1f4      	bne.n	80015fc <MCM_Clarke+0x30>
 8001612:	e7ef      	b.n	80015f4 <MCM_Clarke+0x28>
 8001614:	ffff8001 	.word	0xffff8001

08001618 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = ( ( int32_t )32768 + ( int32_t )hAngle );
 8001618:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
  uhindex = ( uint16_t )shindex;
  uhindex /= ( uint16_t )64;
 800161c:	f3c0 1089 	ubfx	r0, r0, #6, #10

  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8001620:	f400 7140 	and.w	r1, r0, #768	; 0x300
 8001624:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
{
 8001628:	b082      	sub	sp, #8
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 800162a:	d031      	beq.n	8001690 <MCM_Trig_Functions+0x78>
 800162c:	d921      	bls.n	8001672 <MCM_Trig_Functions+0x5a>
 800162e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001632:	d015      	beq.n	8001660 <MCM_Trig_Functions+0x48>
 8001634:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8001638:	d109      	bne.n	800164e <MCM_Trig_Functions+0x36>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
      break;

    case U90_180:
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800163a:	b2c0      	uxtb	r0, r0
 800163c:	491a      	ldr	r1, [pc, #104]	; (80016a8 <MCM_Trig_Functions+0x90>)
 800163e:	43c3      	mvns	r3, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001640:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001644:	b2db      	uxtb	r3, r3
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001646:	4252      	negs	r2, r2
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001648:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 800164c:	b212      	sxth	r2, r2
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
      break;
    default:
      break;
  }
  return ( Local_Components );
 800164e:	b292      	uxth	r2, r2
 8001650:	2000      	movs	r0, #0
 8001652:	b29b      	uxth	r3, r3
 8001654:	f362 000f 	bfi	r0, r2, #0, #16
 8001658:	f363 401f 	bfi	r0, r3, #16, #16
}
 800165c:	b002      	add	sp, #8
 800165e:	4770      	bx	lr
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001660:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001662:	43c3      	mvns	r3, r0
 8001664:	b2db      	uxtb	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001666:	4910      	ldr	r1, [pc, #64]	; (80016a8 <MCM_Trig_Functions+0x90>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001668:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 800166c:	f931 3010 	ldrsh.w	r3, [r1, r0, lsl #1]
      break;
 8001670:	e7ed      	b.n	800164e <MCM_Trig_Functions+0x36>
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8001672:	2900      	cmp	r1, #0
 8001674:	d1eb      	bne.n	800164e <MCM_Trig_Functions+0x36>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001676:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001678:	43c3      	mvns	r3, r0
 800167a:	b2db      	uxtb	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 800167c:	490a      	ldr	r1, [pc, #40]	; (80016a8 <MCM_Trig_Functions+0x90>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800167e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001682:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001686:	4252      	negs	r2, r2
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001688:	425b      	negs	r3, r3
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800168a:	b212      	sxth	r2, r2
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 800168c:	b21b      	sxth	r3, r3
      break;
 800168e:	e7de      	b.n	800164e <MCM_Trig_Functions+0x36>
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001690:	b2c0      	uxtb	r0, r0
 8001692:	43c3      	mvns	r3, r0
 8001694:	4a04      	ldr	r2, [pc, #16]	; (80016a8 <MCM_Trig_Functions+0x90>)
 8001696:	b2db      	uxtb	r3, r3
 8001698:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 800169c:	f932 2010 	ldrsh.w	r2, [r2, r0, lsl #1]
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80016a0:	425b      	negs	r3, r3
 80016a2:	b21b      	sxth	r3, r3
      break;
 80016a4:	e7d3      	b.n	800164e <MCM_Trig_Functions+0x36>
 80016a6:	bf00      	nop
 80016a8:	08007d9c 	.word	0x08007d9c

080016ac <MCM_Park>:
{
 80016ac:	b530      	push	{r4, r5, lr}
 80016ae:	b085      	sub	sp, #20
 80016b0:	b204      	sxth	r4, r0
 80016b2:	9001      	str	r0, [sp, #4]
 80016b4:	1405      	asrs	r5, r0, #16
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 80016b6:	4608      	mov	r0, r1
 80016b8:	f7ff ffae 	bl	8001618 <MCM_Trig_Functions>
 80016bc:	b201      	sxth	r1, r0
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 80016be:	fb04 f301 	mul.w	r3, r4, r1
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 80016c2:	1400      	asrs	r0, r0, #16
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 80016c4:	fb05 3310 	mls	r3, r5, r0, r3
 80016c8:	13db      	asrs	r3, r3, #15
  if ( wqd_tmp > INT16_MAX )
 80016ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016ce:	da04      	bge.n	80016da <MCM_Park+0x2e>
  else if ( wqd_tmp < ( -32768 ) )
 80016d0:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80016d4:	da1e      	bge.n	8001714 <MCM_Park+0x68>
    Output.q = -32767;
 80016d6:	4a11      	ldr	r2, [pc, #68]	; (800171c <MCM_Park+0x70>)
 80016d8:	e001      	b.n	80016de <MCM_Park+0x32>
    hqd_tmp = INT16_MAX;
 80016da:	f647 72ff 	movw	r2, #32767	; 0x7fff
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 80016de:	fb01 f105 	mul.w	r1, r1, r5
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 80016e2:	fb04 1000 	mla	r0, r4, r0, r1
 80016e6:	13c0      	asrs	r0, r0, #15
  if ( wqd_tmp > INT16_MAX )
 80016e8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80016ec:	da04      	bge.n	80016f8 <MCM_Park+0x4c>
  else if ( wqd_tmp < ( -32768 ) )
 80016ee:	f510 4f00 	cmn.w	r0, #32768	; 0x8000
 80016f2:	da0c      	bge.n	800170e <MCM_Park+0x62>
    Output.d = -32767;
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <MCM_Park+0x70>)
 80016f6:	e001      	b.n	80016fc <MCM_Park+0x50>
    hqd_tmp = INT16_MAX;
 80016f8:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return ( Output );
 80016fc:	b292      	uxth	r2, r2
 80016fe:	2000      	movs	r0, #0
 8001700:	b29b      	uxth	r3, r3
 8001702:	f362 000f 	bfi	r0, r2, #0, #16
 8001706:	f363 401f 	bfi	r0, r3, #16, #16
}
 800170a:	b005      	add	sp, #20
 800170c:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ( int16_t )( wqd_tmp );
 800170e:	b203      	sxth	r3, r0
  if ( Output.d == ( int16_t )( -32768 ) )
 8001710:	d1f4      	bne.n	80016fc <MCM_Park+0x50>
 8001712:	e7ef      	b.n	80016f4 <MCM_Park+0x48>
    hqd_tmp = ( int16_t )( wqd_tmp );
 8001714:	b21a      	sxth	r2, r3
  if ( Output.q == ( int16_t )( -32768 ) )
 8001716:	d1e2      	bne.n	80016de <MCM_Park+0x32>
 8001718:	e7dd      	b.n	80016d6 <MCM_Park+0x2a>
 800171a:	bf00      	nop
 800171c:	ffff8001 	.word	0xffff8001

08001720 <MCM_Rev_Park>:
{
 8001720:	b530      	push	{r4, r5, lr}
 8001722:	b085      	sub	sp, #20
 8001724:	b204      	sxth	r4, r0
 8001726:	1405      	asrs	r5, r0, #16
 8001728:	9001      	str	r0, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 800172a:	4608      	mov	r0, r1
 800172c:	f7ff ff74 	bl	8001618 <MCM_Trig_Functions>
 8001730:	1403      	asrs	r3, r0, #16
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 8001732:	fb05 f203 	mul.w	r2, r5, r3
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8001736:	b200      	sxth	r0, r0
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 8001738:	fb04 2200 	mla	r2, r4, r0, r2
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 800173c:	fb00 f005 	mul.w	r0, r0, r5
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 8001740:	fb04 0313 	mls	r3, r4, r3, r0
  return ( Output );
 8001744:	f3c2 32cf 	ubfx	r2, r2, #15, #16
 8001748:	2000      	movs	r0, #0
 800174a:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 800174e:	f362 000f 	bfi	r0, r2, #0, #16
 8001752:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001756:	b005      	add	sp, #20
 8001758:	bd30      	pop	{r4, r5, pc}
 800175a:	bf00      	nop

0800175c <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 800175c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800175e:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
 8001762:	4a18      	ldr	r2, [pc, #96]	; (80017c4 <FOC_Clear+0x68>)
 8001764:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	2400      	movs	r4, #0
 800176c:	189f      	adds	r7, r3, r2
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
  FOCVars[bMotor].Iqd = NULL_qd;
 800176e:	f103 060c 	add.w	r6, r3, #12
  FOCVars[bMotor].Iab = NULL_ab;
 8001772:	509c      	str	r4, [r3, r2]
{
 8001774:	4605      	mov	r5, r0
  FOCVars[bMotor].Iqdref = NULL_qd;
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
 8001776:	f103 0116 	add.w	r1, r3, #22
  FOCVars[bMotor].hTeref = (int16_t)0;
 800177a:	2326      	movs	r3, #38	; 0x26
  FOCVars[bMotor].Iab = NULL_ab;
 800177c:	607c      	str	r4, [r7, #4]
  FOCVars[bMotor].hTeref = (int16_t)0;
 800177e:	fb03 2305 	mla	r3, r3, r5, r2
  FOCVars[bMotor].Iqd = NULL_qd;
 8001782:	50b4      	str	r4, [r6, r2]
 8001784:	18b7      	adds	r7, r6, r2
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001786:	4810      	ldr	r0, [pc, #64]	; (80017c8 <FOC_Clear+0x6c>)
  FOCVars[bMotor].Iqd = NULL_qd;
 8001788:	607c      	str	r4, [r7, #4]
  FOCVars[bMotor].Vqd = NULL_qd;
 800178a:	188e      	adds	r6, r1, r2
  FOCVars[bMotor].hTeref = (int16_t)0;
 800178c:	83dc      	strh	r4, [r3, #30]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 800178e:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001792:	508c      	str	r4, [r1, r2]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001794:	4621      	mov	r1, r4
  FOCVars[bMotor].Vqd = NULL_qd;
 8001796:	6074      	str	r4, [r6, #4]
  FOCVars[bMotor].hElAngle = (int16_t)0;
 8001798:	841c      	strh	r4, [r3, #32]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 800179a:	f004 fe8f 	bl	80064bc <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 800179e:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <FOC_Clear+0x70>)
 80017a0:	4621      	mov	r1, r4
 80017a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80017a6:	f004 fe89 	bl	80064bc <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <FOC_Clear+0x74>)
 80017ac:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80017b0:	f005 f96a 	bl	8006a88 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80017b4:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <FOC_Clear+0x78>)
 80017b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 80017ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80017be:	f005 b865 	b.w	800688c <PWMC_SwitchOffPWM>
 80017c2:	bf00      	nop
 80017c4:	20000944 	.word	0x20000944
 80017c8:	20000938 	.word	0x20000938
 80017cc:	200009f4 	.word	0x200009f4
 80017d0:	200009f8 	.word	0x200009f8
 80017d4:	20000930 	.word	0x20000930

080017d8 <MCboot>:
{
 80017d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  STM_Init(&STM[M1]);
 80017dc:	f8df b1d0 	ldr.w	fp, [pc, #464]	; 80019b0 <MCboot+0x1d8>
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017e0:	4c5c      	ldr	r4, [pc, #368]	; (8001954 <MCboot+0x17c>)
  PID_HandleInit(&PIDSpeedHandle_M1);
 80017e2:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 80019b4 <MCboot+0x1dc>
  pSTC[M1] = &SpeednTorqCtrlM1;
 80017e6:	4d5c      	ldr	r5, [pc, #368]	; (8001958 <MCboot+0x180>)
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 80017e8:	f8df a1cc 	ldr.w	sl, [pc, #460]	; 80019b8 <MCboot+0x1e0>
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 80017ec:	4f5b      	ldr	r7, [pc, #364]	; (800195c <MCboot+0x184>)
  NTC_Init(&TempSensorParamsM1);
 80017ee:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 80019bc <MCboot+0x1e4>
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 80017f2:	4e5b      	ldr	r6, [pc, #364]	; (8001960 <MCboot+0x188>)
{
 80017f4:	b087      	sub	sp, #28
 80017f6:	9002      	str	r0, [sp, #8]
  STM_Init(&STM[M1]);
 80017f8:	4658      	mov	r0, fp
{
 80017fa:	9103      	str	r1, [sp, #12]
  STM_Init(&STM[M1]);
 80017fc:	f005 f9fc 	bl	8006bf8 <STM_Init>
  bMCBootCompleted = 0;
 8001800:	4958      	ldr	r1, [pc, #352]	; (8001964 <MCboot+0x18c>)
  pCLM[M1] = &CircleLimitationM1;
 8001802:	4b59      	ldr	r3, [pc, #356]	; (8001968 <MCboot+0x190>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001804:	4859      	ldr	r0, [pc, #356]	; (800196c <MCboot+0x194>)
  pCLM[M1] = &CircleLimitationM1;
 8001806:	4a5a      	ldr	r2, [pc, #360]	; (8001970 <MCboot+0x198>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001808:	6020      	str	r0, [r4, #0]
  bMCBootCompleted = 0;
 800180a:	2400      	movs	r4, #0
 800180c:	700c      	strb	r4, [r1, #0]
  pCLM[M1] = &CircleLimitationM1;
 800180e:	601a      	str	r2, [r3, #0]
  ICS_Init(&PWM_Handle_M1);
 8001810:	f004 fbfc 	bl	800600c <ICS_Init>
  startTimers();
 8001814:	f004 fed8 	bl	80065c8 <startTimers>
  PID_HandleInit(&PIDSpeedHandle_M1);
 8001818:	4640      	mov	r0, r8
 800181a:	f004 fe3b 	bl	8006494 <PID_HandleInit>
  pSTC[M1] = &SpeednTorqCtrlM1;
 800181e:	4b55      	ldr	r3, [pc, #340]	; (8001974 <MCboot+0x19c>)
  HALL_Init (&HALL_M1);
 8001820:	4855      	ldr	r0, [pc, #340]	; (8001978 <MCboot+0x1a0>)
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001822:	602b      	str	r3, [r5, #0]
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001824:	f8ca 8000 	str.w	r8, [sl]
  HALL_Init (&HALL_M1);
 8001828:	f003 ff96 	bl	8005758 <HALL_Init>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 800182c:	f8da 1000 	ldr.w	r1, [sl]
 8001830:	4a51      	ldr	r2, [pc, #324]	; (8001978 <MCboot+0x1a0>)
 8001832:	6828      	ldr	r0, [r5, #0]
  oMCInterface[M1] = & Mci[M1];
 8001834:	f8df 8188 	ldr.w	r8, [pc, #392]	; 80019c0 <MCboot+0x1e8>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 8001838:	f005 f910 	bl	8006a5c <STC_Init>
  STO_PLL_Init (&STO_PLL_M1);
 800183c:	484f      	ldr	r0, [pc, #316]	; (800197c <MCboot+0x1a4>)
 800183e:	f005 fddb 	bl	80073f8 <STO_PLL_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 8001842:	484f      	ldr	r0, [pc, #316]	; (8001980 <MCboot+0x1a8>)
 8001844:	f004 fe26 	bl	8006494 <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 8001848:	484e      	ldr	r0, [pc, #312]	; (8001984 <MCboot+0x1ac>)
 800184a:	f004 fe23 	bl	8006494 <PID_HandleInit>
  pPIDIq[M1] = &PIDIqHandle_M1;
 800184e:	4a4e      	ldr	r2, [pc, #312]	; (8001988 <MCboot+0x1b0>)
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001850:	4b4e      	ldr	r3, [pc, #312]	; (800198c <MCboot+0x1b4>)
  pPIDIq[M1] = &PIDIqHandle_M1;
 8001852:	484b      	ldr	r0, [pc, #300]	; (8001980 <MCboot+0x1a8>)
 8001854:	6010      	str	r0, [r2, #0]
  pPIDId[M1] = &PIDIdHandle_M1;
 8001856:	4a4e      	ldr	r2, [pc, #312]	; (8001990 <MCboot+0x1b8>)
 8001858:	494a      	ldr	r1, [pc, #296]	; (8001984 <MCboot+0x1ac>)
 800185a:	6011      	str	r1, [r2, #0]
  RVBS_Init(pBusSensorM1);
 800185c:	4618      	mov	r0, r3
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 800185e:	603b      	str	r3, [r7, #0]
  RVBS_Init(pBusSensorM1);
 8001860:	f005 f860 	bl	8006924 <RVBS_Init>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8001864:	494b      	ldr	r1, [pc, #300]	; (8001994 <MCboot+0x1bc>)
 8001866:	4b4c      	ldr	r3, [pc, #304]	; (8001998 <MCboot+0x1c0>)
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 8001868:	683a      	ldr	r2, [r7, #0]
  pMPM[M1] = &PQD_MotorPowMeasM1;
 800186a:	600b      	str	r3, [r1, #0]
  NTC_Init(&TempSensorParamsM1);
 800186c:	4648      	mov	r0, r9
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 800186e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001872:	f8c3 610c 	str.w	r6, [r3, #268]	; 0x10c
  NTC_Init(&TempSensorParamsM1);
 8001876:	f004 fdc7 	bl	8006408 <NTC_Init>
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 800187a:	4b48      	ldr	r3, [pc, #288]	; (800199c <MCboot+0x1c4>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 800187c:	4848      	ldr	r0, [pc, #288]	; (80019a0 <MCboot+0x1c8>)
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 800187e:	4a49      	ldr	r2, [pc, #292]	; (80019a4 <MCboot+0x1cc>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8001880:	f8c0 9000 	str.w	r9, [r0]
  REMNG_Init(pREMNG[M1]);
 8001884:	4618      	mov	r0, r3
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001886:	6013      	str	r3, [r2, #0]
  FOCVars[M1].bDriveInput = EXTERNAL;
 8001888:	f04f 0901 	mov.w	r9, #1
  REMNG_Init(pREMNG[M1]);
 800188c:	f005 f898 	bl	80069c0 <REMNG_Init>
  FOC_Clear(M1);
 8001890:	4620      	mov	r0, r4
 8001892:	f7ff ff63 	bl	800175c <FOC_Clear>
  FOCVars[M1].bDriveInput = EXTERNAL;
 8001896:	f886 9024 	strb.w	r9, [r6, #36]	; 0x24
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 800189a:	6828      	ldr	r0, [r5, #0]
 800189c:	f005 f998 	bl	8006bd0 <STC_GetDefaultIqdref>
 80018a0:	4603      	mov	r3, r0
 80018a2:	f3c0 420f 	ubfx	r2, r0, #16, #16
 80018a6:	8233      	strh	r3, [r6, #16]
 80018a8:	8272      	strh	r2, [r6, #18]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80018aa:	6828      	ldr	r0, [r5, #0]
 80018ac:	f005 f990 	bl	8006bd0 <STC_GetDefaultIqdref>
  oMCInterface[M1] = & Mci[M1];
 80018b0:	493d      	ldr	r1, [pc, #244]	; (80019a8 <MCboot+0x1d0>)
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 80018b2:	682a      	ldr	r2, [r5, #0]
  oMCInterface[M1] = & Mci[M1];
 80018b4:	f8c8 1000 	str.w	r1, [r8]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80018b8:	f3c0 4c0f 	ubfx	ip, r0, #16, #16
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 80018bc:	4633      	mov	r3, r6
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80018be:	f8a6 c014 	strh.w	ip, [r6, #20]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 80018c2:	4608      	mov	r0, r1
 80018c4:	4659      	mov	r1, fp
 80018c6:	f7ff fd9d 	bl	8001404 <MCI_Init>
  MCI_ExecSpeedRamp(oMCInterface[M1],
 80018ca:	6828      	ldr	r0, [r5, #0]
 80018cc:	f8d8 6000 	ldr.w	r6, [r8]
 80018d0:	f005 f974 	bl	8006bbc <STC_GetMecSpeedRefUnitDefault>
 80018d4:	4622      	mov	r2, r4
 80018d6:	4601      	mov	r1, r0
 80018d8:	4630      	mov	r0, r6
 80018da:	f7ff fda1 	bl	8001420 <MCI_ExecSpeedRamp>
  MCT[M1].pPIDId = pPIDId[M1];
 80018de:	4a2c      	ldr	r2, [pc, #176]	; (8001990 <MCboot+0x1b8>)
  pMCIList[M1] = oMCInterface[M1];
 80018e0:	f8d8 6000 	ldr.w	r6, [r8]
  MCT[M1].pPIDId = pPIDId[M1];
 80018e4:	6810      	ldr	r0, [r2, #0]
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 80018e6:	4a1b      	ldr	r2, [pc, #108]	; (8001954 <MCboot+0x17c>)
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 80018e8:	f8da c000 	ldr.w	ip, [sl]
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 80018ec:	6811      	ldr	r1, [r2, #0]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 80018ee:	4a29      	ldr	r2, [pc, #164]	; (8001994 <MCboot+0x1bc>)
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 80018f0:	f8d5 a000 	ldr.w	sl, [r5]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 80018f4:	f8d2 e000 	ldr.w	lr, [r2]
  pMCIList[M1] = oMCInterface[M1];
 80018f8:	9a02      	ldr	r2, [sp, #8]
 80018fa:	9601      	str	r6, [sp, #4]
 80018fc:	4690      	mov	r8, r2
  MCT[M1].pPIDIq = pPIDIq[M1];
 80018fe:	4e22      	ldr	r6, [pc, #136]	; (8001988 <MCboot+0x1b0>)
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001900:	4d27      	ldr	r5, [pc, #156]	; (80019a0 <MCboot+0x1c8>)
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8001902:	4b2a      	ldr	r3, [pc, #168]	; (80019ac <MCboot+0x1d4>)
  pMCIList[M1] = oMCInterface[M1];
 8001904:	9a01      	ldr	r2, [sp, #4]
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001906:	6836      	ldr	r6, [r6, #0]
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001908:	682d      	ldr	r5, [r5, #0]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 800190a:	683f      	ldr	r7, [r7, #0]
  pMCIList[M1] = oMCInterface[M1];
 800190c:	f8c8 2000 	str.w	r2, [r8]
  MCT[M1].pSpeedSensorMain = (SpeednPosFdbk_Handle_t *) &HALL_M1;
 8001910:	4a19      	ldr	r2, [pc, #100]	; (8001978 <MCboot+0x1a0>)
 8001912:	619a      	str	r2, [r3, #24]
  MCT[M1].pSpeedSensorAux = (SpeednPosFdbk_Handle_t *) &STO_PLL_M1;
 8001914:	4a19      	ldr	r2, [pc, #100]	; (800197c <MCboot+0x1a4>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001916:	6119      	str	r1, [r3, #16]
  MCT[M1].pSpeedSensorVirtual = MC_NULL;
 8001918:	e9c3 2407 	strd	r2, r4, [r3, #28]
  MCT[M1].pPIDIq = pPIDIq[M1];
 800191c:	e9c3 c600 	strd	ip, r6, [r3]
  MCT[M1].pPIDId = pPIDId[M1];
 8001920:	6098      	str	r0, [r3, #8]
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 8001922:	f8c3 a024 	str.w	sl, [r3, #36]	; 0x24
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001926:	e9c3 570b 	strd	r5, r7, [r3, #44]	; 0x2c
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 800192a:	f8c3 e03c 	str.w	lr, [r3, #60]	; 0x3c
  MCT[M1].pPIDFluxWeakening = MC_NULL; /* if M1 doesn't has FW */
 800192e:	60dc      	str	r4, [r3, #12]
  MCT[M1].pRevupCtrl = MC_NULL;              /* only if M1 is not sensorless*/
 8001930:	615c      	str	r4, [r3, #20]
  MCT[M1].pStateMachine = &STM[M1];
 8001932:	f8c3 b028 	str.w	fp, [r3, #40]	; 0x28
  MCT[M1].pNTCRelay = MC_NULL;             /* relay is defined, oRelayM1*/
 8001936:	e9c3 440d 	strd	r4, r4, [r3, #52]	; 0x34
  MCT[M1].pFF = MC_NULL;
 800193a:	e9c3 4410 	strd	r4, r4, [r3, #64]	; 0x40
  bMCBootCompleted = 1;
 800193e:	4909      	ldr	r1, [pc, #36]	; (8001964 <MCboot+0x18c>)
  MCT[M1].pSCC = MC_NULL;
 8001940:	e9c3 4412 	strd	r4, r4, [r3, #72]	; 0x48
  pMCTList[M1] = &MCT[M1];
 8001944:	9a03      	ldr	r2, [sp, #12]
  MCT[M1].pOTT = MC_NULL;
 8001946:	651c      	str	r4, [r3, #80]	; 0x50
  pMCTList[M1] = &MCT[M1];
 8001948:	6013      	str	r3, [r2, #0]
  bMCBootCompleted = 1;
 800194a:	f881 9000 	strb.w	r9, [r1]
}
 800194e:	b007      	add	sp, #28
 8001950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001954:	20000930 	.word	0x20000930
 8001958:	200009f8 	.word	0x200009f8
 800195c:	200009c4 	.word	0x200009c4
 8001960:	20000944 	.word	0x20000944
 8001964:	20000788 	.word	0x20000788
 8001968:	200009c0 	.word	0x200009c0
 800196c:	20000350 	.word	0x20000350
 8001970:	20000000 	.word	0x20000000
 8001974:	2000052c 	.word	0x2000052c
 8001978:	200000f0 	.word	0x200000f0
 800197c:	20000404 	.word	0x20000404
 8001980:	200001e4 	.word	0x200001e4
 8001984:	200001b8 	.word	0x200001b8
 8001988:	20000938 	.word	0x20000938
 800198c:	200003dc 	.word	0x200003dc
 8001990:	200009f4 	.word	0x200009f4
 8001994:	200009f0 	.word	0x200009f0
 8001998:	2000023c 	.word	0x2000023c
 800199c:	200003c4 	.word	0x200003c4
 80019a0:	2000092c 	.word	0x2000092c
 80019a4:	200009ec 	.word	0x200009ec
 80019a8:	200009c8 	.word	0x200009c8
 80019ac:	2000096c 	.word	0x2000096c
 80019b0:	200009e4 	.word	0x200009e4
 80019b4:	20000210 	.word	0x20000210
 80019b8:	20000934 	.word	0x20000934
 80019bc:	20000560 	.word	0x20000560
 80019c0:	2000093c 	.word	0x2000093c

080019c4 <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop

080019c8 <FOC_CalcCurrRef>:
{

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 80019c8:	4b08      	ldr	r3, [pc, #32]	; (80019ec <FOC_CalcCurrRef+0x24>)
{
 80019ca:	b510      	push	{r4, lr}
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 80019cc:	2426      	movs	r4, #38	; 0x26
 80019ce:	fb04 3400 	mla	r4, r4, r0, r3
 80019d2:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80019d6:	b103      	cbz	r3, 80019da <FOC_CalcCurrRef+0x12>

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 80019d8:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 80019da:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <FOC_CalcCurrRef+0x28>)
 80019dc:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80019e0:	f005 f8bc 	bl	8006b5c <STC_CalcTorqueReference>
 80019e4:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 80019e6:	8220      	strh	r0, [r4, #16]
}
 80019e8:	bd10      	pop	{r4, pc}
 80019ea:	bf00      	nop
 80019ec:	20000944 	.word	0x20000944
 80019f0:	200009f8 	.word	0x200009f8

080019f4 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 80019f4:	4b01      	ldr	r3, [pc, #4]	; (80019fc <TSK_SetChargeBootCapDelayM1+0x8>)
 80019f6:	8018      	strh	r0, [r3, #0]
}
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	2000078a 	.word	0x2000078a

08001a00 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 8001a00:	4b03      	ldr	r3, [pc, #12]	; (8001a10 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8001a02:	8818      	ldrh	r0, [r3, #0]
 8001a04:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001a06:	fab0 f080 	clz	r0, r0
 8001a0a:	0940      	lsrs	r0, r0, #5
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	2000078a 	.word	0x2000078a

08001a14 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001a14:	4b01      	ldr	r3, [pc, #4]	; (8001a1c <TSK_SetStopPermanencyTimeM1+0x8>)
 8001a16:	8018      	strh	r0, [r3, #0]
}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	2000078e 	.word	0x2000078e

08001a20 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 8001a20:	4b03      	ldr	r3, [pc, #12]	; (8001a30 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8001a22:	8818      	ldrh	r0, [r3, #0]
 8001a24:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001a26:	fab0 f080 	clz	r0, r0
 8001a2a:	0940      	lsrs	r0, r0, #5
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	2000078e 	.word	0x2000078e

08001a34 <TSK_MediumFrequencyTaskM1>:
{
 8001a34:	b530      	push	{r4, r5, lr}
 8001a36:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001a38:	ac02      	add	r4, sp, #8
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	f824 3d02 	strh.w	r3, [r4, #-2]!
  (void) STO_PLL_CalcAvrgMecSpeedUnit( &STO_PLL_M1, &wAux );
 8001a40:	484f      	ldr	r0, [pc, #316]	; (8001b80 <TSK_MediumFrequencyTaskM1+0x14c>)
  PQD_CalcElMotorPower( pMPM[M1] );
 8001a42:	4d50      	ldr	r5, [pc, #320]	; (8001b84 <TSK_MediumFrequencyTaskM1+0x150>)
  (void) STO_PLL_CalcAvrgMecSpeedUnit( &STO_PLL_M1, &wAux );
 8001a44:	4621      	mov	r1, r4
 8001a46:	f005 fbdf 	bl	8007208 <STO_PLL_CalcAvrgMecSpeedUnit>
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	484e      	ldr	r0, [pc, #312]	; (8001b88 <TSK_MediumFrequencyTaskM1+0x154>)
 8001a4e:	f003 ffcf 	bl	80059f0 <HALL_CalcAvrgMecSpeedUnit>
 8001a52:	4604      	mov	r4, r0
  PQD_CalcElMotorPower( pMPM[M1] );
 8001a54:	6828      	ldr	r0, [r5, #0]
 8001a56:	f004 fd81 	bl	800655c <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 8001a5a:	484c      	ldr	r0, [pc, #304]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001a5c:	f005 f960 	bl	8006d20 <STM_GetState>
  switch ( StateM1 )
 8001a60:	3803      	subs	r0, #3
 8001a62:	280f      	cmp	r0, #15
 8001a64:	d80d      	bhi.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
 8001a66:	e8df f000 	tbb	[pc, r0]
 8001a6a:	2e22      	.short	0x2e22
 8001a6c:	68554633 	.word	0x68554633
 8001a70:	0c0c0c08 	.word	0x0c0c0c08
 8001a74:	710c0c0c 	.word	0x710c0c0c
 8001a78:	0e7f      	.short	0x0e7f
    STM_NextState( &STM[M1], IDLE );
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4843      	ldr	r0, [pc, #268]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001a7e:	f005 f8db 	bl	8006c38 <STM_NextState>
}
 8001a82:	b003      	add	sp, #12
 8001a84:	bd30      	pop	{r4, r5, pc}
    HALL_Clear( &HALL_M1 );
 8001a86:	4840      	ldr	r0, [pc, #256]	; (8001b88 <TSK_MediumFrequencyTaskM1+0x154>)
 8001a88:	f003 feea 	bl	8005860 <HALL_Clear>
    STO_PLL_Clear( &STO_PLL_M1 );
 8001a8c:	483c      	ldr	r0, [pc, #240]	; (8001b80 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001a8e:	f005 fc85 	bl	800739c <STO_PLL_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 8001a92:	2104      	movs	r1, #4
 8001a94:	483d      	ldr	r0, [pc, #244]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001a96:	f005 f8cf 	bl	8006c38 <STM_NextState>
 8001a9a:	2800      	cmp	r0, #0
 8001a9c:	d0f1      	beq.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
      FOC_Clear( M1 );
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f7ff fe5c 	bl	800175c <FOC_Clear>
      ICS_SwitchOnPWM( pwmcHandle[M1] );
 8001aa4:	4b3a      	ldr	r3, [pc, #232]	; (8001b90 <TSK_MediumFrequencyTaskM1+0x15c>)
 8001aa6:	6818      	ldr	r0, [r3, #0]
 8001aa8:	f004 fb3c 	bl	8006124 <ICS_SwitchOnPWM>
 8001aac:	e7e9      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
    ICS_TurnOnLowSides( pwmcHandle[M1] );
 8001aae:	4b38      	ldr	r3, [pc, #224]	; (8001b90 <TSK_MediumFrequencyTaskM1+0x15c>)
 8001ab0:	6818      	ldr	r0, [r3, #0]
 8001ab2:	f004 fb13 	bl	80060dc <ICS_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 8001ab6:	2014      	movs	r0, #20
 8001ab8:	f7ff ff9c 	bl	80019f4 <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 8001abc:	2110      	movs	r1, #16
 8001abe:	4833      	ldr	r0, [pc, #204]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001ac0:	f005 f8ba 	bl	8006c38 <STM_NextState>
    break;
 8001ac4:	e7dd      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
        STM_NextState( &STM[M1], START_RUN ); /* only for sensored*/
 8001ac6:	2105      	movs	r1, #5
 8001ac8:	4830      	ldr	r0, [pc, #192]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001aca:	f005 f8b5 	bl	8006c38 <STM_NextState>
    break;
 8001ace:	e7d8      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
	  FOC_InitAdditionalMethods(M1);
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	f7ff ff77 	bl	80019c4 <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f7ff ff76 	bl	80019c8 <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 8001adc:	2106      	movs	r1, #6
 8001ade:	482b      	ldr	r0, [pc, #172]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001ae0:	f005 f8aa 	bl	8006c38 <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 8001ae4:	4b2b      	ldr	r3, [pc, #172]	; (8001b94 <TSK_MediumFrequencyTaskM1+0x160>)
 8001ae6:	6818      	ldr	r0, [r3, #0]
 8001ae8:	f005 f87e 	bl	8006be8 <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( oMCInterface[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 8001aec:	4b2a      	ldr	r3, [pc, #168]	; (8001b98 <TSK_MediumFrequencyTaskM1+0x164>)
 8001aee:	6818      	ldr	r0, [r3, #0]
 8001af0:	f7ff fcce 	bl	8001490 <MCI_ExecBufferedCommands>
    break;
 8001af4:	e7c5      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
    MCI_ExecBufferedCommands( oMCInterface[M1] );
 8001af6:	4b28      	ldr	r3, [pc, #160]	; (8001b98 <TSK_MediumFrequencyTaskM1+0x164>)
 8001af8:	6818      	ldr	r0, [r3, #0]
 8001afa:	f7ff fcc9 	bl	8001490 <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 8001afe:	2000      	movs	r0, #0
 8001b00:	f7ff ff62 	bl	80019c8 <FOC_CalcCurrRef>
    if( !IsSpeedReliable )
 8001b04:	2c00      	cmp	r4, #0
 8001b06:	d1bc      	bne.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
      STM_FaultProcessing( &STM[M1], MC_SPEED_FDBK, 0 );
 8001b08:	4622      	mov	r2, r4
 8001b0a:	2120      	movs	r1, #32
 8001b0c:	481f      	ldr	r0, [pc, #124]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001b0e:	f005 f879 	bl	8006c04 <STM_FaultProcessing>
 8001b12:	e7b6      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
    ICS_SwitchOffPWM( pwmcHandle[M1] );
 8001b14:	4b1e      	ldr	r3, [pc, #120]	; (8001b90 <TSK_MediumFrequencyTaskM1+0x15c>)
 8001b16:	6818      	ldr	r0, [r3, #0]
 8001b18:	f004 fb3e 	bl	8006198 <ICS_SwitchOffPWM>
    FOC_Clear( M1 );
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f7ff fe1d 	bl	800175c <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 8001b22:	6828      	ldr	r0, [r5, #0]
 8001b24:	f004 fc30 	bl	8006388 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 8001b28:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001b2c:	f7ff ff72 	bl	8001a14 <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 8001b30:	2108      	movs	r1, #8
 8001b32:	4816      	ldr	r0, [pc, #88]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001b34:	f005 f880 	bl	8006c38 <STM_NextState>
    break;
 8001b38:	e7a3      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 8001b3a:	f7ff ff71 	bl	8001a20 <TSK_StopPermanencyTimeHasElapsedM1>
 8001b3e:	2800      	cmp	r0, #0
 8001b40:	d09f      	beq.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
      STM_NextState( &STM[M1], STOP_IDLE );
 8001b42:	2109      	movs	r1, #9
 8001b44:	4811      	ldr	r0, [pc, #68]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001b46:	f005 f877 	bl	8006c38 <STM_NextState>
 8001b4a:	e79a      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 8001b4c:	f7ff ff58 	bl	8001a00 <TSK_ChargeBootCapDelayHasElapsedM1>
 8001b50:	2800      	cmp	r0, #0
 8001b52:	d096      	beq.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 8001b54:	4b0e      	ldr	r3, [pc, #56]	; (8001b90 <TSK_MediumFrequencyTaskM1+0x15c>)
 8001b56:	2100      	movs	r1, #0
 8001b58:	6818      	ldr	r0, [r3, #0]
 8001b5a:	f004 fe99 	bl	8006890 <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 8001b5e:	2111      	movs	r1, #17
 8001b60:	480a      	ldr	r0, [pc, #40]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001b62:	f005 f869 	bl	8006c38 <STM_NextState>
 8001b66:	e78c      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 8001b68:	4b09      	ldr	r3, [pc, #36]	; (8001b90 <TSK_MediumFrequencyTaskM1+0x15c>)
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	6818      	ldr	r0, [r3, #0]
 8001b6e:	f004 fe8f 	bl	8006890 <PWMC_CurrentReadingCalibr>
 8001b72:	2800      	cmp	r0, #0
 8001b74:	d085      	beq.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
      STM_NextState( &STM[M1], CLEAR );
 8001b76:	2112      	movs	r1, #18
 8001b78:	4804      	ldr	r0, [pc, #16]	; (8001b8c <TSK_MediumFrequencyTaskM1+0x158>)
 8001b7a:	f005 f85d 	bl	8006c38 <STM_NextState>
 8001b7e:	e780      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x4e>
 8001b80:	20000404 	.word	0x20000404
 8001b84:	200009f0 	.word	0x200009f0
 8001b88:	200000f0 	.word	0x200000f0
 8001b8c:	200009e4 	.word	0x200009e4
 8001b90:	20000930 	.word	0x20000930
 8001b94:	200009f8 	.word	0x200009f8
 8001b98:	2000093c 	.word	0x2000093c

08001b9c <MC_Scheduler>:
{
 8001b9c:	b538      	push	{r3, r4, r5, lr}
  if (bMCBootCompleted == 1)
 8001b9e:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <MC_Scheduler+0x4c>)
 8001ba0:	781c      	ldrb	r4, [r3, #0]
 8001ba2:	2c01      	cmp	r4, #1
 8001ba4:	d000      	beq.n	8001ba8 <MC_Scheduler+0xc>
}
 8001ba6:	bd38      	pop	{r3, r4, r5, pc}
    if(hMFTaskCounterM1 > 0u)
 8001ba8:	4d10      	ldr	r5, [pc, #64]	; (8001bec <MC_Scheduler+0x50>)
 8001baa:	882b      	ldrh	r3, [r5, #0]
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	b1b3      	cbz	r3, 8001bde <MC_Scheduler+0x42>
      hMFTaskCounterM1--;
 8001bb0:	882b      	ldrh	r3, [r5, #0]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	802b      	strh	r3, [r5, #0]
    if(hBootCapDelayCounterM1 > 0u)
 8001bb8:	4a0d      	ldr	r2, [pc, #52]	; (8001bf0 <MC_Scheduler+0x54>)
 8001bba:	8813      	ldrh	r3, [r2, #0]
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	b94b      	cbnz	r3, 8001bd4 <MC_Scheduler+0x38>
    if(hStopPermanencyCounterM1 > 0u)
 8001bc0:	4a0c      	ldr	r2, [pc, #48]	; (8001bf4 <MC_Scheduler+0x58>)
 8001bc2:	8813      	ldrh	r3, [r2, #0]
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d0ed      	beq.n	8001ba6 <MC_Scheduler+0xa>
      hStopPermanencyCounterM1--;
 8001bca:	8813      	ldrh	r3, [r2, #0]
 8001bcc:	3b01      	subs	r3, #1
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	8013      	strh	r3, [r2, #0]
}
 8001bd2:	bd38      	pop	{r3, r4, r5, pc}
      hBootCapDelayCounterM1--;
 8001bd4:	8813      	ldrh	r3, [r2, #0]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	8013      	strh	r3, [r2, #0]
 8001bdc:	e7f0      	b.n	8001bc0 <MC_Scheduler+0x24>
      TSK_MediumFrequencyTaskM1();
 8001bde:	f7ff ff29 	bl	8001a34 <TSK_MediumFrequencyTaskM1>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 8001be2:	802c      	strh	r4, [r5, #0]
 8001be4:	e7e8      	b.n	8001bb8 <MC_Scheduler+0x1c>
 8001be6:	bf00      	nop
 8001be8:	20000788 	.word	0x20000788
 8001bec:	2000078c 	.word	0x2000078c
 8001bf0:	2000078a 	.word	0x2000078a
 8001bf4:	2000078e 	.word	0x2000078e

08001bf8 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  uint8_t bMotorNbr = 0;
  uint16_t hFOCreturn;

  Observer_Inputs_t STO_aux_Inputs; /*  only if sensorless aux*/
  STO_aux_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001bfc:	4c3b      	ldr	r4, [pc, #236]	; (8001cec <TSK_HighFrequencyTask+0xf4>)
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001bfe:	4f3c      	ldr	r7, [pc, #240]	; (8001cf0 <TSK_HighFrequencyTask+0xf8>)
  STO_aux_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001c00:	f8d4 001a 	ldr.w	r0, [r4, #26]
{
 8001c04:	b088      	sub	sp, #32
  STO_aux_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001c06:	9005      	str	r0, [sp, #20]
  HALL_CalcElAngle (&HALL_M1);
 8001c08:	483a      	ldr	r0, [pc, #232]	; (8001cf4 <TSK_HighFrequencyTask+0xfc>)
 8001c0a:	f003 fed1 	bl	80059b0 <HALL_CalcElAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001c0e:	4b3a      	ldr	r3, [pc, #232]	; (8001cf8 <TSK_HighFrequencyTask+0x100>)
 8001c10:	6818      	ldr	r0, [r3, #0]
 8001c12:	f004 ff37 	bl	8006a84 <STC_GetSpeedSensor>
 8001c16:	4605      	mov	r5, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001c18:	f004 feda 	bl	80069d0 <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001c1c:	a902      	add	r1, sp, #8
  hElAngle = SPD_GetElAngle(speedHandle);
 8001c1e:	4606      	mov	r6, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001c20:	6838      	ldr	r0, [r7, #0]
 8001c22:	f004 fd25 	bl	8006670 <PWMC_GetPhaseCurrents>
  Ialphabeta = MCM_Clarke(Iab);
 8001c26:	9802      	ldr	r0, [sp, #8]
 8001c28:	f7ff fcd0 	bl	80015cc <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001c2c:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8001c2e:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001c30:	f7ff fd3c 	bl	80016ac <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001c34:	4b31      	ldr	r3, [pc, #196]	; (8001cfc <TSK_HighFrequencyTask+0x104>)
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001c36:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001c3a:	9000      	str	r0, [sp, #0]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001c3c:	b200      	sxth	r0, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001c3e:	1a09      	subs	r1, r1, r0
 8001c40:	6818      	ldr	r0, [r3, #0]
 8001c42:	f004 fc47 	bl	80064d4 <PI_Controller>

  Vqd.d = PI_Controller(pPIDId[M1],
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001c46:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
  Vqd.d = PI_Controller(pPIDId[M1],
 8001c4a:	4b2d      	ldr	r3, [pc, #180]	; (8001d00 <TSK_HighFrequencyTask+0x108>)
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001c4c:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001c50:	4680      	mov	r8, r0
  Vqd.d = PI_Controller(pPIDId[M1],
 8001c52:	1a89      	subs	r1, r1, r2
 8001c54:	6818      	ldr	r0, [r3, #0]
 8001c56:	f004 fc3d 	bl	80064d4 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001c5a:	4b2a      	ldr	r3, [pc, #168]	; (8001d04 <TSK_HighFrequencyTask+0x10c>)
 8001c5c:	f8ad 8004 	strh.w	r8, [sp, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f8ad 0006 	strh.w	r0, [sp, #6]
 8001c66:	9901      	ldr	r1, [sp, #4]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f003 fd05 	bl	8005678 <Circle_Limitation>
 8001c6e:	4603      	mov	r3, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001c70:	4628      	mov	r0, r5
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001c72:	fa0f f883 	sxth.w	r8, r3
 8001c76:	141d      	asrs	r5, r3, #16
 8001c78:	9301      	str	r3, [sp, #4]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001c7a:	f004 feb1 	bl	80069e0 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001c7e:	4631      	mov	r1, r6
 8001c80:	9801      	ldr	r0, [sp, #4]
 8001c82:	f7ff fd4d 	bl	8001720 <MCM_Rev_Park>
 8001c86:	4603      	mov	r3, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001c88:	4601      	mov	r1, r0
 8001c8a:	6838      	ldr	r0, [r7, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001c8c:	9304      	str	r3, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001c8e:	f004 fcf1 	bl	8006674 <PWMC_SetPhaseVoltage>
  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8001c92:	4623      	mov	r3, r4
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001c94:	4601      	mov	r1, r0
  FOCVars[M1].Iab = Iab;
 8001c96:	9802      	ldr	r0, [sp, #8]
 8001c98:	f843 0b04 	str.w	r0, [r3], #4
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001c9c:	9803      	ldr	r0, [sp, #12]
 8001c9e:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8001ca0:	9800      	ldr	r0, [sp, #0]
 8001ca2:	60e0      	str	r0, [r4, #12]
  if(hFOCreturn == MC_FOC_DURATION)
 8001ca4:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 8001ca6:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Vqd = Vqd;
 8001ca8:	f8a4 8016 	strh.w	r8, [r4, #22]
 8001cac:	8325      	strh	r5, [r4, #24]
  FOCVars[M1].hElAngle = hElAngle;
 8001cae:	8426      	strh	r6, [r4, #32]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001cb0:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_FOC_DURATION)
 8001cb4:	d012      	beq.n	8001cdc <TSK_HighFrequencyTask+0xe4>
    STO_aux_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(pBusSensorM1->_Super)); /*  only for sensorless*/
 8001cb6:	4a14      	ldr	r2, [pc, #80]	; (8001d08 <TSK_HighFrequencyTask+0x110>)
    STO_aux_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /*  only if sensorless*/
 8001cb8:	6818      	ldr	r0, [r3, #0]
 8001cba:	9006      	str	r0, [sp, #24]
    STO_aux_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(pBusSensorM1->_Super)); /*  only for sensorless*/
 8001cbc:	6810      	ldr	r0, [r2, #0]
 8001cbe:	f003 fcd3 	bl	8005668 <VBS_GetAvBusVoltage_d>
    STO_PLL_CalcElAngle (&STO_PLL_M1, &STO_aux_Inputs);
 8001cc2:	a905      	add	r1, sp, #20
    STO_aux_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(pBusSensorM1->_Super)); /*  only for sensorless*/
 8001cc4:	f8ad 001c 	strh.w	r0, [sp, #28]
    STO_PLL_CalcElAngle (&STO_PLL_M1, &STO_aux_Inputs);
 8001cc8:	4810      	ldr	r0, [pc, #64]	; (8001d0c <TSK_HighFrequencyTask+0x114>)
 8001cca:	f005 f9b3 	bl	8007034 <STO_PLL_CalcElAngle>
	STO_PLL_CalcAvrgElSpeedDpp (&STO_PLL_M1);
 8001cce:	480f      	ldr	r0, [pc, #60]	; (8001d0c <TSK_HighFrequencyTask+0x114>)
 8001cd0:	f005 fb3a 	bl	8007348 <STO_PLL_CalcAvrgElSpeedDpp>
}
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	b008      	add	sp, #32
 8001cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	480c      	ldr	r0, [pc, #48]	; (8001d10 <TSK_HighFrequencyTask+0x118>)
 8001ce0:	f004 ff90 	bl	8006c04 <STM_FaultProcessing>
}
 8001ce4:	2000      	movs	r0, #0
 8001ce6:	b008      	add	sp, #32
 8001ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001cec:	20000944 	.word	0x20000944
 8001cf0:	20000930 	.word	0x20000930
 8001cf4:	200000f0 	.word	0x200000f0
 8001cf8:	200009f8 	.word	0x200009f8
 8001cfc:	20000938 	.word	0x20000938
 8001d00:	200009f4 	.word	0x200009f4
 8001d04:	200009c0 	.word	0x200009c0
 8001d08:	200009c4 	.word	0x200009c4
 8001d0c:	20000404 	.word	0x20000404
 8001d10:	200009e4 	.word	0x200009e4

08001d14 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */

  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001d16:	4b20      	ldr	r3, [pc, #128]	; (8001d98 <TSK_SafetyTask_PWMOFF+0x84>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001d18:	4f20      	ldr	r7, [pc, #128]	; (8001d9c <TSK_SafetyTask_PWMOFF+0x88>)
{
 8001d1a:	4605      	mov	r5, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001d1c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001d20:	f004 fb84 	bl	800642c <NTC_CalcAvTemp>
 8001d24:	4604      	mov	r4, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001d26:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
 8001d2a:	f004 fddb 	bl	80068e4 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001d2e:	f024 040c 	bic.w	r4, r4, #12
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001d32:	4304      	orrs	r4, r0
 8001d34:	b2a4      	uxth	r4, r4
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(bMotor == M1)
 8001d36:	b335      	cbz	r5, 8001d86 <TSK_SafetyTask_PWMOFF+0x72>
  {
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
  }

  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 8001d38:	4e19      	ldr	r6, [pc, #100]	; (8001da0 <TSK_SafetyTask_PWMOFF+0x8c>)
 8001d3a:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001d3e:	eb06 0643 	add.w	r6, r6, r3, lsl #1
 8001d42:	43e2      	mvns	r2, r4
 8001d44:	b292      	uxth	r2, r2
 8001d46:	4621      	mov	r1, r4
 8001d48:	4630      	mov	r0, r6
 8001d4a:	f004 ff5b 	bl	8006c04 <STM_FaultProcessing>
  switch (STM_GetState(&STM[bMotor])) /* Acts on PWM outputs in case of faults */
 8001d4e:	4630      	mov	r0, r6
 8001d50:	f004 ffe6 	bl	8006d20 <STM_GetState>
 8001d54:	280a      	cmp	r0, #10
 8001d56:	d008      	beq.n	8001d6a <TSK_SafetyTask_PWMOFF+0x56>
 8001d58:	280b      	cmp	r0, #11
 8001d5a:	d105      	bne.n	8001d68 <TSK_SafetyTask_PWMOFF+0x54>
    /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 1 */

    /* USER CODE END TSK_SafetyTask_PWMOFF 1 */
    break;
  case FAULT_OVER:
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001d5c:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
    break;
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001d60:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001d64:	f004 bd92 	b.w	800688c <PWMC_SwitchOffPWM>
}
 8001d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001d6a:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
 8001d6e:	f004 fd8d 	bl	800688c <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001d72:	4628      	mov	r0, r5
 8001d74:	f7ff fcf2 	bl	800175c <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001d78:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <TSK_SafetyTask_PWMOFF+0x90>)
 8001d7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
}
 8001d7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001d82:	f004 bb01 	b.w	8006388 <MPM_Clear>
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
 8001d86:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <TSK_SafetyTask_PWMOFF+0x94>)
 8001d88:	6818      	ldr	r0, [r3, #0]
 8001d8a:	f004 fde3 	bl	8006954 <RVBS_CalcAvVbus>
 8001d8e:	f020 000c 	bic.w	r0, r0, #12
 8001d92:	4304      	orrs	r4, r0
 8001d94:	b2a4      	uxth	r4, r4
 8001d96:	e7cf      	b.n	8001d38 <TSK_SafetyTask_PWMOFF+0x24>
 8001d98:	2000092c 	.word	0x2000092c
 8001d9c:	20000930 	.word	0x20000930
 8001da0:	200009e4 	.word	0x200009e4
 8001da4:	200009f0 	.word	0x200009f0
 8001da8:	200009c4 	.word	0x200009c4

08001dac <TSK_SafetyTask>:
{
 8001dac:	b508      	push	{r3, lr}
  if (bMCBootCompleted == 1)
 8001dae:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <TSK_SafetyTask+0x1c>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d000      	beq.n	8001db8 <TSK_SafetyTask+0xc>
}
 8001db6:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001db8:	2000      	movs	r0, #0
 8001dba:	f7ff ffab 	bl	8001d14 <TSK_SafetyTask_PWMOFF>
}
 8001dbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv ();
 8001dc2:	f000 bd7b 	b.w	80028bc <RCM_ExecUserConv>
 8001dc6:	bf00      	nop
 8001dc8:	20000788 	.word	0x20000788

08001dcc <MC_RunMotorControlTasks>:
{
 8001dcc:	b508      	push	{r3, lr}
  if ( bMCBootCompleted ) {
 8001dce:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <MC_RunMotorControlTasks+0x1c>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	b903      	cbnz	r3, 8001dd6 <MC_RunMotorControlTasks+0xa>
}
 8001dd4:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001dd6:	f7ff fee1 	bl	8001b9c <MC_Scheduler>
    TSK_SafetyTask();
 8001dda:	f7ff ffe7 	bl	8001dac <TSK_SafetyTask>
}
 8001dde:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    UI_Scheduler();
 8001de2:	f001 b8fb 	b.w	8002fdc <UI_Scheduler>
 8001de6:	bf00      	nop
 8001de8:	20000788 	.word	0x20000788

08001dec <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001dec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */

  ICS_SwitchOffPWM(pwmcHandle[M1]);
 8001dee:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <TSK_HardwareFaultTask+0x18>)
 8001df0:	6818      	ldr	r0, [r3, #0]
 8001df2:	f004 f9d1 	bl	8006198 <ICS_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2180      	movs	r1, #128	; 0x80
 8001dfa:	4803      	ldr	r0, [pc, #12]	; (8001e08 <TSK_HardwareFaultTask+0x1c>)
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001dfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 8001e00:	f004 bf00 	b.w	8006c04 <STM_FaultProcessing>
 8001e04:	20000930 	.word	0x20000930
 8001e08:	200009e4 	.word	0x200009e4

08001e0c <mc_lock_pins>:
 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 8001e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e10:	4b50      	ldr	r3, [pc, #320]	; (8001f54 <mc_lock_pins+0x148>)
 8001e12:	4951      	ldr	r1, [pc, #324]	; (8001f58 <mc_lock_pins+0x14c>)
 8001e14:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e16:	2510      	movs	r5, #16
 8001e18:	61dd      	str	r5, [r3, #28]
 8001e1a:	b08e      	sub	sp, #56	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e1c:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e1e:	69d8      	ldr	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e20:	4a4e      	ldr	r2, [pc, #312]	; (8001f5c <mc_lock_pins+0x150>)
  temp = READ_REG(GPIOx->LCKR);
 8001e22:	900d      	str	r0, [sp, #52]	; 0x34
  (void) temp;
 8001e24:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e26:	484e      	ldr	r0, [pc, #312]	; (8001f60 <mc_lock_pins+0x154>)
 8001e28:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e2a:	2408      	movs	r4, #8
 8001e2c:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e2e:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e30:	69d0      	ldr	r0, [r2, #28]
 8001e32:	900c      	str	r0, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e34:	f44f 3482 	mov.w	r4, #66560	; 0x10400
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e38:	f44f 6780 	mov.w	r7, #1024	; 0x400
  (void) temp;
 8001e3c:	980c      	ldr	r0, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e3e:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e40:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e42:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e44:	69d0      	ldr	r0, [r2, #28]
 8001e46:	900b      	str	r0, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e48:	f44f 4600 	mov.w	r6, #32768	; 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e4c:	f44f 30c0 	mov.w	r0, #98304	; 0x18000
  (void) temp;
 8001e50:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e54:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e56:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e58:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e5a:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001e5e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
  (void) temp;
 8001e62:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e66:	f8df c104 	ldr.w	ip, [pc, #260]	; 8001f6c <mc_lock_pins+0x160>
 8001e6a:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e6e:	f44f 7e80 	mov.w	lr, #256	; 0x100
 8001e72:	f8c3 e01c 	str.w	lr, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e76:	f8c3 c01c 	str.w	ip, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e7a:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001e7e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e82:	f44f 7e00 	mov.w	lr, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e86:	f44f 3c81 	mov.w	ip, #66048	; 0x10200
  (void) temp;
 8001e8a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e8e:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e92:	f8c3 e01c 	str.w	lr, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e96:	f8c3 c01c 	str.w	ip, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e9a:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001e9e:	f8cd c020 	str.w	ip, [sp, #32]
  (void) temp;
 8001ea2:	f8dd e020 	ldr.w	lr, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ea6:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 8001f70 <mc_lock_pins+0x164>
 8001eaa:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001eae:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8001eb2:	f8c3 e01c 	str.w	lr, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001eb6:	f8c3 c01c 	str.w	ip, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001eba:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001ebe:	f8cd c01c 	str.w	ip, [sp, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ec2:	f44f 4e80 	mov.w	lr, #16384	; 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ec6:	f44f 3ca0 	mov.w	ip, #81920	; 0x14000
  (void) temp;
 8001eca:	f8dd 801c 	ldr.w	r8, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ece:	f8c2 c01c 	str.w	ip, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ed2:	f8c2 e01c 	str.w	lr, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ed6:	f8c2 c01c 	str.w	ip, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001eda:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 8001ede:	f8cd c018 	str.w	ip, [sp, #24]
  (void) temp;
 8001ee2:	f8dd c018 	ldr.w	ip, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ee6:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ee8:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001eea:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001eec:	69dc      	ldr	r4, [r3, #28]
 8001eee:	9405      	str	r4, [sp, #20]
  (void) temp;
 8001ef0:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ef2:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ef4:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ef6:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ef8:	69d0      	ldr	r0, [r2, #28]
 8001efa:	9004      	str	r0, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001efc:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f00:	f44f 3090 	mov.w	r0, #73728	; 0x12000
  (void) temp;
 8001f04:	9e04      	ldr	r6, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f06:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f08:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f0a:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001f0c:	69d0      	ldr	r0, [r2, #28]
 8001f0e:	9003      	str	r0, [sp, #12]
  (void) temp;
 8001f10:	9c03      	ldr	r4, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f12:	4814      	ldr	r0, [pc, #80]	; (8001f64 <mc_lock_pins+0x158>)
 8001f14:	f8c2 041c 	str.w	r0, [r2, #1052]	; 0x41c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f18:	2420      	movs	r4, #32
 8001f1a:	f8c2 441c 	str.w	r4, [r2, #1052]	; 0x41c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f1e:	f8c2 041c 	str.w	r0, [r2, #1052]	; 0x41c
  temp = READ_REG(GPIOx->LCKR);
 8001f22:	f8d2 041c 	ldr.w	r0, [r2, #1052]	; 0x41c
 8001f26:	9002      	str	r0, [sp, #8]
  (void) temp;
 8001f28:	9c02      	ldr	r4, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f2a:	480f      	ldr	r0, [pc, #60]	; (8001f68 <mc_lock_pins+0x15c>)
 8001f2c:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f2e:	2402      	movs	r4, #2
 8001f30:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f32:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	9301      	str	r3, [sp, #4]
  (void) temp;
 8001f38:	9b01      	ldr	r3, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f3a:	f8c2 141c 	str.w	r1, [r2, #1052]	; 0x41c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f3e:	f8c2 541c 	str.w	r5, [r2, #1052]	; 0x41c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f42:	f8c2 141c 	str.w	r1, [r2, #1052]	; 0x41c
  temp = READ_REG(GPIOx->LCKR);
 8001f46:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
 8001f4a:	9300      	str	r3, [sp, #0]
  (void) temp;
 8001f4c:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_TEMPERATURE_GPIO_Port, M1_TEMPERATURE_Pin);
}
 8001f4e:	b00e      	add	sp, #56	; 0x38
 8001f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f54:	40020000 	.word	0x40020000
 8001f58:	00010010 	.word	0x00010010
 8001f5c:	40020400 	.word	0x40020400
 8001f60:	00010008 	.word	0x00010008
 8001f64:	00010020 	.word	0x00010020
 8001f68:	00010002 	.word	0x00010002
 8001f6c:	00010100 	.word	0x00010100
 8001f70:	00010040 	.word	0x00010040

08001f74 <MCP_ReceivedFrame>:
* @param  Code code value of frame to send.
* @param  buffer frame data buffer.
* @param  Size size of data frame.
*/
__weak void MCP_ReceivedFrame(MCP_Handle_t *pHandle, uint8_t Code, uint8_t *buffer, uint8_t Size)
{
 8001f74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f78:	b08d      	sub	sp, #52	; 0x34
  bool RequireAck = true;
  bool bNoError = false; // Default is error
 8001f7a:	2700      	movs	r7, #0
{
 8001f7c:	4616      	mov	r6, r2
  uint8_t bErrorCode;

  /* Protocol version >3.3 motor selection inside Frame ID */
  uint8_t bMotorSelection = (Code & 0xE0) >> 5; /* Mask: 1110|0000 */
  if (bMotorSelection != 0)
 8001f7e:	094a      	lsrs	r2, r1, #5
{
 8001f80:	460c      	mov	r4, r1
 8001f82:	4699      	mov	r9, r3
  bool bNoError = false; // Default is error
 8001f84:	f88d 7009 	strb.w	r7, [sp, #9]
{
 8001f88:	4605      	mov	r5, r0
  if (bMotorSelection != 0)
 8001f8a:	d123      	bne.n	8001fd4 <MCP_ReceivedFrame+0x60>
      Code = MC_PROTOCOL_CODE_NONE; /* Error */
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
    }
  }

  switch (Code)
 8001f8c:	2912      	cmp	r1, #18
 8001f8e:	d814      	bhi.n	8001fba <MCP_ReceivedFrame+0x46>
 8001f90:	e8df f011 	tbh	[pc, r1, lsl #1]
 8001f94:	00580016 	.word	0x00580016
 8001f98:	017c00ea 	.word	0x017c00ea
 8001f9c:	00130013 	.word	0x00130013
 8001fa0:	01b30186 	.word	0x01b30186
 8001fa4:	01fb01c8 	.word	0x01fb01c8
 8001fa8:	022e021d 	.word	0x022e021d
 8001fac:	02620245 	.word	0x02620245
 8001fb0:	00130013 	.word	0x00130013
 8001fb4:	00130013 	.word	0x00130013
 8001fb8:	0016      	.short	0x0016
    }
    break;

  default:
    {
      bErrorCode = ERROR_BAD_FRAME_ID;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	f88d 300e 	strb.w	r3, [sp, #14]
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
    }
    else
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_ERROR, &bErrorCode, 1);
 8001fc0:	e9d5 040c 	ldrd	r0, r4, [r5, #48]	; 0x30
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	f10d 020e 	add.w	r2, sp, #14
 8001fca:	21ff      	movs	r1, #255	; 0xff
 8001fcc:	47a0      	blx	r4
    }
  }
}
 8001fce:	b00d      	add	sp, #52	; 0x34
 8001fd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (UI_SetReg(&pHandle->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1))
 8001fd4:	f102 38ff 	add.w	r8, r2, #4294967295
 8001fd8:	4642      	mov	r2, r8
 8001fda:	4639      	mov	r1, r7
 8001fdc:	f001 f852 	bl	8003084 <UI_SetReg>
 8001fe0:	b300      	cbz	r0, 8002024 <MCP_ReceivedFrame+0xb0>
      if (pHandle->pDAC)
 8001fe2:	f8d5 00c4 	ldr.w	r0, [r5, #196]	; 0xc4
      Code &= 0x1F; /* Mask: 0001|1111 */
 8001fe6:	f004 041f 	and.w	r4, r4, #31
      if (pHandle->pDAC)
 8001fea:	b118      	cbz	r0, 8001ff4 <MCP_ReceivedFrame+0x80>
        UI_SetReg(&pHandle->pDAC->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1);
 8001fec:	4642      	mov	r2, r8
 8001fee:	4639      	mov	r1, r7
 8001ff0:	f001 f848 	bl	8003084 <UI_SetReg>
  switch (Code)
 8001ff4:	2c12      	cmp	r4, #18
 8001ff6:	f200 82de 	bhi.w	80025b6 <MCP_ReceivedFrame+0x642>
 8001ffa:	e8df f014 	tbh	[pc, r4, lsl #1]
 8001ffe:	01c3      	.short	0x01c3
 8002000:	00b50023 	.word	0x00b50023
 8002004:	02dc0147 	.word	0x02dc0147
 8002008:	015102dc 	.word	0x015102dc
 800200c:	0193017e 	.word	0x0193017e
 8002010:	01e801c6 	.word	0x01e801c6
 8002014:	021001f9 	.word	0x021001f9
 8002018:	02dc022d 	.word	0x02dc022d
 800201c:	02dc02dc 	.word	0x02dc02dc
 8002020:	01c302dc 	.word	0x01c302dc
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8002024:	230b      	movs	r3, #11
 8002026:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800202a:	f88d 300e 	strb.w	r3, [sp, #14]
    if (bNoError)
 800202e:	2800      	cmp	r0, #0
 8002030:	d0c6      	beq.n	8001fc0 <MCP_ReceivedFrame+0x4c>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
 8002032:	2300      	movs	r3, #0
 8002034:	461a      	mov	r2, r3
 8002036:	e9d5 040c 	ldrd	r0, r4, [r5, #48]	; 0x30
 800203a:	21f0      	movs	r1, #240	; 0xf0
 800203c:	47a0      	blx	r4
}
 800203e:	b00d      	add	sp, #52	; 0x34
 8002040:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8002044:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_SET;
 8002046:	2305      	movs	r3, #5
 8002048:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 800204c:	2988      	cmp	r1, #136	; 0x88
 800204e:	f200 82b8 	bhi.w	80025c2 <MCP_ReceivedFrame+0x64e>
 8002052:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002056:	02a1      	.short	0x02a1
 8002058:	02b602b6 	.word	0x02b602b6
 800205c:	02b6029a 	.word	0x02b6029a
 8002060:	02900290 	.word	0x02900290
 8002064:	02900290 	.word	0x02900290
 8002068:	02900290 	.word	0x02900290
 800206c:	02900290 	.word	0x02900290
 8002070:	02900290 	.word	0x02900290
 8002074:	02800290 	.word	0x02800290
 8002078:	02b60280 	.word	0x02b60280
 800207c:	029002b6 	.word	0x029002b6
 8002080:	02900290 	.word	0x02900290
 8002084:	02900290 	.word	0x02900290
 8002088:	02b602b6 	.word	0x02b602b6
 800208c:	027602b6 	.word	0x027602b6
 8002090:	02b6026c 	.word	0x02b6026c
 8002094:	02b602b6 	.word	0x02b602b6
 8002098:	02b602b6 	.word	0x02b602b6
 800209c:	02b602b6 	.word	0x02b602b6
 80020a0:	02b602b6 	.word	0x02b602b6
 80020a4:	02b602b6 	.word	0x02b602b6
 80020a8:	02b602b6 	.word	0x02b602b6
 80020ac:	02b602b6 	.word	0x02b602b6
 80020b0:	02b602b6 	.word	0x02b602b6
 80020b4:	02b602b6 	.word	0x02b602b6
 80020b8:	02b602b6 	.word	0x02b602b6
 80020bc:	02b602b6 	.word	0x02b602b6
 80020c0:	02b602b6 	.word	0x02b602b6
 80020c4:	02b602b6 	.word	0x02b602b6
 80020c8:	02b602b6 	.word	0x02b602b6
 80020cc:	02b602b6 	.word	0x02b602b6
 80020d0:	02b602b6 	.word	0x02b602b6
 80020d4:	02b602b6 	.word	0x02b602b6
 80020d8:	02b60290 	.word	0x02b60290
 80020dc:	02b602b6 	.word	0x02b602b6
 80020e0:	028002b6 	.word	0x028002b6
 80020e4:	02800280 	.word	0x02800280
 80020e8:	02b602b6 	.word	0x02b602b6
 80020ec:	02b602b6 	.word	0x02b602b6
 80020f0:	02b602b6 	.word	0x02b602b6
 80020f4:	02b60290 	.word	0x02b60290
 80020f8:	02b602b6 	.word	0x02b602b6
 80020fc:	02900290 	.word	0x02900290
 8002100:	02900290 	.word	0x02900290
 8002104:	02900290 	.word	0x02900290
 8002108:	02b60290 	.word	0x02b60290
 800210c:	02b60280 	.word	0x02b60280
 8002110:	02b602b6 	.word	0x02b602b6
 8002114:	02b602b6 	.word	0x02b602b6
 8002118:	02b60290 	.word	0x02b60290
 800211c:	029002b6 	.word	0x029002b6
 8002120:	02b60290 	.word	0x02b60290
 8002124:	02b602b6 	.word	0x02b602b6
 8002128:	02b602b6 	.word	0x02b602b6
 800212c:	02b602b6 	.word	0x02b602b6
 8002130:	02b602b6 	.word	0x02b602b6
 8002134:	02b602b6 	.word	0x02b602b6
 8002138:	02b602b6 	.word	0x02b602b6
 800213c:	029a02b6 	.word	0x029a02b6
 8002140:	02800280 	.word	0x02800280
 8002144:	02800280 	.word	0x02800280
 8002148:	02b60280 	.word	0x02b60280
 800214c:	02b602b6 	.word	0x02b602b6
 8002150:	02800280 	.word	0x02800280
 8002154:	02b602b6 	.word	0x02b602b6
 8002158:	02b602b6 	.word	0x02b602b6
 800215c:	02b602b6 	.word	0x02b602b6
 8002160:	029002b6 	.word	0x029002b6
 8002164:	02900290 	.word	0x02900290
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8002168:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_GET_WRITE_ONLY;
 800216a:	2303      	movs	r3, #3
 800216c:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 8002170:	2988      	cmp	r1, #136	; 0x88
 8002172:	f200 8107 	bhi.w	8002384 <MCP_ReceivedFrame+0x410>
 8002176:	e8df f011 	tbh	[pc, r1, lsl #1]
 800217a:	0191      	.short	0x0191
 800217c:	0191017f 	.word	0x0191017f
 8002180:	017f0191 	.word	0x017f0191
 8002184:	01c801c8 	.word	0x01c801c8
 8002188:	01c801c8 	.word	0x01c801c8
 800218c:	01c801c8 	.word	0x01c801c8
 8002190:	01c801c8 	.word	0x01c801c8
 8002194:	01c801c8 	.word	0x01c801c8
 8002198:	01c801c8 	.word	0x01c801c8
 800219c:	01c801c8 	.word	0x01c801c8
 80021a0:	01c801c8 	.word	0x01c801c8
 80021a4:	01c801c8 	.word	0x01c801c8
 80021a8:	01c801c8 	.word	0x01c801c8
 80021ac:	01c801c8 	.word	0x01c801c8
 80021b0:	01b701c8 	.word	0x01b701c8
 80021b4:	017f01a3 	.word	0x017f01a3
 80021b8:	01c801c8 	.word	0x01c801c8
 80021bc:	019101c8 	.word	0x019101c8
 80021c0:	01050105 	.word	0x01050105
 80021c4:	01050105 	.word	0x01050105
 80021c8:	01050105 	.word	0x01050105
 80021cc:	01050105 	.word	0x01050105
 80021d0:	01050105 	.word	0x01050105
 80021d4:	01050105 	.word	0x01050105
 80021d8:	01050105 	.word	0x01050105
 80021dc:	01050105 	.word	0x01050105
 80021e0:	01050105 	.word	0x01050105
 80021e4:	01050105 	.word	0x01050105
 80021e8:	01050105 	.word	0x01050105
 80021ec:	01050105 	.word	0x01050105
 80021f0:	01050105 	.word	0x01050105
 80021f4:	01050105 	.word	0x01050105
 80021f8:	01050105 	.word	0x01050105
 80021fc:	010501c8 	.word	0x010501c8
 8002200:	01050105 	.word	0x01050105
 8002204:	017f0105 	.word	0x017f0105
 8002208:	017f017f 	.word	0x017f017f
 800220c:	01c801c8 	.word	0x01c801c8
 8002210:	01c801c8 	.word	0x01c801c8
 8002214:	017f0191 	.word	0x017f0191
 8002218:	01c801c8 	.word	0x01c801c8
 800221c:	01c801c8 	.word	0x01c801c8
 8002220:	01c801c8 	.word	0x01c801c8
 8002224:	01c801c8 	.word	0x01c801c8
 8002228:	01c801c8 	.word	0x01c801c8
 800222c:	019101c8 	.word	0x019101c8
 8002230:	0105017f 	.word	0x0105017f
 8002234:	01c801c8 	.word	0x01c801c8
 8002238:	01c801c8 	.word	0x01c801c8
 800223c:	010501c8 	.word	0x010501c8
 8002240:	01c80105 	.word	0x01c80105
 8002244:	019101c8 	.word	0x019101c8
 8002248:	017f0191 	.word	0x017f0191
 800224c:	017f017f 	.word	0x017f017f
 8002250:	017f017f 	.word	0x017f017f
 8002254:	01c80191 	.word	0x01c80191
 8002258:	017f01c8 	.word	0x017f01c8
 800225c:	01c80105 	.word	0x01c80105
 8002260:	019101c8 	.word	0x019101c8
 8002264:	017f017f 	.word	0x017f017f
 8002268:	017f017f 	.word	0x017f017f
 800226c:	017f017f 	.word	0x017f017f
 8002270:	017f017f 	.word	0x017f017f
 8002274:	017f017f 	.word	0x017f017f
 8002278:	0191017f 	.word	0x0191017f
 800227c:	01910105 	.word	0x01910105
 8002280:	017f017f 	.word	0x017f017f
 8002284:	01c8017f 	.word	0x01c8017f
 8002288:	01c801c8 	.word	0x01c801c8
      bErrorCode = ERROR_CODE_WRONG_CMD;
 800228c:	2307      	movs	r3, #7
      uint8_t bCmdID = buffer[0];
 800228e:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_CMD;
 8002290:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 8002294:	4628      	mov	r0, r5
 8002296:	f001 f865 	bl	8003364 <UI_ExecCmd>
 800229a:	f88d 0009 	strb.w	r0, [sp, #9]
 800229e:	e6c6      	b.n	800202e <MCP_ReceivedFrame+0xba>
 80022a0:	ac04      	add	r4, sp, #16
 80022a2:	2100      	movs	r1, #0
 80022a4:	4620      	mov	r0, r4
 80022a6:	2220      	movs	r2, #32
 80022a8:	f005 f95a 	bl	8007560 <memset>
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 80022ac:	f8d5 60c0 	ldr.w	r6, [r5, #192]	; 0xc0
 80022b0:	f10d 0012 	add.w	r0, sp, #18
 80022b4:	1e71      	subs	r1, r6, #1
 80022b6:	2300      	movs	r3, #0
 80022b8:	e005      	b.n	80022c6 <MCP_ReceivedFrame+0x352>
 80022ba:	3301      	adds	r3, #1
 80022bc:	2b1d      	cmp	r3, #29
        outBuff[3+i] = pHandle->s_fwVer[i];
 80022be:	f800 2f01 	strb.w	r2, [r0, #1]!
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 80022c2:	f000 8182 	beq.w	80025ca <MCP_ReceivedFrame+0x656>
 80022c6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80022ca:	2a09      	cmp	r2, #9
 80022cc:	d1f5      	bne.n	80022ba <MCP_ReceivedFrame+0x346>
 80022ce:	1d5a      	adds	r2, r3, #5
 80022d0:	1dd9      	adds	r1, r3, #7
 80022d2:	3309      	adds	r3, #9
      outBuff[0] = pHandle->s_fwVer[i+5];
 80022d4:	5cb2      	ldrb	r2, [r6, r2]
 80022d6:	f88d 2010 	strb.w	r2, [sp, #16]
      outBuff[1] = pHandle->s_fwVer[i+7];
 80022da:	5c72      	ldrb	r2, [r6, r1]
 80022dc:	f88d 2011 	strb.w	r2, [sp, #17]
      outBuff[2] = pHandle->s_fwVer[i+9];
 80022e0:	5cf3      	ldrb	r3, [r6, r3]
 80022e2:	f88d 3012 	strb.w	r3, [sp, #18]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 80022e6:	4622      	mov	r2, r4
 80022e8:	2320      	movs	r3, #32
 80022ea:	e9d5 040c 	ldrd	r0, r4, [r5, #48]	; 0x30
 80022ee:	21f0      	movs	r1, #240	; 0xf0
 80022f0:	47a0      	blx	r4
      bNoError = true;
 80022f2:	2301      	movs	r3, #1
 80022f4:	f88d 3009 	strb.w	r3, [sp, #9]
 80022f8:	e69b      	b.n	8002032 <MCP_ReceivedFrame+0xbe>
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 80022fa:	7877      	ldrb	r7, [r6, #1]
 80022fc:	7833      	ldrb	r3, [r6, #0]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 80022fe:	7970      	ldrb	r0, [r6, #5]
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8002300:	78b4      	ldrb	r4, [r6, #2]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8002302:	7932      	ldrb	r2, [r6, #4]
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8002304:	78f1      	ldrb	r1, [r6, #3]
 8002306:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800230a:	eb03 4304 	add.w	r3, r3, r4, lsl #16
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 800230e:	eb02 2200 	add.w	r2, r2, r0, lsl #8
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 8002312:	eb03 6101 	add.w	r1, r3, r1, lsl #24
 8002316:	b292      	uxth	r2, r2
 8002318:	4628      	mov	r0, r5
 800231a:	f001 f861 	bl	80033e0 <UI_ExecSpeedRamp>
 800231e:	f88d 0009 	strb.w	r0, [sp, #9]
 8002322:	e684      	b.n	800202e <MCP_ReceivedFrame+0xba>
      UI_GetRevupData(&pHandle->_Super, buffer[0], &Durationms, &FinalMecSpeedUnit, &FinalTorque);
 8002324:	f10d 030e 	add.w	r3, sp, #14
 8002328:	7831      	ldrb	r1, [r6, #0]
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	f10d 020a 	add.w	r2, sp, #10
 8002330:	ab03      	add	r3, sp, #12
 8002332:	4628      	mov	r0, r5
 8002334:	f001 f870 	bl	8003418 <UI_GetRevupData>
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8002338:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
      outBuff[6] = (uint8_t)(Durationms);
 800233c:	f8bd 000a 	ldrh.w	r0, [sp, #10]
      outBuff[4] = (uint8_t)(FinalTorque);
 8002340:	f9bd 100e 	ldrsh.w	r1, [sp, #14]
 8002344:	f88d 1014 	strb.w	r1, [sp, #20]
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8002348:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800234c:	005b      	lsls	r3, r3, #1
      outBuff[0] = (uint8_t)(rpm);
 800234e:	2200      	movs	r2, #0
      outBuff[1] = (uint8_t)(rpm >> 8);
 8002350:	121c      	asrs	r4, r3, #8
      outBuff[0] = (uint8_t)(rpm);
 8002352:	f363 0207 	bfi	r2, r3, #0, #8
 8002356:	f364 220f 	bfi	r2, r4, #8, #8
      outBuff[2] = (uint8_t)(rpm >> 16);
 800235a:	141c      	asrs	r4, r3, #16
      outBuff[0] = (uint8_t)(rpm);
 800235c:	f364 4217 	bfi	r2, r4, #16, #8
      outBuff[3] = (uint8_t)(rpm >> 24);
 8002360:	161b      	asrs	r3, r3, #24
      outBuff[0] = (uint8_t)(rpm);
 8002362:	f363 621f 	bfi	r2, r3, #24, #8
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 8002366:	1209      	asrs	r1, r1, #8
      outBuff[7] = (uint8_t)(Durationms >> 8);
 8002368:	0a03      	lsrs	r3, r0, #8
      outBuff[0] = (uint8_t)(rpm);
 800236a:	9204      	str	r2, [sp, #16]
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 800236c:	f88d 1015 	strb.w	r1, [sp, #21]
      outBuff[6] = (uint8_t)(Durationms);
 8002370:	f88d 0016 	strb.w	r0, [sp, #22]
      outBuff[7] = (uint8_t)(Durationms >> 8);
 8002374:	f88d 3017 	strb.w	r3, [sp, #23]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8002378:	e9d5 040c 	ldrd	r0, r4, [r5, #48]	; 0x30
 800237c:	2308      	movs	r3, #8
 800237e:	aa04      	add	r2, sp, #16
 8002380:	21f0      	movs	r1, #240	; 0xf0
 8002382:	47a0      	blx	r4
 8002384:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002388:	e651      	b.n	800202e <MCP_ReceivedFrame+0xba>
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 800238a:	78b1      	ldrb	r1, [r6, #2]
 800238c:	7873      	ldrb	r3, [r6, #1]
 800238e:	78f2      	ldrb	r2, [r6, #3]
 8002390:	7934      	ldrb	r4, [r6, #4]
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8002392:	7970      	ldrb	r0, [r6, #5]
      hDurationms = buffer[7] + (buffer[8] << 8);
 8002394:	7a37      	ldrb	r7, [r6, #8]
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8002396:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800239a:	eb03 4302 	add.w	r3, r3, r2, lsl #16
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 800239e:	4a8d      	ldr	r2, [pc, #564]	; (80025d4 <MCP_ReceivedFrame+0x660>)
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 80023a0:	79b1      	ldrb	r1, [r6, #6]
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 80023a2:	eb03 6304 	add.w	r3, r3, r4, lsl #24
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 80023a6:	fb82 4203 	smull	r4, r2, r2, r3
      hDurationms = buffer[7] + (buffer[8] << 8);
 80023aa:	79f4      	ldrb	r4, [r6, #7]
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 80023ac:	eb00 2001 	add.w	r0, r0, r1, lsl #8
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 80023b0:	eba2 73e3 	sub.w	r3, r2, r3, asr #31
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 80023b4:	b200      	sxth	r0, r0
      hDurationms = buffer[7] + (buffer[8] << 8);
 80023b6:	eb04 2207 	add.w	r2, r4, r7, lsl #8
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 80023ba:	7831      	ldrb	r1, [r6, #0]
 80023bc:	9000      	str	r0, [sp, #0]
 80023be:	b21b      	sxth	r3, r3
 80023c0:	b292      	uxth	r2, r2
 80023c2:	4628      	mov	r0, r5
 80023c4:	f001 f846 	bl	8003454 <UI_SetRevupData>
 80023c8:	f88d 0009 	strb.w	r0, [sp, #9]
 80023cc:	e62f      	b.n	800202e <MCP_ReceivedFrame+0xba>
      hIdRef = buffer[2] + (buffer[3] << 8);
 80023ce:	78f0      	ldrb	r0, [r6, #3]
      hIqRef = buffer[0] + (buffer[1] << 8);
 80023d0:	7873      	ldrb	r3, [r6, #1]
      hIdRef = buffer[2] + (buffer[3] << 8);
 80023d2:	78b2      	ldrb	r2, [r6, #2]
      hIqRef = buffer[0] + (buffer[1] << 8);
 80023d4:	7831      	ldrb	r1, [r6, #0]
      hIdRef = buffer[2] + (buffer[3] << 8);
 80023d6:	eb02 2200 	add.w	r2, r2, r0, lsl #8
      hIqRef = buffer[0] + (buffer[1] << 8);
 80023da:	eb01 2103 	add.w	r1, r1, r3, lsl #8
      UI_SetCurrentReferences(&pHandle->_Super, hIqRef, hIdRef);
 80023de:	b212      	sxth	r2, r2
 80023e0:	b209      	sxth	r1, r1
 80023e2:	4628      	mov	r0, r5
 80023e4:	f001 f850 	bl	8003488 <UI_SetCurrentReferences>
      bNoError = true;
 80023e8:	2301      	movs	r3, #1
 80023ea:	f88d 3009 	strb.w	r3, [sp, #9]
 80023ee:	e620      	b.n	8002032 <MCP_ReceivedFrame+0xbe>
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 80023f0:	4c79      	ldr	r4, [pc, #484]	; (80025d8 <MCP_ReceivedFrame+0x664>)
      stepList.data = buffer;
 80023f2:	9604      	str	r6, [sp, #16]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 80023f4:	230c      	movs	r3, #12
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 80023f6:	4621      	mov	r1, r4
 80023f8:	a804      	add	r0, sp, #16
      stepList.len = Size;
 80023fa:	f88d 9014 	strb.w	r9, [sp, #20]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 80023fe:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8002402:	f001 f84f 	bl	80034a4 <UI_GetMPInfo>
 8002406:	f88d 0009 	strb.w	r0, [sp, #9]
      if (bNoError)
 800240a:	2800      	cmp	r0, #0
 800240c:	f43f add8 	beq.w	8001fc0 <MCP_ReceivedFrame+0x4c>
        pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MPInfo.data, MPInfo.len);
 8002410:	e9d5 060c 	ldrd	r0, r6, [r5, #48]	; 0x30
 8002414:	7923      	ldrb	r3, [r4, #4]
 8002416:	6822      	ldr	r2, [r4, #0]
 8002418:	21f0      	movs	r1, #240	; 0xf0
 800241a:	47b0      	blx	r6
 800241c:	e5d7      	b.n	8001fce <MCP_ReceivedFrame+0x5a>
 800241e:	f8d5 20c0 	ldr.w	r2, [r5, #192]	; 0xc0
 8002422:	ac04      	add	r4, sp, #16
 8002424:	3a01      	subs	r2, #1
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8002426:	4623      	mov	r3, r4
 8002428:	ae0c      	add	r6, sp, #48	; 0x30
 800242a:	e004      	b.n	8002436 <MCP_ReceivedFrame+0x4c2>
        outBuff[i] = pHandle->s_fwVer[i];
 800242c:	f803 1b01 	strb.w	r1, [r3], #1
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8002430:	429e      	cmp	r6, r3
 8002432:	f43f af58 	beq.w	80022e6 <MCP_ReceivedFrame+0x372>
 8002436:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800243a:	1b18      	subs	r0, r3, r4
 800243c:	b2c0      	uxtb	r0, r0
 800243e:	2900      	cmp	r1, #0
 8002440:	d1f4      	bne.n	800242c <MCP_ReceivedFrame+0x4b8>
      for (; i < 32; i++)
 8002442:	281f      	cmp	r0, #31
 8002444:	f63f af4f 	bhi.w	80022e6 <MCP_ReceivedFrame+0x372>
        outBuff[i] = 0;
 8002448:	f1c0 021f 	rsb	r2, r0, #31
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	3201      	adds	r2, #1
 8002450:	4420      	add	r0, r4
 8002452:	f005 f885 	bl	8007560 <memset>
 8002456:	e746      	b.n	80022e6 <MCP_ReceivedFrame+0x372>
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8002458:	7970      	ldrb	r0, [r6, #5]
 800245a:	7932      	ldrb	r2, [r6, #4]
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 800245c:	7873      	ldrb	r3, [r6, #1]
 800245e:	7831      	ldrb	r1, [r6, #0]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8002460:	eb02 2200 	add.w	r2, r2, r0, lsl #8
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8002464:	eb01 2103 	add.w	r1, r1, r3, lsl #8
      bNoError = UI_ExecTorqueRamp(&pHandle->_Super, torque,duration);
 8002468:	b292      	uxth	r2, r2
 800246a:	b209      	sxth	r1, r1
 800246c:	4628      	mov	r0, r5
 800246e:	f000 ffc9 	bl	8003404 <UI_ExecTorqueRamp>
 8002472:	f88d 0009 	strb.w	r0, [sp, #9]
 8002476:	e5da      	b.n	800202e <MCP_ReceivedFrame+0xba>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8002478:	f10d 0209 	add.w	r2, sp, #9
 800247c:	4628      	mov	r0, r5
 800247e:	f001 f825 	bl	80034cc <UI_GetReg>
          if ( bNoError == true )
 8002482:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8002486:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8002488:	2b00      	cmp	r3, #0
 800248a:	f43f ad99 	beq.w	8001fc0 <MCP_ReceivedFrame+0x4c>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 800248e:	e9d5 040c 	ldrd	r0, r4, [r5, #48]	; 0x30
 8002492:	2304      	movs	r3, #4
 8002494:	aa04      	add	r2, sp, #16
 8002496:	21f0      	movs	r1, #240	; 0xf0
 8002498:	47a0      	blx	r4
 800249a:	e598      	b.n	8001fce <MCP_ReceivedFrame+0x5a>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 800249c:	f10d 0209 	add.w	r2, sp, #9
 80024a0:	4628      	mov	r0, r5
 80024a2:	f001 f813 	bl	80034cc <UI_GetReg>
           if ( bNoError == true )
 80024a6:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 80024aa:	9004      	str	r0, [sp, #16]
           if ( bNoError == true )
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f43f ad87 	beq.w	8001fc0 <MCP_ReceivedFrame+0x4c>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 80024b2:	e9d5 040c 	ldrd	r0, r4, [r5, #48]	; 0x30
 80024b6:	2301      	movs	r3, #1
 80024b8:	aa04      	add	r2, sp, #16
 80024ba:	21f0      	movs	r1, #240	; 0xf0
 80024bc:	47a0      	blx	r4
 80024be:	e586      	b.n	8001fce <MCP_ReceivedFrame+0x5a>
          if (pHandle->pDAC)
 80024c0:	f8d5 00c4 	ldr.w	r0, [r5, #196]	; 0xc4
 80024c4:	2800      	cmp	r0, #0
 80024c6:	f43f af5d 	beq.w	8002384 <MCP_ReceivedFrame+0x410>
            MC_Protocol_REG_t value = UI_GetDAC(&pHandle->pDAC->_Super, DAC_CH1);
 80024ca:	2101      	movs	r1, #1
 80024cc:	f000 fff8 	bl	80034c0 <UI_GetDAC>
 80024d0:	aa0c      	add	r2, sp, #48	; 0x30
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 80024d2:	2301      	movs	r3, #1
            MC_Protocol_REG_t value = UI_GetDAC(&pHandle->pDAC->_Super, DAC_CH1);
 80024d4:	f802 0d20 	strb.w	r0, [r2, #-32]!
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 80024d8:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 80024da:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80024dc:	21f0      	movs	r1, #240	; 0xf0
 80024de:	47a0      	blx	r4
            bNoError = true;
 80024e0:	2301      	movs	r3, #1
 80024e2:	f88d 3009 	strb.w	r3, [sp, #9]
 80024e6:	e5a4      	b.n	8002032 <MCP_ReceivedFrame+0xbe>
          if (pHandle->pDAC)
 80024e8:	f8d5 00c4 	ldr.w	r0, [r5, #196]	; 0xc4
 80024ec:	2800      	cmp	r0, #0
 80024ee:	f43f af49 	beq.w	8002384 <MCP_ReceivedFrame+0x410>
            MC_Protocol_REG_t value = UI_GetDAC(&pHandle->pDAC->_Super, DAC_CH0);
 80024f2:	2100      	movs	r1, #0
 80024f4:	f000 ffe4 	bl	80034c0 <UI_GetDAC>
 80024f8:	aa0c      	add	r2, sp, #48	; 0x30
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 80024fa:	6b6c      	ldr	r4, [r5, #52]	; 0x34
            MC_Protocol_REG_t value = UI_GetDAC(&pHandle->pDAC->_Super, DAC_CH0);
 80024fc:	f802 0d20 	strb.w	r0, [r2, #-32]!
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 8002500:	2301      	movs	r3, #1
 8002502:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8002504:	21f0      	movs	r1, #240	; 0xf0
 8002506:	47a0      	blx	r4
 8002508:	e561      	b.n	8001fce <MCP_ReceivedFrame+0x5a>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 800250a:	f10d 0209 	add.w	r2, sp, #9
 800250e:	4628      	mov	r0, r5
 8002510:	f000 ffdc 	bl	80034cc <UI_GetReg>
          if ( bNoError == true )
 8002514:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8002518:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 800251a:	2b00      	cmp	r3, #0
 800251c:	f43f ad50 	beq.w	8001fc0 <MCP_ReceivedFrame+0x4c>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 2);
 8002520:	e9d5 040c 	ldrd	r0, r4, [r5, #48]	; 0x30
 8002524:	2302      	movs	r3, #2
 8002526:	aa04      	add	r2, sp, #16
 8002528:	21f0      	movs	r1, #240	; 0xf0
 800252a:	47a0      	blx	r4
 800252c:	e54f      	b.n	8001fce <MCP_ReceivedFrame+0x5a>
          UI_SetDAC(&pHandle->pDAC->_Super, DAC_CH1, (MC_Protocol_REG_t)(buffer[1]));
 800252e:	7872      	ldrb	r2, [r6, #1]
 8002530:	f8d5 00c4 	ldr.w	r0, [r5, #196]	; 0xc4
 8002534:	2101      	movs	r1, #1
 8002536:	f000 ffbf 	bl	80034b8 <UI_SetDAC>
          bNoError = true; /* No check inside class return always true*/
 800253a:	2301      	movs	r3, #1
 800253c:	f88d 3009 	strb.w	r3, [sp, #9]
 8002540:	e577      	b.n	8002032 <MCP_ReceivedFrame+0xbe>
          UI_SetDAC(&pHandle->pDAC->_Super, DAC_CH0, (MC_Protocol_REG_t)(buffer[1]));
 8002542:	7872      	ldrb	r2, [r6, #1]
 8002544:	f8d5 00c4 	ldr.w	r0, [r5, #196]	; 0xc4
 8002548:	2100      	movs	r1, #0
 800254a:	f000 ffb5 	bl	80034b8 <UI_SetDAC>
          bNoError = true; /* No check inside class return always true*/
 800254e:	2301      	movs	r3, #1
 8002550:	f88d 3009 	strb.w	r3, [sp, #9]
 8002554:	e56d      	b.n	8002032 <MCP_ReceivedFrame+0xbe>
          int32_t wValue = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8002556:	78b4      	ldrb	r4, [r6, #2]
 8002558:	7873      	ldrb	r3, [r6, #1]
 800255a:	78f0      	ldrb	r0, [r6, #3]
 800255c:	7932      	ldrb	r2, [r6, #4]
 800255e:	eb03 2304 	add.w	r3, r3, r4, lsl #8
 8002562:	eb03 4300 	add.w	r3, r3, r0, lsl #16
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8002566:	eb03 6202 	add.w	r2, r3, r2, lsl #24
 800256a:	4628      	mov	r0, r5
 800256c:	f000 fd8a 	bl	8003084 <UI_SetReg>
 8002570:	f88d 0009 	strb.w	r0, [sp, #9]
 8002574:	e55b      	b.n	800202e <MCP_ReceivedFrame+0xba>
          int32_t wValue = buffer[1] + (buffer[2] << 8);
 8002576:	78b2      	ldrb	r2, [r6, #2]
 8002578:	7873      	ldrb	r3, [r6, #1]
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 800257a:	4628      	mov	r0, r5
 800257c:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8002580:	f000 fd80 	bl	8003084 <UI_SetReg>
 8002584:	f88d 0009 	strb.w	r0, [sp, #9]
 8002588:	e551      	b.n	800202e <MCP_ReceivedFrame+0xba>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, (int32_t)(buffer[1]));
 800258a:	7872      	ldrb	r2, [r6, #1]
 800258c:	4628      	mov	r0, r5
 800258e:	f000 fd79 	bl	8003084 <UI_SetReg>
 8002592:	f88d 0009 	strb.w	r0, [sp, #9]
 8002596:	e54a      	b.n	800202e <MCP_ReceivedFrame+0xba>
          int32_t wValue = (int32_t)(buffer[1]);
 8002598:	7874      	ldrb	r4, [r6, #1]
          UI_SetReg(&pHandle->pDAC->_Super, bRegID, wValue);
 800259a:	f8d5 00c4 	ldr.w	r0, [r5, #196]	; 0xc4
 800259e:	4622      	mov	r2, r4
 80025a0:	2100      	movs	r1, #0
 80025a2:	f000 fd6f 	bl	8003084 <UI_SetReg>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 80025a6:	4622      	mov	r2, r4
 80025a8:	2100      	movs	r1, #0
 80025aa:	4628      	mov	r0, r5
 80025ac:	f000 fd6a 	bl	8003084 <UI_SetReg>
 80025b0:	f88d 0009 	strb.w	r0, [sp, #9]
 80025b4:	e53b      	b.n	800202e <MCP_ReceivedFrame+0xba>
      bErrorCode = ERROR_BAD_FRAME_ID;
 80025b6:	2301      	movs	r3, #1
 80025b8:	f89d 0009 	ldrb.w	r0, [sp, #9]
 80025bc:	f88d 300e 	strb.w	r3, [sp, #14]
 80025c0:	e535      	b.n	800202e <MCP_ReceivedFrame+0xba>
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 80025c2:	2302      	movs	r3, #2
 80025c4:	f88d 300e 	strb.w	r3, [sp, #14]
 80025c8:	e6dc      	b.n	8002384 <MCP_ReceivedFrame+0x410>
 80025ca:	2326      	movs	r3, #38	; 0x26
 80025cc:	2124      	movs	r1, #36	; 0x24
 80025ce:	2222      	movs	r2, #34	; 0x22
 80025d0:	e680      	b.n	80022d4 <MCP_ReceivedFrame+0x360>
 80025d2:	bf00      	nop
 80025d4:	2aaaaaab 	.word	0x2aaaaaab
 80025d8:	20000790 	.word	0x20000790

080025dc <MCP_WaitNextFrame>:
{
 80025dc:	b510      	push	{r4, lr}
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 80025de:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
{
 80025e0:	4604      	mov	r4, r0
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 80025e2:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80025e4:	4798      	blx	r3
  pHandle->BufferSize = FCP_MAX_PAYLOAD_SIZE;
 80025e6:	2380      	movs	r3, #128	; 0x80
 80025e8:	f884 30c8 	strb.w	r3, [r4, #200]	; 0xc8
  pHandle->fFcpReceive(pHandle->pFCP);
 80025ec:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80025ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
}
 80025f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pHandle->fFcpReceive(pHandle->pFCP);
 80025f4:	4718      	bx	r3
 80025f6:	bf00      	nop

080025f8 <MCP_Init>:
{
 80025f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025fa:	b083      	sub	sp, #12
 80025fc:	4604      	mov	r4, r0
 80025fe:	461e      	mov	r6, r3
  pHandle->pDAC = pDAC;
 8002600:	9b09      	ldr	r3, [sp, #36]	; 0x24
  pHandle->pFCP = pFCP;
 8002602:	6301      	str	r1, [r0, #48]	; 0x30
  FCP_SetClient( pFCP, pHandle,
 8002604:	4f0b      	ldr	r7, [pc, #44]	; (8002634 <MCP_Init+0x3c>)
  pHandle->pDAC = pDAC;
 8002606:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
  pHandle->s_fwVer = s_fwVer;
 800260a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800260c:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
  FCP_SetClient( pFCP, pHandle,
 8002610:	4608      	mov	r0, r1
{
 8002612:	4615      	mov	r5, r2
  FCP_SetClient( pFCP, pHandle,
 8002614:	4621      	mov	r1, r4
 8002616:	9700      	str	r7, [sp, #0]
 8002618:	4b07      	ldr	r3, [pc, #28]	; (8002638 <MCP_Init+0x40>)
{
 800261a:	9f08      	ldr	r7, [sp, #32]
  FCP_SetClient( pFCP, pHandle,
 800261c:	4a07      	ldr	r2, [pc, #28]	; (800263c <MCP_Init+0x44>)
 800261e:	f003 f87d 	bl	800571c <FCP_SetClient>
  pHandle->fFcpReceive = fFcpReceive;
 8002622:	e9c4 560d 	strd	r5, r6, [r4, #52]	; 0x34
  pHandle->fFcpAbortReceive = fFcpAbortReceive;
 8002626:	63e7      	str	r7, [r4, #60]	; 0x3c
  MCP_WaitNextFrame(pHandle);
 8002628:	4620      	mov	r0, r4
 800262a:	f7ff ffd7 	bl	80025dc <MCP_WaitNextFrame>
}
 800262e:	b003      	add	sp, #12
 8002630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002632:	bf00      	nop
 8002634:	08002641 	.word	0x08002641
 8002638:	08001f75 	.word	0x08001f75
 800263c:	08002649 	.word	0x08002649

08002640 <MCP_OnTimeOut>:
{
 8002640:	b508      	push	{r3, lr}
     MCP_WaitNextFrame(pHandle);
 8002642:	f7ff ffcb 	bl	80025dc <MCP_WaitNextFrame>
}
 8002646:	bd08      	pop	{r3, pc}

08002648 <MCP_SentFrame>:
{
 8002648:	b508      	push	{r3, lr}
    MCP_WaitNextFrame(pHandle);
 800264a:	f7ff ffc7 	bl	80025dc <MCP_WaitNextFrame>
}
 800264e:	bd08      	pop	{r3, pc}

08002650 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002650:	b530      	push	{r4, r5, lr}
 8002652:	b083      	sub	sp, #12
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8002654:	f001 ffa6 	bl	80045a4 <HAL_RCC_GetHCLKFreq>
 8002658:	4b0b      	ldr	r3, [pc, #44]	; (8002688 <MX_MotorControl_Init+0x38>)
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI,pMCT);
 800265a:	4d0c      	ldr	r5, [pc, #48]	; (800268c <MX_MotorControl_Init+0x3c>)
 800265c:	4c0c      	ldr	r4, [pc, #48]	; (8002690 <MX_MotorControl_Init+0x40>)
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 800265e:	fba3 3000 	umull	r3, r0, r3, r0
 8002662:	09c0      	lsrs	r0, r0, #7
 8002664:	f001 fd72 	bl	800414c <HAL_SYSTICK_Config>
  MCboot(pMCI,pMCT);
 8002668:	4629      	mov	r1, r5
 800266a:	4620      	mov	r0, r4
 800266c:	f7ff f8b4 	bl	80017d8 <MCboot>
  mc_lock_pins();
 8002670:	f7ff fbcc 	bl	8001e0c <mc_lock_pins>

  /* Initialize the MC User Interface */
  UI_TaskInit(wConfig,NBR_OF_MOTORS,pMCI,pMCT,s_fwVer);
 8002674:	4b07      	ldr	r3, [pc, #28]	; (8002694 <MX_MotorControl_Init+0x44>)
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	4622      	mov	r2, r4
 800267a:	462b      	mov	r3, r5
 800267c:	2101      	movs	r1, #1
 800267e:	4806      	ldr	r0, [pc, #24]	; (8002698 <MX_MotorControl_Init+0x48>)
 8002680:	f000 fc3c 	bl	8002efc <UI_TaskInit>
}
 8002684:	b003      	add	sp, #12
 8002686:	bd30      	pop	{r4, r5, pc}
 8002688:	10624dd3 	.word	0x10624dd3
 800268c:	20000a00 	.word	0x20000a00
 8002690:	200009fc 	.word	0x200009fc
 8002694:	08007fcc 	.word	0x08007fcc
 8002698:	200006f4 	.word	0x200006f4

0800269c <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800269c:	4a5b      	ldr	r2, [pc, #364]	; (800280c <RCM_RegisterRegConv+0x170>)
 800269e:	6813      	ldr	r3, [r2, #0]
{
 80026a0:	b4f0      	push	{r4, r5, r6, r7}
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d079      	beq.n	800279a <RCM_RegisterRegConv+0xfe>
        handle = i; /* First location available, but still looping to check that this config does not already exist*/
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (  RCM_handle_array [i] != 0 )
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80026a6:	7919      	ldrb	r1, [r3, #4]
 80026a8:	7904      	ldrb	r4, [r0, #4]
 80026aa:	42a1      	cmp	r1, r4
 80026ac:	d01e      	beq.n	80026ec <RCM_RegisterRegConv+0x50>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80026ae:	6851      	ldr	r1, [r2, #4]
 80026b0:	2900      	cmp	r1, #0
 80026b2:	f000 8085 	beq.w	80027c0 <RCM_RegisterRegConv+0x124>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80026b6:	790d      	ldrb	r5, [r1, #4]
 80026b8:	42ac      	cmp	r4, r5
  uint8_t handle=255;
 80026ba:	f04f 03ff 	mov.w	r3, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80026be:	d073      	beq.n	80027a8 <RCM_RegisterRegConv+0x10c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80026c0:	6895      	ldr	r5, [r2, #8]
 80026c2:	2d00      	cmp	r5, #0
 80026c4:	f000 8093 	beq.w	80027ee <RCM_RegisterRegConv+0x152>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80026c8:	7929      	ldrb	r1, [r5, #4]
 80026ca:	42a1      	cmp	r1, r4
 80026cc:	d072      	beq.n	80027b4 <RCM_RegisterRegConv+0x118>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80026ce:	68d1      	ldr	r1, [r2, #12]
 80026d0:	2900      	cmp	r1, #0
 80026d2:	f000 8087 	beq.w	80027e4 <RCM_RegisterRegConv+0x148>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80026d6:	790d      	ldrb	r5, [r1, #4]
 80026d8:	42a5      	cmp	r5, r4
 80026da:	d07c      	beq.n	80027d6 <RCM_RegisterRegConv+0x13a>
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
          }
      }
      i++;
    }
    if (handle < RCM_MAX_CONV )
 80026dc:	2b03      	cmp	r3, #3
 80026de:	bf88      	it	hi
 80026e0:	23ff      	movhi	r3, #255	; 0xff
 80026e2:	f240 8089 	bls.w	80027f8 <RCM_RegisterRegConv+0x15c>
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	bcf0      	pop	{r4, r5, r6, r7}
 80026ea:	4770      	bx	lr
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	6801      	ldr	r1, [r0, #0]
 80026f0:	4299      	cmp	r1, r3
 80026f2:	d1dc      	bne.n	80026ae <RCM_RegisterRegConv+0x12>
  uint8_t i=0;
 80026f4:	2300      	movs	r3, #0
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 80026f6:	688c      	ldr	r4, [r1, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 80026f8:	4d45      	ldr	r5, [pc, #276]	; (8002810 <RCM_RegisterRegConv+0x174>)
      RCM_handle_array [handle] = regConv;
 80026fa:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 80026fe:	2200      	movs	r2, #0
 8002700:	f845 2033 	str.w	r2, [r5, r3, lsl #3]
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 8002704:	07e2      	lsls	r2, r4, #31
 8002706:	d411      	bmi.n	800272c <RCM_RegisterRegConv+0x90>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8002708:	684a      	ldr	r2, [r1, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 800270a:	f06f 0402 	mvn.w	r4, #2
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 800270e:	f022 0220 	bic.w	r2, r2, #32
 8002712:	604a      	str	r2, [r1, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8002714:	600c      	str	r4, [r1, #0]
{
  /* Note: on this STM32 serie, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8002716:	684a      	ldr	r2, [r1, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8002718:	f06f 0404 	mvn.w	r4, #4
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 800271c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002720:	604a      	str	r2, [r1, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8002722:	600c      	str	r4, [r1, #0]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8002724:	688a      	ldr	r2, [r1, #8]
 8002726:	f042 0201 	orr.w	r2, r2, #1
 800272a:	608a      	str	r2, [r1, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800272c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800272e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002732:	62ca      	str	r2, [r1, #44]	; 0x2c
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8002734:	7902      	ldrb	r2, [r0, #4]
 8002736:	eb02 0442 	add.w	r4, r2, r2, lsl #1
 800273a:	2a09      	cmp	r2, #9
 800273c:	bf94      	ite	ls
 800273e:	f042 7200 	orrls.w	r2, r2, #33554432	; 0x2000000
 8002742:	3c1e      	subhi	r4, #30
 8002744:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002748:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 800274c:	fa97 f7a7 	rbit	r7, r7
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8002750:	fab7 f487 	clz	r4, r7
 8002754:	f002 7700 	and.w	r7, r2, #33554432	; 0x2000000
 8002758:	40e7      	lsrs	r7, r4
 800275a:	310c      	adds	r1, #12
  MODIFY_REG(*preg,
 800275c:	f002 72f8 	and.w	r2, r2, #32505856	; 0x1f00000
 8002760:	f851 5027 	ldr.w	r5, [r1, r7, lsl #2]
 8002764:	f04f 74f8 	mov.w	r4, #32505856	; 0x1f00000
 8002768:	fa94 f6a4 	rbit	r6, r4
 800276c:	fab6 f686 	clz	r6, r6
 8002770:	fa94 f4a4 	rbit	r4, r4
 8002774:	f04f 0c07 	mov.w	ip, #7
 8002778:	fab4 f484 	clz	r4, r4
 800277c:	fa22 f606 	lsr.w	r6, r2, r6
 8002780:	6880      	ldr	r0, [r0, #8]
 8002782:	40e2      	lsrs	r2, r4
 8002784:	fa0c f606 	lsl.w	r6, ip, r6
 8002788:	4090      	lsls	r0, r2
 800278a:	ea25 0206 	bic.w	r2, r5, r6
 800278e:	4302      	orrs	r2, r0
 8002790:	f841 2027 	str.w	r2, [r1, r7, lsl #2]
}
 8002794:	4618      	mov	r0, r3
 8002796:	bcf0      	pop	{r4, r5, r6, r7}
 8002798:	4770      	bx	lr
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800279a:	6851      	ldr	r1, [r2, #4]
 800279c:	2900      	cmp	r1, #0
 800279e:	d02d      	beq.n	80027fc <RCM_RegisterRegConv+0x160>
 80027a0:	7904      	ldrb	r4, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80027a2:	790d      	ldrb	r5, [r1, #4]
 80027a4:	42ac      	cmp	r4, r5
 80027a6:	d18b      	bne.n	80026c0 <RCM_RegisterRegConv+0x24>
 80027a8:	680d      	ldr	r5, [r1, #0]
 80027aa:	6801      	ldr	r1, [r0, #0]
 80027ac:	428d      	cmp	r5, r1
 80027ae:	d187      	bne.n	80026c0 <RCM_RegisterRegConv+0x24>
 80027b0:	2301      	movs	r3, #1
 80027b2:	e7a0      	b.n	80026f6 <RCM_RegisterRegConv+0x5a>
 80027b4:	682d      	ldr	r5, [r5, #0]
 80027b6:	6801      	ldr	r1, [r0, #0]
 80027b8:	428d      	cmp	r5, r1
 80027ba:	d188      	bne.n	80026ce <RCM_RegisterRegConv+0x32>
      i++;
 80027bc:	2302      	movs	r3, #2
 80027be:	e79a      	b.n	80026f6 <RCM_RegisterRegConv+0x5a>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80027c0:	6895      	ldr	r5, [r2, #8]
      i++;
 80027c2:	2301      	movs	r3, #1
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80027c4:	2d00      	cmp	r5, #0
 80027c6:	f47f af7f 	bne.w	80026c8 <RCM_RegisterRegConv+0x2c>
 80027ca:	68d1      	ldr	r1, [r2, #12]
 80027cc:	b1a1      	cbz	r1, 80027f8 <RCM_RegisterRegConv+0x15c>
 80027ce:	7904      	ldrb	r4, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80027d0:	790d      	ldrb	r5, [r1, #4]
 80027d2:	42a5      	cmp	r5, r4
 80027d4:	d182      	bne.n	80026dc <RCM_RegisterRegConv+0x40>
 80027d6:	680c      	ldr	r4, [r1, #0]
 80027d8:	6801      	ldr	r1, [r0, #0]
 80027da:	428c      	cmp	r4, r1
 80027dc:	f47f af7e 	bne.w	80026dc <RCM_RegisterRegConv+0x40>
      i++;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e788      	b.n	80026f6 <RCM_RegisterRegConv+0x5a>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80027e4:	2b04      	cmp	r3, #4
 80027e6:	f67f af79 	bls.w	80026dc <RCM_RegisterRegConv+0x40>
 80027ea:	6801      	ldr	r1, [r0, #0]
 80027ec:	e7f8      	b.n	80027e0 <RCM_RegisterRegConv+0x144>
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	bf8c      	ite	hi
 80027f2:	2302      	movhi	r3, #2
 80027f4:	2300      	movls	r3, #0
 80027f6:	e7e8      	b.n	80027ca <RCM_RegisterRegConv+0x12e>
 80027f8:	6801      	ldr	r1, [r0, #0]
 80027fa:	e77c      	b.n	80026f6 <RCM_RegisterRegConv+0x5a>
 80027fc:	6895      	ldr	r5, [r2, #8]
 80027fe:	b115      	cbz	r5, 8002806 <RCM_RegisterRegConv+0x16a>
 8002800:	460b      	mov	r3, r1
 8002802:	7904      	ldrb	r4, [r0, #4]
 8002804:	e760      	b.n	80026c8 <RCM_RegisterRegConv+0x2c>
 8002806:	462b      	mov	r3, r5
 8002808:	e7df      	b.n	80027ca <RCM_RegisterRegConv+0x12e>
 800280a:	bf00      	nop
 800280c:	20000a2c 	.word	0x20000a2c
 8002810:	20000a08 	.word	0x20000a08

08002814 <RCM_ExecRegularConv>:
 * There is no issue to execute regular conversion asynchronously.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (uint8_t handle)
{
 8002814:	b430      	push	{r4, r5}
  uint16_t retVal;

  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002816:	4b18      	ldr	r3, [pc, #96]	; (8002878 <RCM_ExecRegularConv+0x64>)
 8002818:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800281c:	7913      	ldrb	r3, [r2, #4]
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8002824:	2b09      	cmp	r3, #9
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002826:	bf8c      	ite	hi
 8002828:	391e      	subhi	r1, #30
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 800282a:	f043 7300 	orrls.w	r3, r3, #33554432	; 0x2000000
 800282e:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 8002832:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002836:	fa91 f1a1 	rbit	r1, r1
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 800283a:	f44f 7500 	mov.w	r5, #512	; 0x200
 800283e:	fab1 f181 	clz	r1, r1
 8002842:	40cd      	lsrs	r5, r1
 8002844:	f102 042c 	add.w	r4, r2, #44	; 0x2c
  MODIFY_REG(*preg,
 8002848:	f003 031f 	and.w	r3, r3, #31
 800284c:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8002850:	f020 001f 	bic.w	r0, r0, #31
 8002854:	4303      	orrs	r3, r0

  LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );

  /* Bit banding access equivalent to LL_ADC_REG_StartConversionSWStart */
  BB_REG_BIT_SET ( &RCM_handle_array[handle]->regADC->CR2, ADC_CR2_SWSTART_Pos );
 8002856:	0151      	lsls	r1, r2, #5
 8002858:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
 800285c:	f101 4184 	add.w	r1, r1, #1107296256	; 0x42000000
 8002860:	2301      	movs	r3, #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002862:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
 8002864:	f8c1 3178 	str.w	r3, [r1, #376]	; 0x178
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 8002868:	6813      	ldr	r3, [r2, #0]
  /* Wait until end of regular conversion */
  while ( LL_ADC_IsActiveFlag_EOCS( RCM_handle_array[handle]->regADC ) == 0u ) {}
 800286a:	079b      	lsls	r3, r3, #30
 800286c:	d5fc      	bpl.n	8002868 <RCM_ExecRegularConv+0x54>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 800286e:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
  retVal = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
return retVal;
}
 8002870:	bc30      	pop	{r4, r5}
 8002872:	b280      	uxth	r0, r0
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	20000a2c 	.word	0x20000a2c

0800287c <RCM_RequestUserConv>:
 * @return true if the regular conversion could be scheduled and false otherwise.
 */
bool RCM_RequestUserConv(uint8_t handle)
{
  bool retVal = false;
  if (RCM_UserConvState == RCM_USERCONV_IDLE)
 800287c:	4a05      	ldr	r2, [pc, #20]	; (8002894 <RCM_RequestUserConv+0x18>)
 800287e:	7813      	ldrb	r3, [r2, #0]
 8002880:	b92b      	cbnz	r3, 800288e <RCM_RequestUserConv+0x12>
  {
    RCM_UserConvHandle = handle;
 8002882:	4905      	ldr	r1, [pc, #20]	; (8002898 <RCM_RequestUserConv+0x1c>)
    /* must be done last so that RCM_UserConvHandle already has the right value */
    RCM_UserConvState = RCM_USERCONV_REQUESTED;
 8002884:	2301      	movs	r3, #1
    RCM_UserConvHandle = handle;
 8002886:	7008      	strb	r0, [r1, #0]
    RCM_UserConvState = RCM_USERCONV_REQUESTED;
 8002888:	7013      	strb	r3, [r2, #0]
    retVal = true;
 800288a:	4618      	mov	r0, r3
 800288c:	4770      	bx	lr
  bool retVal = false;
 800288e:	2000      	movs	r0, #0
  }
  return retVal;
}
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	20000a28 	.word	0x20000a28
 8002898:	20000a04 	.word	0x20000a04

0800289c <RCM_GetUserConv>:
 * @retval uint16_t The converted value or 0xFFFF in case of conversion error.
 */
uint16_t RCM_GetUserConv(void)
{
  uint16_t hRetVal = 0xFFFFu;
  if (RCM_UserConvState == RCM_USERCONV_EOC)
 800289c:	4b05      	ldr	r3, [pc, #20]	; (80028b4 <RCM_GetUserConv+0x18>)
 800289e:	781a      	ldrb	r2, [r3, #0]
 80028a0:	2a02      	cmp	r2, #2
 80028a2:	d104      	bne.n	80028ae <RCM_GetUserConv+0x12>
  {
    hRetVal = RCM_UserConvValue;
 80028a4:	4904      	ldr	r1, [pc, #16]	; (80028b8 <RCM_GetUserConv+0x1c>)
    RCM_UserConvState = RCM_USERCONV_IDLE;
 80028a6:	2200      	movs	r2, #0
    hRetVal = RCM_UserConvValue;
 80028a8:	8808      	ldrh	r0, [r1, #0]
    RCM_UserConvState = RCM_USERCONV_IDLE;
 80028aa:	701a      	strb	r2, [r3, #0]
 80028ac:	4770      	bx	lr
  uint16_t hRetVal = 0xFFFFu;
 80028ae:	f64f 70ff 	movw	r0, #65535	; 0xffff
  }
  return hRetVal;
}
 80028b2:	4770      	bx	lr
 80028b4:	20000a28 	.word	0x20000a28
 80028b8:	20000a3c 	.word	0x20000a3c

080028bc <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 80028bc:	b4f0      	push	{r4, r5, r6, r7}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 80028be:	4c23      	ldr	r4, [pc, #140]	; (800294c <RCM_ExecUserConv+0x90>)
 80028c0:	7823      	ldrb	r3, [r4, #0]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d001      	beq.n	80028ca <RCM_ExecUserConv+0xe>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
    }
  }
}
 80028c6:	bcf0      	pop	{r4, r5, r6, r7}
 80028c8:	4770      	bx	lr
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 80028ca:	4a21      	ldr	r2, [pc, #132]	; (8002950 <RCM_ExecUserConv+0x94>)
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 80028cc:	4b21      	ldr	r3, [pc, #132]	; (8002954 <RCM_ExecUserConv+0x98>)
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 80028ce:	7810      	ldrb	r0, [r2, #0]
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 80028d0:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 80028d4:	7913      	ldrb	r3, [r2, #4]
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 80028d6:	6812      	ldr	r2, [r2, #0]
 80028d8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80028dc:	2b09      	cmp	r3, #9
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 80028de:	bf8c      	ite	hi
 80028e0:	391e      	subhi	r1, #30
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 80028e2:	f043 7300 	orrls.w	r3, r3, #33554432	; 0x2000000
 80028e6:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 80028ea:	f44f 7140 	mov.w	r1, #768	; 0x300
 80028ee:	fa91 f1a1 	rbit	r1, r1
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80028f2:	f44f 7700 	mov.w	r7, #512	; 0x200
 80028f6:	fab1 f181 	clz	r1, r1
 80028fa:	40cf      	lsrs	r7, r1
 80028fc:	f102 062c 	add.w	r6, r2, #44	; 0x2c
  MODIFY_REG(*preg,
 8002900:	f003 031f 	and.w	r3, r3, #31
 8002904:	f856 5027 	ldr.w	r5, [r6, r7, lsl #2]
 8002908:	f025 051f 	bic.w	r5, r5, #31
 800290c:	432b      	orrs	r3, r5
  BB_REG_BIT_SET ( &RCM_handle_array[handle]->regADC->CR2, ADC_CR2_SWSTART_Pos );
 800290e:	0151      	lsls	r1, r2, #5
 8002910:	f846 3027 	str.w	r3, [r6, r7, lsl #2]
 8002914:	f101 4184 	add.w	r1, r1, #1107296256	; 0x42000000
 8002918:	2301      	movs	r3, #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 800291a:	6cd5      	ldr	r5, [r2, #76]	; 0x4c
 800291c:	f8c1 3178 	str.w	r3, [r1, #376]	; 0x178
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 8002920:	6813      	ldr	r3, [r2, #0]
  while ( LL_ADC_IsActiveFlag_EOCS( RCM_handle_array[handle]->regADC ) == 0u ) {}
 8002922:	079b      	lsls	r3, r3, #30
 8002924:	d5fc      	bpl.n	8002920 <RCM_ExecUserConv+0x64>
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002926:	4b0c      	ldr	r3, [pc, #48]	; (8002958 <RCM_ExecUserConv+0x9c>)
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002928:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 800292a:	4e0c      	ldr	r6, [pc, #48]	; (800295c <RCM_ExecUserConv+0xa0>)
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 800292c:	f853 5030 	ldr.w	r5, [r3, r0, lsl #3]
 8002930:	b289      	uxth	r1, r1
    RCM_UserConvState = RCM_USERCONV_EOC;
 8002932:	2202      	movs	r2, #2
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002934:	8031      	strh	r1, [r6, #0]
    RCM_UserConvState = RCM_USERCONV_EOC;
 8002936:	7022      	strb	r2, [r4, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002938:	2d00      	cmp	r5, #0
 800293a:	d0c4      	beq.n	80028c6 <RCM_ExecUserConv+0xa>
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 800293c:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8002940:	2600      	movs	r6, #0
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8002942:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8002944:	7026      	strb	r6, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8002946:	462b      	mov	r3, r5
}
 8002948:	bcf0      	pop	{r4, r5, r6, r7}
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 800294a:	4718      	bx	r3
 800294c:	20000a28 	.word	0x20000a28
 8002950:	20000a04 	.word	0x20000a04
 8002954:	20000a2c 	.word	0x20000a2c
 8002958:	20000a08 	.word	0x20000a08
 800295c:	20000a3c 	.word	0x20000a3c

08002960 <RCM_GetUserConvState>:
 *
 * @retval The state of the last user-defined regular conversion.
 */
RCM_UserConvState_t RCM_GetUserConvState(void)
{
  return RCM_UserConvState;
 8002960:	4b01      	ldr	r3, [pc, #4]	; (8002968 <RCM_GetUserConvState+0x8>)
}
 8002962:	7818      	ldrb	r0, [r3, #0]
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	20000a28 	.word	0x20000a28

0800296c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800296c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800296e:	4b0d      	ldr	r3, [pc, #52]	; (80029a4 <HAL_MspInit+0x38>)
 8002970:	2100      	movs	r1, #0
 8002972:	9100      	str	r1, [sp, #0]
 8002974:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002976:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800297a:	645a      	str	r2, [r3, #68]	; 0x44
 800297c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800297e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002982:	9200      	str	r2, [sp, #0]
 8002984:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002986:	9101      	str	r1, [sp, #4]
 8002988:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800298a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800298e:	641a      	str	r2, [r3, #64]	; 0x40
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002996:	9301      	str	r3, [sp, #4]
 8002998:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800299a:	2004      	movs	r0, #4
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800299c:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800299e:	f001 bb7f 	b.w	80040a0 <HAL_NVIC_SetPriorityGrouping>
 80029a2:	bf00      	nop
 80029a4:	40023800 	.word	0x40023800

080029a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029a8:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80029aa:	6803      	ldr	r3, [r0, #0]
 80029ac:	4a38      	ldr	r2, [pc, #224]	; (8002a90 <HAL_ADC_MspInit+0xe8>)
{
 80029ae:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b0:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 80029b2:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b4:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80029b8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80029bc:	940b      	str	r4, [sp, #44]	; 0x2c
  if(hadc->Instance==ADC1)
 80029be:	d023      	beq.n	8002a08 <HAL_ADC_MspInit+0x60>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80029c0:	4a34      	ldr	r2, [pc, #208]	; (8002a94 <HAL_ADC_MspInit+0xec>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d001      	beq.n	80029ca <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80029c6:	b00d      	add	sp, #52	; 0x34
 80029c8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 80029ca:	4b33      	ldr	r3, [pc, #204]	; (8002a98 <HAL_ADC_MspInit+0xf0>)
 80029cc:	9405      	str	r4, [sp, #20]
 80029ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80029d0:	4832      	ldr	r0, [pc, #200]	; (8002a9c <HAL_ADC_MspInit+0xf4>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 80029d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029d6:	645a      	str	r2, [r3, #68]	; 0x44
 80029d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029da:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80029de:	9205      	str	r2, [sp, #20]
 80029e0:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029e2:	9406      	str	r4, [sp, #24]
 80029e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029e6:	f042 0201 	orr.w	r2, r2, #1
 80029ea:	631a      	str	r2, [r3, #48]	; 0x30
 80029ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 80029f4:	2210      	movs	r2, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029f6:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80029f8:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029fa:	9c06      	ldr	r4, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029fc:	e9cd 2307 	strd	r2, r3, [sp, #28]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8002a00:	f001 fbfe 	bl	8004200 <HAL_GPIO_Init>
}
 8002a04:	b00d      	add	sp, #52	; 0x34
 8002a06:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a08:	4b23      	ldr	r3, [pc, #140]	; (8002a98 <HAL_ADC_MspInit+0xf0>)
 8002a0a:	9401      	str	r4, [sp, #4]
 8002a0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(M1_CURR_AMPL_U_GPIO_Port, &GPIO_InitStruct);
 8002a0e:	4823      	ldr	r0, [pc, #140]	; (8002a9c <HAL_ADC_MspInit+0xf4>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a14:	645a      	str	r2, [r3, #68]	; 0x44
 8002a16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a18:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002a1c:	9201      	str	r2, [sp, #4]
 8002a1e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a20:	9402      	str	r4, [sp, #8]
 8002a22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a24:	f042 0201 	orr.w	r2, r2, #1
 8002a28:	631a      	str	r2, [r3, #48]	; 0x30
 8002a2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a2c:	f002 0201 	and.w	r2, r2, #1
 8002a30:	9202      	str	r2, [sp, #8]
 8002a32:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a34:	9403      	str	r4, [sp, #12]
 8002a36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a38:	f042 0204 	orr.w	r2, r2, #4
 8002a3c:	631a      	str	r2, [r3, #48]	; 0x30
 8002a3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a40:	f002 0204 	and.w	r2, r2, #4
 8002a44:	9203      	str	r2, [sp, #12]
 8002a46:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a48:	9404      	str	r4, [sp, #16]
 8002a4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a4c:	f042 0202 	orr.w	r2, r2, #2
 8002a50:	631a      	str	r2, [r3, #48]	; 0x30
 8002a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a5a:	2503      	movs	r5, #3
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin;
 8002a5c:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_CURR_AMPL_U_GPIO_Port, &GPIO_InitStruct);
 8002a5e:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a60:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a62:	e9cd 3507 	strd	r3, r5, [sp, #28]
    HAL_GPIO_Init(M1_CURR_AMPL_U_GPIO_Port, &GPIO_InitStruct);
 8002a66:	f001 fbcb 	bl	8004200 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_TEMPERATURE_Pin|M1_BUS_VOLTAGE_Pin;
 8002a6a:	2330      	movs	r3, #48	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6c:	a907      	add	r1, sp, #28
 8002a6e:	480c      	ldr	r0, [pc, #48]	; (8002aa0 <HAL_ADC_MspInit+0xf8>)
    GPIO_InitStruct.Pin = M1_TEMPERATURE_Pin|M1_BUS_VOLTAGE_Pin;
 8002a70:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a72:	e9cd 5408 	strd	r5, r4, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a76:	f001 fbc3 	bl	8004200 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a7a:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7c:	a907      	add	r1, sp, #28
 8002a7e:	4809      	ldr	r0, [pc, #36]	; (8002aa4 <HAL_ADC_MspInit+0xfc>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a80:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a82:	e9cd 5408 	strd	r5, r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a86:	f001 fbbb 	bl	8004200 <HAL_GPIO_Init>
}
 8002a8a:	b00d      	add	sp, #52	; 0x34
 8002a8c:	bd30      	pop	{r4, r5, pc}
 8002a8e:	bf00      	nop
 8002a90:	40012000 	.word	0x40012000
 8002a94:	40012100 	.word	0x40012100
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40020000 	.word	0x40020000
 8002aa0:	40020800 	.word	0x40020800
 8002aa4:	40020400 	.word	0x40020400

08002aa8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002aa8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC)
 8002aaa:	6801      	ldr	r1, [r0, #0]
 8002aac:	4a15      	ldr	r2, [pc, #84]	; (8002b04 <HAL_DAC_MspInit+0x5c>)
{
 8002aae:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab0:	2300      	movs	r3, #0
  if(hdac->Instance==DAC)
 8002ab2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002ab8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8002abc:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC)
 8002abe:	d001      	beq.n	8002ac4 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002ac0:	b008      	add	sp, #32
 8002ac2:	bd10      	pop	{r4, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 8002ac4:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8002ac8:	9301      	str	r3, [sp, #4]
 8002aca:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(DBG_DAC_CH2_GPIO_Port, &GPIO_InitStruct);
 8002acc:	480e      	ldr	r0, [pc, #56]	; (8002b08 <HAL_DAC_MspInit+0x60>)
    __HAL_RCC_DAC_CLK_ENABLE();
 8002ace:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8002ad2:	6411      	str	r1, [r2, #64]	; 0x40
 8002ad4:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002ad6:	f001 5100 	and.w	r1, r1, #536870912	; 0x20000000
 8002ada:	9101      	str	r1, [sp, #4]
 8002adc:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ade:	9302      	str	r3, [sp, #8]
 8002ae0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	6313      	str	r3, [r2, #48]	; 0x30
 8002ae8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = DBG_DAC_CH2_Pin;
 8002af0:	2220      	movs	r2, #32
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002af2:	2303      	movs	r3, #3
    HAL_GPIO_Init(DBG_DAC_CH2_GPIO_Port, &GPIO_InitStruct);
 8002af4:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af6:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002af8:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(DBG_DAC_CH2_GPIO_Port, &GPIO_InitStruct);
 8002afc:	f001 fb80 	bl	8004200 <HAL_GPIO_Init>
}
 8002b00:	b008      	add	sp, #32
 8002b02:	bd10      	pop	{r4, pc}
 8002b04:	40007400 	.word	0x40007400
 8002b08:	40020000 	.word	0x40020000

08002b0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b0c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8002b0e:	6803      	ldr	r3, [r0, #0]
 8002b10:	4a34      	ldr	r2, [pc, #208]	; (8002be4 <HAL_TIM_Base_MspInit+0xd8>)
{
 8002b12:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b14:	2400      	movs	r4, #0
  if(htim_base->Instance==TIM1)
 8002b16:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b18:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8002b1c:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8002b20:	9409      	str	r4, [sp, #36]	; 0x24
  if(htim_base->Instance==TIM1)
 8002b22:	d03d      	beq.n	8002ba0 <HAL_TIM_Base_MspInit+0x94>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8002b24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b28:	d001      	beq.n	8002b2e <HAL_TIM_Base_MspInit+0x22>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002b2a:	b00a      	add	sp, #40	; 0x28
 8002b2c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b2e:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002b32:	9402      	str	r4, [sp, #8]
 8002b34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b36:	482c      	ldr	r0, [pc, #176]	; (8002be8 <HAL_TIM_Base_MspInit+0xdc>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b38:	f042 0201 	orr.w	r2, r2, #1
 8002b3c:	641a      	str	r2, [r3, #64]	; 0x40
 8002b3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b40:	f002 0201 	and.w	r2, r2, #1
 8002b44:	9202      	str	r2, [sp, #8]
 8002b46:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b48:	9403      	str	r4, [sp, #12]
 8002b4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b4c:	f042 0202 	orr.w	r2, r2, #2
 8002b50:	631a      	str	r2, [r3, #48]	; 0x30
 8002b52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b54:	f002 0202 	and.w	r2, r2, #2
 8002b58:	9203      	str	r2, [sp, #12]
 8002b5a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5c:	9404      	str	r4, [sp, #16]
 8002b5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b60:	f042 0201 	orr.w	r2, r2, #1
 8002b64:	631a      	str	r2, [r3, #48]	; 0x30
 8002b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b68:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6c:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b6e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b70:	2601      	movs	r6, #1
    GPIO_InitStruct.Pin = M1_HALL_H3_Pin|M1_HALL_H2_Pin;
 8002b72:	f44f 6381 	mov.w	r3, #1032	; 0x408
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b76:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b78:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7a:	e9cd 3505 	strd	r3, r5, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b7e:	e9cd 5608 	strd	r5, r6, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b82:	f001 fb3d 	bl	8004200 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 8002b86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8002b8a:	a905      	add	r1, sp, #20
 8002b8c:	4817      	ldr	r0, [pc, #92]	; (8002bec <HAL_TIM_Base_MspInit+0xe0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8e:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b90:	e9cd 5608 	strd	r5, r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 8002b96:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8002b98:	f001 fb32 	bl	8004200 <HAL_GPIO_Init>
}
 8002b9c:	b00a      	add	sp, #40	; 0x28
 8002b9e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ba0:	4b13      	ldr	r3, [pc, #76]	; (8002bf0 <HAL_TIM_Base_MspInit+0xe4>)
 8002ba2:	9400      	str	r4, [sp, #0]
 8002ba4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002ba6:	4811      	ldr	r0, [pc, #68]	; (8002bec <HAL_TIM_Base_MspInit+0xe0>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ba8:	f042 0201 	orr.w	r2, r2, #1
 8002bac:	645a      	str	r2, [r3, #68]	; 0x44
 8002bae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bb0:	f002 0201 	and.w	r2, r2, #1
 8002bb4:	9200      	str	r2, [sp, #0]
 8002bb6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb8:	9401      	str	r4, [sp, #4]
 8002bba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bbc:	f042 0201 	orr.w	r2, r2, #1
 8002bc0:	631a      	str	r2, [r3, #48]	; 0x30
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002bca:	2201      	movs	r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bcc:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002bce:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8002bd0:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd2:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002bd4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd6:	e9cd 4305 	strd	r4, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002bda:	9209      	str	r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002bdc:	f001 fb10 	bl	8004200 <HAL_GPIO_Init>
}
 8002be0:	b00a      	add	sp, #40	; 0x28
 8002be2:	bd70      	pop	{r4, r5, r6, pc}
 8002be4:	40010000 	.word	0x40010000
 8002be8:	40020400 	.word	0x40020400
 8002bec:	40020000 	.word	0x40020000
 8002bf0:	40023800 	.word	0x40023800

08002bf4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bf4:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8002bf6:	6801      	ldr	r1, [r0, #0]
 8002bf8:	4a1d      	ldr	r2, [pc, #116]	; (8002c70 <HAL_TIM_MspPostInit+0x7c>)
{
 8002bfa:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bfc:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8002bfe:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c00:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002c04:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8002c08:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM1)
 8002c0a:	d001      	beq.n	8002c10 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c0c:	b009      	add	sp, #36	; 0x24
 8002c0e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c10:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 8002c14:	9301      	str	r3, [sp, #4]
 8002c16:	6b11      	ldr	r1, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c18:	4816      	ldr	r0, [pc, #88]	; (8002c74 <HAL_TIM_MspPostInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c1a:	f041 0102 	orr.w	r1, r1, #2
 8002c1e:	6311      	str	r1, [r2, #48]	; 0x30
 8002c20:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002c22:	f001 0102 	and.w	r1, r1, #2
 8002c26:	9101      	str	r1, [sp, #4]
 8002c28:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c2a:	9302      	str	r3, [sp, #8]
 8002c2c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	6313      	str	r3, [r2, #48]	; 0x30
 8002c34:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002c36:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3a:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c3c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c3e:	2501      	movs	r5, #1
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002c40:	f44f 4360 	mov.w	r3, #57344	; 0xe000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c44:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c46:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c48:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c4a:	e9cd 3403 	strd	r3, r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c4e:	e9cd 4405 	strd	r4, r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c52:	f001 fad5 	bl	8004200 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002c56:	f44f 63e0 	mov.w	r3, #1792	; 0x700
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c5a:	a903      	add	r1, sp, #12
 8002c5c:	4806      	ldr	r0, [pc, #24]	; (8002c78 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002c5e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c60:	e9cd 4404 	strd	r4, r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c64:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c68:	f001 faca 	bl	8004200 <HAL_GPIO_Init>
}
 8002c6c:	b009      	add	sp, #36	; 0x24
 8002c6e:	bd30      	pop	{r4, r5, pc}
 8002c70:	40010000 	.word	0x40010000
 8002c74:	40020400 	.word	0x40020400
 8002c78:	40020000 	.word	0x40020000

08002c7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c7c:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 8002c7e:	6801      	ldr	r1, [r0, #0]
 8002c80:	4a16      	ldr	r2, [pc, #88]	; (8002cdc <HAL_UART_MspInit+0x60>)
{
 8002c82:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c84:	2300      	movs	r3, #0
  if(huart->Instance==USART2)
 8002c86:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c88:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002c8c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8002c90:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8002c92:	d001      	beq.n	8002c98 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c94:	b009      	add	sp, #36	; 0x24
 8002c96:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c98:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8002c9c:	9301      	str	r3, [sp, #4]
 8002c9e:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca0:	480f      	ldr	r0, [pc, #60]	; (8002ce0 <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ca2:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8002ca6:	6411      	str	r1, [r2, #64]	; 0x40
 8002ca8:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002caa:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
 8002cae:	9101      	str	r1, [sp, #4]
 8002cb0:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb2:	9302      	str	r3, [sp, #8]
 8002cb4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002cb6:	f043 0301 	orr.w	r3, r3, #1
 8002cba:	6313      	str	r3, [r2, #48]	; 0x30
 8002cbc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc4:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cc6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002cca:	240c      	movs	r4, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ccc:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cce:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd0:	e9cd 4203 	strd	r4, r2, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd4:	f001 fa94 	bl	8004200 <HAL_GPIO_Init>
}
 8002cd8:	b009      	add	sp, #36	; 0x24
 8002cda:	bd30      	pop	{r4, r5, pc}
 8002cdc:	40004400 	.word	0x40004400
 8002ce0:	40020000 	.word	0x40020000

08002ce4 <ADC_IRQHandler>:
  * @brief  This function handles ADC1/ADC2 interrupt request.
  * @param  None
  * @retval None
  */
void ADC_IRQHandler(void)
{
 8002ce4:	b508      	push	{r3, lr}
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));
 8002ce6:	4b0c      	ldr	r3, [pc, #48]	; (8002d18 <ADC_IRQHandler+0x34>)
 8002ce8:	681a      	ldr	r2, [r3, #0]
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  if(LL_ADC_IsActiveFlag_JEOS(ADC1))
 8002cea:	0752      	lsls	r2, r2, #29
 8002cec:	d40a      	bmi.n	8002d04 <ADC_IRQHandler+0x20>
  }
#ifdef ADC3
  else
  {
    // Clear Flags
    ADC3->SR &= ~(uint32_t)(LL_ADC_FLAG_JEOS | LL_ADC_FLAG_JSTRT);
 8002cee:	4a0b      	ldr	r2, [pc, #44]	; (8002d1c <ADC_IRQHandler+0x38>)
 8002cf0:	6813      	ldr	r3, [r2, #0]
 8002cf2:	f023 030c 	bic.w	r3, r3, #12
 8002cf6:	6013      	str	r3, [r2, #0]

    UI_DACUpdate(TSK_HighFrequencyTask());  /*GUI, this section is present only if DAC is enabled*/
 8002cf8:	f7fe ff7e 	bl	8001bf8 <TSK_HighFrequencyTask>
  }
#endif
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002cfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    UI_DACUpdate(TSK_HighFrequencyTask());  /*GUI, this section is present only if DAC is enabled*/
 8002d00:	f000 b98c 	b.w	800301c <UI_DACUpdate>
    ADC1->SR &= ~(uint32_t)(LL_ADC_FLAG_JEOS | LL_ADC_FLAG_JSTRT);
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	f022 020c 	bic.w	r2, r2, #12
 8002d0a:	601a      	str	r2, [r3, #0]
    UI_DACUpdate(TSK_HighFrequencyTask());  /*GUI, this section is present only if DAC is enabled*/
 8002d0c:	f7fe ff74 	bl	8001bf8 <TSK_HighFrequencyTask>
}
 8002d10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    UI_DACUpdate(TSK_HighFrequencyTask());  /*GUI, this section is present only if DAC is enabled*/
 8002d14:	f000 b982 	b.w	800301c <UI_DACUpdate>
 8002d18:	40012000 	.word	0x40012000
 8002d1c:	40012200 	.word	0x40012200

08002d20 <TIM1_UP_TIM10_IRQHandler>:
{
  /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

  /* USER CODE END TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(PWM_Handle_M1.pParams_str->TIMx);
 8002d20:	4803      	ldr	r0, [pc, #12]	; (8002d30 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002d22:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8002d24:	68db      	ldr	r3, [r3, #12]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002d26:	f06f 0201 	mvn.w	r2, #1
 8002d2a:	611a      	str	r2, [r3, #16]
  ICS_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8002d2c:	f003 babc 	b.w	80062a8 <ICS_TIMx_UP_IRQHandler>
 8002d30:	20000350 	.word	0x20000350

08002d34 <TIM1_BRK_TIM9_IRQHandler>:
void TIMx_BRK_M1_IRQHandler(void)
{
  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 0 */

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 8002d34:	4807      	ldr	r0, [pc, #28]	; (8002d54 <TIM1_BRK_TIM9_IRQHandler+0x20>)
{
 8002d36:	b508      	push	{r3, lr}
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 8002d38:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8002d3a:	68db      	ldr	r3, [r3, #12]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8002d3c:	691a      	ldr	r2, [r3, #16]
 8002d3e:	0612      	lsls	r2, r2, #24
 8002d40:	d504      	bpl.n	8002d4c <TIM1_BRK_TIM9_IRQHandler+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8002d42:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d46:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_BRK(PWM_Handle_M1.pParams_str->TIMx);
    ICS_BRK_IRQHandler(&PWM_Handle_M1);
 8002d48:	f003 faf8 	bl	800633c <ICS_BRK_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8002d4c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8002d50:	f7fe bf24 	b.w	8001b9c <MC_Scheduler>
 8002d54:	20000350 	.word	0x20000350

08002d58 <TIM2_IRQHandler>:
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  * @retval None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 8002d58:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx))
 8002d5a:	4c0c      	ldr	r4, [pc, #48]	; (8002d8c <TIM2_IRQHandler+0x34>)
 8002d5c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002d5e:	691a      	ldr	r2, [r3, #16]
 8002d60:	07d1      	lsls	r1, r2, #31
 8002d62:	d40b      	bmi.n	8002d7c <TIM2_IRQHandler+0x24>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8002d64:	691a      	ldr	r2, [r3, #16]
 8002d66:	0792      	lsls	r2, r2, #30
 8002d68:	d400      	bmi.n	8002d6c <TIM2_IRQHandler+0x14>
  /* Nothing to do */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8002d6a:	bd10      	pop	{r4, pc}
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8002d6c:	f06f 0202 	mvn.w	r2, #2
 8002d70:	611a      	str	r2, [r3, #16]
    HALL_TIMx_CC_IRQHandler(&HALL_M1);
 8002d72:	4806      	ldr	r0, [pc, #24]	; (8002d8c <TIM2_IRQHandler+0x34>)
}
 8002d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HALL_TIMx_CC_IRQHandler(&HALL_M1);
 8002d78:	f002 be84 	b.w	8005a84 <HALL_TIMx_CC_IRQHandler>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002d7c:	f06f 0201 	mvn.w	r2, #1
 8002d80:	611a      	str	r2, [r3, #16]
    HALL_TIMx_UP_IRQHandler(&HALL_M1);
 8002d82:	4620      	mov	r0, r4
 8002d84:	f003 f822 	bl	8005dcc <HALL_TIMx_UP_IRQHandler>
 8002d88:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d8a:	e7eb      	b.n	8002d64 <TIM2_IRQHandler+0xc>
 8002d8c:	200000f0 	.word	0x200000f0

08002d90 <USART2_IRQHandler>:
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART_IRQHandler(void)
{
 8002d90:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART_IRQn 0 */

  /* USER CODE END USART_IRQn 0 */
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002d92:	4c1d      	ldr	r4, [pc, #116]	; (8002e08 <USART2_IRQHandler+0x78>)
 8002d94:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	0691      	lsls	r1, r2, #26
{
 8002d9c:	b082      	sub	sp, #8
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002d9e:	d41d      	bmi.n	8002ddc <USART2_IRQHandler+0x4c>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002da0:	681a      	ldr	r2, [r3, #0]
  /* USER CODE BEGIN USART_RXNE */

  /* USER CODE END USART_RXNE  */
  }

  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002da2:	0612      	lsls	r2, r2, #24
 8002da4:	d414      	bmi.n	8002dd0 <USART2_IRQHandler+0x40>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002da6:	681b      	ldr	r3, [r3, #0]
    /* USER CODE BEGIN USART_TXE */

    /* USER CODE END USART_TXE   */
  }

  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002da8:	071b      	lsls	r3, r3, #28
 8002daa:	d401      	bmi.n	8002db0 <USART2_IRQHandler+0x20>
    /* USER CODE END USART_ORE   */
  }
  /* USER CODE BEGIN USART_IRQn 1 */

  /* USER CODE END USART_IRQn 1 */
}
 8002dac:	b002      	add	sp, #8
 8002dae:	bd10      	pop	{r4, pc}
    UFCP_OVR_IRQ_Handler(&pUSART);
 8002db0:	4815      	ldr	r0, [pc, #84]	; (8002e08 <USART2_IRQHandler+0x78>)
 8002db2:	f004 f901 	bl	8006fb8 <UFCP_OVR_IRQ_Handler>
    LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 8002db6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 8002dbe:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8002dc4:	9b01      	ldr	r3, [sp, #4]
}
 8002dc6:	b002      	add	sp, #8
 8002dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UI_SerialCommunicationTimeOutStop();
 8002dcc:	f000 b936 	b.w	800303c <UI_SerialCommunicationTimeOutStop>
    UFCP_TX_IRQ_Handler(&pUSART);
 8002dd0:	480d      	ldr	r0, [pc, #52]	; (8002e08 <USART2_IRQHandler+0x78>)
 8002dd2:	f003 ffbb 	bl	8006d4c <UFCP_TX_IRQ_Handler>
 8002dd6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002dda:	e7e4      	b.n	8002da6 <USART2_IRQHandler+0x16>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002ddc:	6859      	ldr	r1, [r3, #4]
    retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx))); /* Flag 0 = RX */
 8002dde:	4620      	mov	r0, r4
 8002de0:	b2c9      	uxtb	r1, r1
 8002de2:	f004 f887 	bl	8006ef4 <UFCP_RX_IRQ_Handler>
 8002de6:	8803      	ldrh	r3, [r0, #0]
    if (retVal == 1)
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d007      	beq.n	8002dfc <USART2_IRQHandler+0x6c>
    if (retVal == 2)
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d002      	beq.n	8002df6 <USART2_IRQHandler+0x66>
 8002df0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002df4:	e7d4      	b.n	8002da0 <USART2_IRQHandler+0x10>
      UI_SerialCommunicationTimeOutStop();
 8002df6:	f000 f921 	bl	800303c <UI_SerialCommunicationTimeOutStop>
 8002dfa:	e7f9      	b.n	8002df0 <USART2_IRQHandler+0x60>
      UI_SerialCommunicationTimeOutStart();
 8002dfc:	f000 f924 	bl	8003048 <UI_SerialCommunicationTimeOutStart>
 8002e00:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002e04:	e7cc      	b.n	8002da0 <USART2_IRQHandler+0x10>
 8002e06:	bf00      	nop
 8002e08:	200005b8 	.word	0x200005b8

08002e0c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002e0c:	b530      	push	{r4, r5, lr}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	4c1c      	ldr	r4, [pc, #112]	; (8002e84 <HardFault_Handler+0x78>)
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8002e12:	f7fe ffeb 	bl	8001dec <TSK_HardwareFaultTask>
  {
    {
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
      {
        /* Send Overrun message */
        UFCP_OVR_IRQ_Handler(&pUSART);
 8002e16:	4625      	mov	r5, r4
 8002e18:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002e1c:	681a      	ldr	r2, [r3, #0]
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002e1e:	0712      	lsls	r2, r2, #28
 8002e20:	d41d      	bmi.n	8002e5e <HardFault_Handler+0x52>
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002e22:	681a      	ldr	r2, [r3, #0]
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
        UI_SerialCommunicationTimeOutStop();
      }

      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002e24:	0610      	lsls	r0, r2, #24
 8002e26:	d40f      	bmi.n	8002e48 <HardFault_Handler+0x3c>
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002e28:	681a      	ldr	r2, [r3, #0]
      {
        UFCP_TX_IRQ_Handler(&pUSART);
      }

      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002e2a:	0692      	lsls	r2, r2, #26
 8002e2c:	d5f6      	bpl.n	8002e1c <HardFault_Handler+0x10>
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002e2e:	6859      	ldr	r1, [r3, #4]
      {
        uint16_t retVal;
        retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx)));
 8002e30:	4628      	mov	r0, r5
 8002e32:	b2c9      	uxtb	r1, r1
 8002e34:	f004 f85e 	bl	8006ef4 <UFCP_RX_IRQ_Handler>
 8002e38:	8803      	ldrh	r3, [r0, #0]
        if (retVal == 1)
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d01f      	beq.n	8002e7e <HardFault_Handler+0x72>
        {
          UI_SerialCommunicationTimeOutStart();
        }
        if (retVal == 2)
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d1ea      	bne.n	8002e18 <HardFault_Handler+0xc>
        {
          UI_SerialCommunicationTimeOutStop();
 8002e42:	f000 f8fb 	bl	800303c <UI_SerialCommunicationTimeOutStop>
 8002e46:	e7e7      	b.n	8002e18 <HardFault_Handler+0xc>
        UFCP_TX_IRQ_Handler(&pUSART);
 8002e48:	4628      	mov	r0, r5
 8002e4a:	f003 ff7f 	bl	8006d4c <UFCP_TX_IRQ_Handler>
 8002e4e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002e52:	681a      	ldr	r2, [r3, #0]
      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002e54:	0691      	lsls	r1, r2, #26
 8002e56:	d4ea      	bmi.n	8002e2e <HardFault_Handler+0x22>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002e58:	681a      	ldr	r2, [r3, #0]
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002e5a:	0712      	lsls	r2, r2, #28
 8002e5c:	d5e1      	bpl.n	8002e22 <HardFault_Handler+0x16>
        UFCP_OVR_IRQ_Handler(&pUSART);
 8002e5e:	4628      	mov	r0, r5
 8002e60:	f004 f8aa 	bl	8006fb8 <UFCP_OVR_IRQ_Handler>
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 8002e64:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  tmpreg = USARTx->SR;
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 8002e6c:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8002e72:	9b01      	ldr	r3, [sp, #4]
        UI_SerialCommunicationTimeOutStop();
 8002e74:	f000 f8e2 	bl	800303c <UI_SerialCommunicationTimeOutStop>
 8002e78:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002e7c:	e7d1      	b.n	8002e22 <HardFault_Handler+0x16>
          UI_SerialCommunicationTimeOutStart();
 8002e7e:	f000 f8e3 	bl	8003048 <UI_SerialCommunicationTimeOutStart>
 8002e82:	e7c9      	b.n	8002e18 <HardFault_Handler+0xc>
 8002e84:	200005b8 	.word	0x200005b8

08002e88 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8002e88:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8002e8a:	4c0a      	ldr	r4, [pc, #40]	; (8002eb4 <SysTick_Handler+0x2c>)
 8002e8c:	7823      	ldrb	r3, [r4, #0]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d006      	beq.n	8002ea0 <SysTick_Handler+0x18>
 8002e92:	3301      	adds	r3, #1
 8002e94:	b2db      	uxtb	r3, r3
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8002e96:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8002e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8002e9c:	f7fe bf96 	b.w	8001dcc <MC_RunMotorControlTasks>
    HAL_IncTick();
 8002ea0:	f000 fe8c 	bl	8003bbc <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8002ea4:	f001 f96e 	bl	8004184 <HAL_SYSTICK_IRQHandler>
 8002ea8:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 8002eaa:	7023      	strb	r3, [r4, #0]
}
 8002eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8002eb0:	f7fe bf8c 	b.w	8001dcc <MC_RunMotorControlTasks>
 8002eb4:	200006f8 	.word	0x200006f8

08002eb8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002eb8:	490c      	ldr	r1, [pc, #48]	; (8002eec <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002eba:	4a0d      	ldr	r2, [pc, #52]	; (8002ef0 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8002ebc:	680b      	ldr	r3, [r1, #0]
{
 8002ebe:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ec0:	4c0c      	ldr	r4, [pc, #48]	; (8002ef4 <_sbrk+0x3c>)
 8002ec2:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8002ec4:	b12b      	cbz	r3, 8002ed2 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ec6:	4418      	add	r0, r3
 8002ec8:	4290      	cmp	r0, r2
 8002eca:	d807      	bhi.n	8002edc <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002ecc:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002ed2:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <_sbrk+0x40>)
 8002ed4:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002ed6:	4418      	add	r0, r3
 8002ed8:	4290      	cmp	r0, r2
 8002eda:	d9f7      	bls.n	8002ecc <_sbrk+0x14>
    errno = ENOMEM;
 8002edc:	f004 fb16 	bl	800750c <__errno>
 8002ee0:	230c      	movs	r3, #12
 8002ee2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002ee4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	bd10      	pop	{r4, pc}
 8002eec:	20000798 	.word	0x20000798
 8002ef0:	20020000 	.word	0x20020000
 8002ef4:	00000400 	.word	0x00000400
 8002ef8:	20000b18 	.word	0x20000b18

08002efc <UI_TaskInit>:
static volatile uint16_t  bCOMTimeoutCounter;
static volatile uint16_t  bCOMATRTimeCounter = SERIALCOM_ATR_TIME_TICKS;

void UI_TaskInit( uint32_t* pUICfg, uint8_t bMCNum, MCI_Handle_t* pMCIList[],
                  MCT_Handle_t* pMCTList[],const char* s_fwVer )
{
 8002efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f00:	b087      	sub	sp, #28
      pDAC = &DAC_UI_Params;
      pDAC->_Super = UI_Params;
 8002f02:	4d2d      	ldr	r5, [pc, #180]	; (8002fb8 <UI_TaskInit+0xbc>)
{
 8002f04:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8002f06:	9405      	str	r4, [sp, #20]
      pDAC->_Super = UI_Params;
 8002f08:	462c      	mov	r4, r5
{
 8002f0a:	4682      	mov	sl, r0
 8002f0c:	460f      	mov	r7, r1
 8002f0e:	4690      	mov	r8, r2
 8002f10:	4699      	mov	r9, r3
      pDAC->_Super = UI_Params;
 8002f12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
      pDAC = &DAC_UI_Params;
 8002f14:	f8df e0b8 	ldr.w	lr, [pc, #184]	; 8002fd0 <UI_TaskInit+0xd4>
 8002f18:	4e28      	ldr	r6, [pc, #160]	; (8002fbc <UI_TaskInit+0xc0>)
      UI_SetDAC( &pDAC->_Super, DAC_CH1, MC_PROTOCOL_REG_MEAS_ROT_SPEED );

    pMCP = &MCP_UI_Params;
    pMCP->_Super = UI_Params;

    UFCP_Init( & pUSART );
 8002f1a:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 8002fd4 <UI_TaskInit+0xd8>
      pDAC = &DAC_UI_Params;
 8002f1e:	f8c6 e000 	str.w	lr, [r6]
      pDAC->_Super = UI_Params;
 8002f22:	46f4      	mov	ip, lr
 8002f24:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002f28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f2a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002f2e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
      UI_Init( &pDAC->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Init UI and link MC obj */
 8002f32:	f8cd a000 	str.w	sl, [sp]
      pDAC->_Super = UI_Params;
 8002f36:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
      UI_Init( &pDAC->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Init UI and link MC obj */
 8002f3a:	464b      	mov	r3, r9
 8002f3c:	4670      	mov	r0, lr
 8002f3e:	4642      	mov	r2, r8
 8002f40:	4639      	mov	r1, r7
 8002f42:	f000 f887 	bl	8003054 <UI_Init>
      UI_DACInit( &pDAC->_Super ); /* Init DAC */
 8002f46:	6830      	ldr	r0, [r6, #0]
 8002f48:	f000 faae 	bl	80034a8 <UI_DACInit>
      UI_SetDAC( &pDAC->_Super, DAC_CH0, MC_PROTOCOL_REG_MEAS_ROT_SPEED );
 8002f4c:	6830      	ldr	r0, [r6, #0]
 8002f4e:	2230      	movs	r2, #48	; 0x30
 8002f50:	2100      	movs	r1, #0
 8002f52:	f000 fab1 	bl	80034b8 <UI_SetDAC>
      UI_SetDAC( &pDAC->_Super, DAC_CH1, MC_PROTOCOL_REG_MEAS_ROT_SPEED );
 8002f56:	6830      	ldr	r0, [r6, #0]
 8002f58:	2230      	movs	r2, #48	; 0x30
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	f000 faac 	bl	80034b8 <UI_SetDAC>
    pMCP->_Super = UI_Params;
 8002f60:	46ae      	mov	lr, r5
 8002f62:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    pMCP = &MCP_UI_Params;
 8002f66:	f8df c070 	ldr.w	ip, [pc, #112]	; 8002fd8 <UI_TaskInit+0xdc>
    pMCP->_Super = UI_Params;
 8002f6a:	4665      	mov	r5, ip
 8002f6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f6e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8002f72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f74:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    pMCP = &MCP_UI_Params;
 8002f78:	4c11      	ldr	r4, [pc, #68]	; (8002fc0 <UI_TaskInit+0xc4>)
    pMCP->_Super = UI_Params;
 8002f7a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    UFCP_Init( & pUSART );
 8002f7e:	4658      	mov	r0, fp
    pMCP = &MCP_UI_Params;
 8002f80:	f8c4 c000 	str.w	ip, [r4]
    UFCP_Init( & pUSART );
 8002f84:	f003 fee0 	bl	8006d48 <UFCP_Init>
    MCP_Init(pMCP, (FCP_Handle_t *) & pUSART, & UFCP_Send, & UFCP_Receive, & UFCP_AbortReceive, pDAC, s_fwVer);
 8002f88:	6832      	ldr	r2, [r6, #0]
 8002f8a:	9905      	ldr	r1, [sp, #20]
 8002f8c:	4b0d      	ldr	r3, [pc, #52]	; (8002fc4 <UI_TaskInit+0xc8>)
 8002f8e:	6820      	ldr	r0, [r4, #0]
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8002f96:	4b0c      	ldr	r3, [pc, #48]	; (8002fc8 <UI_TaskInit+0xcc>)
 8002f98:	4a0c      	ldr	r2, [pc, #48]	; (8002fcc <UI_TaskInit+0xd0>)
 8002f9a:	4659      	mov	r1, fp
 8002f9c:	f7ff fb2c 	bl	80025f8 <MCP_Init>
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 8002fa0:	6820      	ldr	r0, [r4, #0]
 8002fa2:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8002fa6:	464b      	mov	r3, r9
 8002fa8:	4642      	mov	r2, r8
 8002faa:	4639      	mov	r1, r7

}
 8002fac:	b007      	add	sp, #28
 8002fae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 8002fb2:	f000 b84f 	b.w	8003054 <UI_Init>
 8002fb6:	bf00      	nop
 8002fb8:	20000588 	.word	0x20000588
 8002fbc:	200007a0 	.word	0x200007a0
 8002fc0:	200007a4 	.word	0x200007a4
 8002fc4:	08006fd5 	.word	0x08006fd5
 8002fc8:	08006dad 	.word	0x08006dad
 8002fcc:	08006dd1 	.word	0x08006dd1
 8002fd0:	200000b4 	.word	0x200000b4
 8002fd4:	200005b8 	.word	0x200005b8
 8002fd8:	20000a40 	.word	0x20000a40

08002fdc <UI_Scheduler>:

__weak void UI_Scheduler(void)
{
  if(bUITaskCounter > 0u)
 8002fdc:	4a0c      	ldr	r2, [pc, #48]	; (8003010 <UI_Scheduler+0x34>)
 8002fde:	8813      	ldrh	r3, [r2, #0]
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	b11b      	cbz	r3, 8002fec <UI_Scheduler+0x10>
  {
    bUITaskCounter--;
 8002fe4:	8813      	ldrh	r3, [r2, #0]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMTimeoutCounter > 1u)
 8002fec:	4a09      	ldr	r2, [pc, #36]	; (8003014 <UI_Scheduler+0x38>)
 8002fee:	8813      	ldrh	r3, [r2, #0]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d903      	bls.n	8002ffc <UI_Scheduler+0x20>
  {
    bCOMTimeoutCounter--;
 8002ff4:	8813      	ldrh	r3, [r2, #0]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMATRTimeCounter > 1u)
 8002ffc:	4a06      	ldr	r2, [pc, #24]	; (8003018 <UI_Scheduler+0x3c>)
 8002ffe:	8813      	ldrh	r3, [r2, #0]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d903      	bls.n	800300c <UI_Scheduler+0x30>
  {
    bCOMATRTimeCounter--;
 8003004:	8813      	ldrh	r3, [r2, #0]
 8003006:	3b01      	subs	r3, #1
 8003008:	b29b      	uxth	r3, r3
 800300a:	8013      	strh	r3, [r2, #0]
  }
}
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	2000079e 	.word	0x2000079e
 8003014:	2000079c 	.word	0x2000079c
 8003018:	200006fa 	.word	0x200006fa

0800301c <UI_DACUpdate>:

__weak void UI_DACUpdate(uint8_t bMotorNbr)
{
 800301c:	b538      	push	{r3, r4, r5, lr}
  if (UI_GetSelectedMC(&pDAC->_Super) == bMotorNbr)
 800301e:	4c06      	ldr	r4, [pc, #24]	; (8003038 <UI_DACUpdate+0x1c>)
{
 8003020:	4605      	mov	r5, r0
  if (UI_GetSelectedMC(&pDAC->_Super) == bMotorNbr)
 8003022:	6820      	ldr	r0, [r4, #0]
 8003024:	f000 f82a 	bl	800307c <UI_GetSelectedMC>
 8003028:	42a8      	cmp	r0, r5
 800302a:	d000      	beq.n	800302e <UI_DACUpdate+0x12>
  {
    UI_DACExec(&pDAC->_Super); /* Exec DAC update */
  }
}
 800302c:	bd38      	pop	{r3, r4, r5, pc}
    UI_DACExec(&pDAC->_Super); /* Exec DAC update */
 800302e:	6820      	ldr	r0, [r4, #0]
}
 8003030:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    UI_DACExec(&pDAC->_Super); /* Exec DAC update */
 8003034:	f000 ba3c 	b.w	80034b0 <UI_DACExec>
 8003038:	200007a0 	.word	0x200007a0

0800303c <UI_SerialCommunicationTimeOutStop>:
  return (retVal);
}

__weak void UI_SerialCommunicationTimeOutStop(void)
{
  bCOMTimeoutCounter = 0u;
 800303c:	4b01      	ldr	r3, [pc, #4]	; (8003044 <UI_SerialCommunicationTimeOutStop+0x8>)
 800303e:	2200      	movs	r2, #0
 8003040:	801a      	strh	r2, [r3, #0]
}
 8003042:	4770      	bx	lr
 8003044:	2000079c 	.word	0x2000079c

08003048 <UI_SerialCommunicationTimeOutStart>:

__weak void UI_SerialCommunicationTimeOutStart(void)
{
  bCOMTimeoutCounter = SERIALCOM_TIMEOUT_OCCURENCE_TICKS;
 8003048:	4b01      	ldr	r3, [pc, #4]	; (8003050 <UI_SerialCommunicationTimeOutStart+0x8>)
 800304a:	224f      	movs	r2, #79	; 0x4f
 800304c:	801a      	strh	r2, [r3, #0]
}
 800304e:	4770      	bx	lr
 8003050:	2000079c 	.word	0x2000079c

08003054 <UI_Init>:
  *         Each element of the list must be a bit field containing one (or more) of
  *         the exported configuration option UI_CFGOPT_xxx (eventually OR-ed).
  * @retval none.
  */
__weak void UI_Init(UI_Handle_t *pHandle, uint8_t bMCNum, MCI_Handle_t ** pMCI, MCT_Handle_t** pMCT, uint32_t* pUICfg)
{
 8003054:	b430      	push	{r4, r5}
 8003056:	9c02      	ldr	r4, [sp, #8]
  pHandle->bDriveNum = bMCNum;
  pHandle->pMCI = pMCI;
  pHandle->pMCT = pMCT;
  pHandle->bSelectedDrive = 0u;
  pHandle->pUICfg = pUICfg;
 8003058:	6284      	str	r4, [r0, #40]	; 0x28
  pHandle->bSelectedDrive = 0u;
 800305a:	2500      	movs	r5, #0
 800305c:	f880 502c 	strb.w	r5, [r0, #44]	; 0x2c
  pHandle->bDriveNum = bMCNum;
 8003060:	7701      	strb	r1, [r0, #28]
  pHandle->pMCT = pMCT;
 8003062:	e9c0 2308 	strd	r2, r3, [r0, #32]
}
 8003066:	bc30      	pop	{r4, r5}
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop

0800306c <UI_SelectMC>:
  * @retval Boolean set to true if the bSelectMC is valid oterwise return false.
  */
__weak bool UI_SelectMC(UI_Handle_t *pHandle,uint8_t bSelectMC)
{
  bool retVal = true;
  if (bSelectMC  >= pHandle->bDriveNum)
 800306c:	7f03      	ldrb	r3, [r0, #28]
 800306e:	428b      	cmp	r3, r1
  {
    retVal = false;
  }
  else
  {
    pHandle->bSelectedDrive = bSelectMC;
 8003070:	bf86      	itte	hi
 8003072:	f880 102c 	strbhi.w	r1, [r0, #44]	; 0x2c
  bool retVal = true;
 8003076:	2001      	movhi	r0, #1
    retVal = false;
 8003078:	2000      	movls	r0, #0
  }
  return retVal;
}
 800307a:	4770      	bx	lr

0800307c <UI_GetSelectedMC>:
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak uint8_t UI_GetSelectedMC(UI_Handle_t *pHandle)
{
  return (pHandle->bSelectedDrive);
}
 800307c:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop

08003084 <UI_SetReg>:
  *         See MC_PROTOCOL_REG_xxx for code definition.
  * @param  wValue: New value to set.
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak bool UI_SetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, int32_t wValue)
{
 8003084:	b530      	push	{r4, r5, lr}
 8003086:	4614      	mov	r4, r2
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8003088:	e9d0 5208 	ldrd	r5, r2, [r0, #32]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800308c:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
 8003090:	b083      	sub	sp, #12
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003092:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8003096:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]

  bool retVal = true;
  switch (bRegID)
 800309a:	295b      	cmp	r1, #91	; 0x5b
 800309c:	f200 8139 	bhi.w	8003312 <UI_SetReg+0x28e>
 80030a0:	e8df f011 	tbh	[pc, r1, lsl #1]
 80030a4:	01370069 	.word	0x01370069
 80030a8:	006d0137 	.word	0x006d0137
 80030ac:	00770137 	.word	0x00770137
 80030b0:	0083007d 	.word	0x0083007d
 80030b4:	00950089 	.word	0x00950089
 80030b8:	00a1009b 	.word	0x00a1009b
 80030bc:	00b300a7 	.word	0x00b300a7
 80030c0:	00bf00b9 	.word	0x00bf00b9
 80030c4:	00df00c5 	.word	0x00df00c5
 80030c8:	01370137 	.word	0x01370137
 80030cc:	011500f9 	.word	0x011500f9
 80030d0:	01370137 	.word	0x01370137
 80030d4:	01370137 	.word	0x01370137
 80030d8:	01370137 	.word	0x01370137
 80030dc:	01370137 	.word	0x01370137
 80030e0:	01370137 	.word	0x01370137
 80030e4:	01370137 	.word	0x01370137
 80030e8:	01370137 	.word	0x01370137
 80030ec:	01370137 	.word	0x01370137
 80030f0:	01370137 	.word	0x01370137
 80030f4:	01370137 	.word	0x01370137
 80030f8:	01370137 	.word	0x01370137
 80030fc:	01370137 	.word	0x01370137
 8003100:	01370137 	.word	0x01370137
 8003104:	01370137 	.word	0x01370137
 8003108:	01370137 	.word	0x01370137
 800310c:	01370137 	.word	0x01370137
 8003110:	01370137 	.word	0x01370137
 8003114:	01370137 	.word	0x01370137
 8003118:	01370137 	.word	0x01370137
 800311c:	01370137 	.word	0x01370137
 8003120:	01370137 	.word	0x01370137
 8003124:	01310137 	.word	0x01310137
 8003128:	01370137 	.word	0x01370137
 800312c:	01370137 	.word	0x01370137
 8003130:	01370137 	.word	0x01370137
 8003134:	01370137 	.word	0x01370137
 8003138:	01370137 	.word	0x01370137
 800313c:	01370137 	.word	0x01370137
 8003140:	01370137 	.word	0x01370137
 8003144:	01370137 	.word	0x01370137
 8003148:	01370137 	.word	0x01370137
 800314c:	01370137 	.word	0x01370137
 8003150:	01370137 	.word	0x01370137
 8003154:	01370137 	.word	0x01370137
 8003158:	005c0137 	.word	0x005c0137
    }
    break;

  case MC_PROTOCOL_REG_RAMP_FINAL_SPEED:
    {
      MCI_ExecSpeedRamp(pMCI,(int16_t)((wValue*SPEED_UNIT)/_RPM),0);
 800315c:	4980      	ldr	r1, [pc, #512]	; (8003360 <UI_SetReg+0x2dc>)
 800315e:	fb81 3104 	smull	r3, r1, r1, r4
 8003162:	eba1 71e4 	sub.w	r1, r1, r4, asr #31
 8003166:	4628      	mov	r0, r5
 8003168:	b209      	sxth	r1, r1
 800316a:	2200      	movs	r2, #0
 800316c:	f7fe f958 	bl	8001420 <MCI_ExecSpeedRamp>
  bool retVal = true;
 8003170:	2001      	movs	r0, #1
    retVal = false;
    break;
  }

  return retVal;
}
 8003172:	b003      	add	sp, #12
 8003174:	bd30      	pop	{r4, r5, pc}
      retVal = UI_SelectMC(pHandle,(uint8_t)wValue);
 8003176:	b2e1      	uxtb	r1, r4
 8003178:	f7ff ff78 	bl	800306c <UI_SelectMC>
    break;
 800317c:	e7f9      	b.n	8003172 <UI_SetReg+0xee>
      if ((STC_Modality_t)wValue == STC_TORQUE_MODE)
 800317e:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003182:	f000 80d8 	beq.w	8003336 <UI_SetReg+0x2b2>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 8003186:	2c01      	cmp	r4, #1
 8003188:	f000 80df 	beq.w	800334a <UI_SetReg+0x2c6>
  bool retVal = true;
 800318c:	2001      	movs	r0, #1
}
 800318e:	b003      	add	sp, #12
 8003190:	bd30      	pop	{r4, r5, pc}
      PID_SetKP(pMCT->pPIDSpeed,(int16_t)wValue);
 8003192:	6810      	ldr	r0, [r2, #0]
 8003194:	b221      	sxth	r1, r4
 8003196:	f003 f985 	bl	80064a4 <PID_SetKP>
  bool retVal = true;
 800319a:	2001      	movs	r0, #1
    break;
 800319c:	e7e9      	b.n	8003172 <UI_SetReg+0xee>
      PID_SetKI(pMCT->pPIDSpeed,(int16_t)wValue);
 800319e:	6810      	ldr	r0, [r2, #0]
 80031a0:	b221      	sxth	r1, r4
 80031a2:	f003 f981 	bl	80064a8 <PID_SetKI>
  bool retVal = true;
 80031a6:	2001      	movs	r0, #1
    break;
 80031a8:	e7e3      	b.n	8003172 <UI_SetReg+0xee>
      PID_SetKD(pMCT->pPIDSpeed,(int16_t)wValue);
 80031aa:	6810      	ldr	r0, [r2, #0]
 80031ac:	b221      	sxth	r1, r4
 80031ae:	f003 f98b 	bl	80064c8 <PID_SetKD>
  bool retVal = true;
 80031b2:	2001      	movs	r0, #1
    break;
 80031b4:	e7dd      	b.n	8003172 <UI_SetReg+0xee>
      currComp = MCI_GetIqdref(pMCI);
 80031b6:	4628      	mov	r0, r5
 80031b8:	f7fe f9da 	bl	8001570 <MCI_GetIqdref>
 80031bc:	9001      	str	r0, [sp, #4]
      currComp.q = (int16_t)wValue;
 80031be:	f8ad 4004 	strh.w	r4, [sp, #4]
      MCI_SetCurrentReferences(pMCI,currComp);
 80031c2:	4628      	mov	r0, r5
 80031c4:	9901      	ldr	r1, [sp, #4]
 80031c6:	f7fe f93f 	bl	8001448 <MCI_SetCurrentReferences>
  bool retVal = true;
 80031ca:	2001      	movs	r0, #1
    break;
 80031cc:	e7d1      	b.n	8003172 <UI_SetReg+0xee>
      PID_SetKP(pMCT->pPIDIq,(int16_t)wValue);
 80031ce:	6850      	ldr	r0, [r2, #4]
 80031d0:	b221      	sxth	r1, r4
 80031d2:	f003 f967 	bl	80064a4 <PID_SetKP>
  bool retVal = true;
 80031d6:	2001      	movs	r0, #1
    break;
 80031d8:	e7cb      	b.n	8003172 <UI_SetReg+0xee>
      PID_SetKI(pMCT->pPIDIq,(int16_t)wValue);
 80031da:	6850      	ldr	r0, [r2, #4]
 80031dc:	b221      	sxth	r1, r4
 80031de:	f003 f963 	bl	80064a8 <PID_SetKI>
  bool retVal = true;
 80031e2:	2001      	movs	r0, #1
    break;
 80031e4:	e7c5      	b.n	8003172 <UI_SetReg+0xee>
      PID_SetKD(pMCT->pPIDIq,(int16_t)wValue);
 80031e6:	6850      	ldr	r0, [r2, #4]
 80031e8:	b221      	sxth	r1, r4
 80031ea:	f003 f96d 	bl	80064c8 <PID_SetKD>
  bool retVal = true;
 80031ee:	2001      	movs	r0, #1
    break;
 80031f0:	e7bf      	b.n	8003172 <UI_SetReg+0xee>
      currComp = MCI_GetIqdref(pMCI);
 80031f2:	4628      	mov	r0, r5
 80031f4:	f7fe f9bc 	bl	8001570 <MCI_GetIqdref>
 80031f8:	9001      	str	r0, [sp, #4]
      currComp.d = (int16_t)wValue;
 80031fa:	f8ad 4006 	strh.w	r4, [sp, #6]
      MCI_SetCurrentReferences(pMCI,currComp);
 80031fe:	4628      	mov	r0, r5
 8003200:	9901      	ldr	r1, [sp, #4]
 8003202:	f7fe f921 	bl	8001448 <MCI_SetCurrentReferences>
  bool retVal = true;
 8003206:	2001      	movs	r0, #1
    break;
 8003208:	e7b3      	b.n	8003172 <UI_SetReg+0xee>
      PID_SetKP(pMCT->pPIDId,(int16_t)wValue);
 800320a:	6890      	ldr	r0, [r2, #8]
 800320c:	b221      	sxth	r1, r4
 800320e:	f003 f949 	bl	80064a4 <PID_SetKP>
  bool retVal = true;
 8003212:	2001      	movs	r0, #1
    break;
 8003214:	e7ad      	b.n	8003172 <UI_SetReg+0xee>
      PID_SetKI(pMCT->pPIDId,(int16_t)wValue);
 8003216:	6890      	ldr	r0, [r2, #8]
 8003218:	b221      	sxth	r1, r4
 800321a:	f003 f945 	bl	80064a8 <PID_SetKI>
  bool retVal = true;
 800321e:	2001      	movs	r0, #1
    break;
 8003220:	e7a7      	b.n	8003172 <UI_SetReg+0xee>
      PID_SetKD(pMCT->pPIDId,(int16_t)wValue);
 8003222:	6890      	ldr	r0, [r2, #8]
 8003224:	b221      	sxth	r1, r4
 8003226:	f003 f94f 	bl	80064c8 <PID_SetKD>
  bool retVal = true;
 800322a:	2001      	movs	r0, #1
    break;
 800322c:	e7a1      	b.n	8003172 <UI_SetReg+0xee>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 800322e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003230:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003234:	0f19      	lsrs	r1, r3, #28
 8003236:	2909      	cmp	r1, #9
 8003238:	f3c3 6303 	ubfx	r3, r3, #24, #4
 800323c:	d06f      	beq.n	800331e <UI_SetReg+0x29a>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800323e:	2b09      	cmp	r3, #9
 8003240:	d1a4      	bne.n	800318c <UI_SetReg+0x108>
        pSPD = pMCT->pSpeedSensorAux;
 8003242:	69d5      	ldr	r5, [r2, #28]
      if (pSPD != MC_NULL)
 8003244:	2d00      	cmp	r5, #0
 8003246:	d0a1      	beq.n	800318c <UI_SetReg+0x108>
        STO_PLL_GetObserverGains((STO_PLL_Handle_t*)pSPD,&hC1,&hC2);
 8003248:	aa01      	add	r2, sp, #4
 800324a:	f10d 0102 	add.w	r1, sp, #2
 800324e:	4628      	mov	r0, r5
 8003250:	f004 f92c 	bl	80074ac <STO_PLL_GetObserverGains>
        STO_PLL_SetObserverGains((STO_PLL_Handle_t*)pSPD,(int16_t)wValue,hC2);
 8003254:	b221      	sxth	r1, r4
 8003256:	4628      	mov	r0, r5
 8003258:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 800325c:	f004 f92e 	bl	80074bc <STO_PLL_SetObserverGains>
 8003260:	e794      	b.n	800318c <UI_SetReg+0x108>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003262:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003264:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003268:	0f19      	lsrs	r1, r3, #28
 800326a:	2909      	cmp	r1, #9
 800326c:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8003270:	d051      	beq.n	8003316 <UI_SetReg+0x292>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003272:	2b09      	cmp	r3, #9
 8003274:	d18a      	bne.n	800318c <UI_SetReg+0x108>
        pSPD = pMCT->pSpeedSensorAux;
 8003276:	69d5      	ldr	r5, [r2, #28]
      if (pSPD != MC_NULL)
 8003278:	2d00      	cmp	r5, #0
 800327a:	d087      	beq.n	800318c <UI_SetReg+0x108>
        STO_PLL_GetObserverGains((STO_PLL_Handle_t*)pSPD,&hC1,&hC2);
 800327c:	aa01      	add	r2, sp, #4
 800327e:	f10d 0102 	add.w	r1, sp, #2
 8003282:	4628      	mov	r0, r5
 8003284:	f004 f912 	bl	80074ac <STO_PLL_GetObserverGains>
        STO_PLL_SetObserverGains((STO_PLL_Handle_t*)pSPD,hC1,(int16_t)wValue);
 8003288:	b222      	sxth	r2, r4
 800328a:	4628      	mov	r0, r5
 800328c:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8003290:	f004 f914 	bl	80074bc <STO_PLL_SetObserverGains>
 8003294:	e77a      	b.n	800318c <UI_SetReg+0x108>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003296:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003298:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800329c:	0f19      	lsrs	r1, r3, #28
 800329e:	2909      	cmp	r1, #9
 80032a0:	f3c3 6303 	ubfx	r3, r3, #24, #4
 80032a4:	d03f      	beq.n	8003326 <UI_SetReg+0x2a2>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80032a6:	2b09      	cmp	r3, #9
 80032a8:	f47f af70 	bne.w	800318c <UI_SetReg+0x108>
        pSPD = pMCT->pSpeedSensorAux;
 80032ac:	69d5      	ldr	r5, [r2, #28]
      if (pSPD != MC_NULL)
 80032ae:	2d00      	cmp	r5, #0
 80032b0:	f43f af6c 	beq.w	800318c <UI_SetReg+0x108>
        STO_GetPLLGains((STO_PLL_Handle_t*)pSPD,&hPgain,&hIgain);
 80032b4:	aa01      	add	r2, sp, #4
 80032b6:	f10d 0102 	add.w	r1, sp, #2
 80032ba:	4628      	mov	r0, r5
 80032bc:	f004 f902 	bl	80074c4 <STO_GetPLLGains>
        STO_SetPLLGains((STO_PLL_Handle_t*)pSPD,hPgain,(int16_t)wValue);
 80032c0:	b222      	sxth	r2, r4
 80032c2:	4628      	mov	r0, r5
 80032c4:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 80032c8:	f004 f90a 	bl	80074e0 <STO_SetPLLGains>
 80032cc:	e75e      	b.n	800318c <UI_SetReg+0x108>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80032ce:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80032d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80032d4:	0f19      	lsrs	r1, r3, #28
 80032d6:	2909      	cmp	r1, #9
 80032d8:	f3c3 6303 	ubfx	r3, r3, #24, #4
 80032dc:	d027      	beq.n	800332e <UI_SetReg+0x2aa>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80032de:	2b09      	cmp	r3, #9
 80032e0:	f47f af54 	bne.w	800318c <UI_SetReg+0x108>
        pSPD = pMCT->pSpeedSensorAux;
 80032e4:	69d5      	ldr	r5, [r2, #28]
      if (pSPD != MC_NULL)
 80032e6:	2d00      	cmp	r5, #0
 80032e8:	f43f af50 	beq.w	800318c <UI_SetReg+0x108>
        STO_GetPLLGains((STO_PLL_Handle_t*)pSPD,&hPgain,&hIgain);
 80032ec:	aa01      	add	r2, sp, #4
 80032ee:	f10d 0102 	add.w	r1, sp, #2
 80032f2:	4628      	mov	r0, r5
 80032f4:	f004 f8e6 	bl	80074c4 <STO_GetPLLGains>
        STO_SetPLLGains((STO_PLL_Handle_t*)pSPD,(int16_t)wValue,hIgain);
 80032f8:	b221      	sxth	r1, r4
 80032fa:	4628      	mov	r0, r5
 80032fc:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8003300:	f004 f8ee 	bl	80074e0 <STO_SetPLLGains>
 8003304:	e742      	b.n	800318c <UI_SetReg+0x108>
      MCI_SetIdref(pMCI,(int16_t)wValue);
 8003306:	4628      	mov	r0, r5
 8003308:	b221      	sxth	r1, r4
 800330a:	f7fe f951 	bl	80015b0 <MCI_SetIdref>
  bool retVal = true;
 800330e:	2001      	movs	r0, #1
    break;
 8003310:	e72f      	b.n	8003172 <UI_SetReg+0xee>
    retVal = false;
 8003312:	2000      	movs	r0, #0
 8003314:	e72d      	b.n	8003172 <UI_SetReg+0xee>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003316:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003318:	6995      	ldr	r5, [r2, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800331a:	d1ad      	bne.n	8003278 <UI_SetReg+0x1f4>
 800331c:	e7ab      	b.n	8003276 <UI_SetReg+0x1f2>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800331e:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003320:	6995      	ldr	r5, [r2, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003322:	d18f      	bne.n	8003244 <UI_SetReg+0x1c0>
 8003324:	e78d      	b.n	8003242 <UI_SetReg+0x1be>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003326:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003328:	6995      	ldr	r5, [r2, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800332a:	d1c0      	bne.n	80032ae <UI_SetReg+0x22a>
 800332c:	e7be      	b.n	80032ac <UI_SetReg+0x228>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800332e:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003330:	6995      	ldr	r5, [r2, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003332:	d1d8      	bne.n	80032e6 <UI_SetReg+0x262>
 8003334:	e7d6      	b.n	80032e4 <UI_SetReg+0x260>
        MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 8003336:	4628      	mov	r0, r5
 8003338:	f7fe f936 	bl	80015a8 <MCI_GetTeref>
 800333c:	4622      	mov	r2, r4
 800333e:	4601      	mov	r1, r0
 8003340:	4628      	mov	r0, r5
 8003342:	f7fe f875 	bl	8001430 <MCI_ExecTorqueRamp>
  bool retVal = true;
 8003346:	2001      	movs	r0, #1
 8003348:	e713      	b.n	8003172 <UI_SetReg+0xee>
        MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 800334a:	4628      	mov	r0, r5
 800334c:	f7fe f8f4 	bl	8001538 <MCI_GetMecSpeedRefUnit>
 8003350:	2200      	movs	r2, #0
 8003352:	4601      	mov	r1, r0
 8003354:	4628      	mov	r0, r5
 8003356:	f7fe f863 	bl	8001420 <MCI_ExecSpeedRamp>
  bool retVal = true;
 800335a:	4620      	mov	r0, r4
 800335c:	e709      	b.n	8003172 <UI_SetReg+0xee>
 800335e:	bf00      	nop
 8003360:	2aaaaaab 	.word	0x2aaaaaab

08003364 <UI_ExecCmd>:
  * @param  bCmdID: Code of command to execute.
  *         See MC_PROTOCOL_CMD_xxx for code definition.
  *  @retval Return true if the command executed succesfully, otherwise false.
*/
__weak bool UI_ExecCmd(UI_Handle_t *pHandle, uint8_t bCmdID)
{
 8003364:	b510      	push	{r4, lr}
  bool retVal = true;

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003366:	6a03      	ldr	r3, [r0, #32]
 8003368:	f890 202c 	ldrb.w	r2, [r0, #44]	; 0x2c

  switch (bCmdID)
 800336c:	3901      	subs	r1, #1
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800336e:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
  switch (bCmdID)
 8003372:	290d      	cmp	r1, #13
 8003374:	d82c      	bhi.n	80033d0 <UI_ExecCmd+0x6c>
 8003376:	e8df f001 	tbb	[pc, r1]
 800337a:	1217      	.short	0x1217
 800337c:	0e0c0c07 	.word	0x0e0c0c07
 8003380:	2b21261c 	.word	0x2b21261c
 8003384:	122b2b2b 	.word	0x122b2b2b
    }
    break;

  case MC_PROTOCOL_CMD_STOP_RAMP:
    {
      if (MCI_GetSTMState(pMCI) == RUN)
 8003388:	4620      	mov	r0, r4
 800338a:	f7fe f8bb 	bl	8001504 <MCI_GetSTMState>
 800338e:	2806      	cmp	r0, #6
 8003390:	d020      	beq.n	80033d4 <UI_ExecCmd+0x70>
  bool retVal = true;
 8003392:	2001      	movs	r0, #1
    retVal = false;
	}
    break;
  }
  return retVal;
}
 8003394:	bd10      	pop	{r4, pc}
      if (MCI_GetSTMState(pMCI) == IDLE)
 8003396:	4620      	mov	r0, r4
 8003398:	f7fe f8b4 	bl	8001504 <MCI_GetSTMState>
 800339c:	b120      	cbz	r0, 80033a8 <UI_ExecCmd+0x44>
        MCI_StopMotor(pMCI);
 800339e:	4620      	mov	r0, r4
 80033a0:	f7fe f86a 	bl	8001478 <MCI_StopMotor>
  bool retVal = true;
 80033a4:	2001      	movs	r0, #1
}
 80033a6:	bd10      	pop	{r4, pc}
        MCI_StartMotor(pMCI);
 80033a8:	4620      	mov	r0, r4
 80033aa:	f7fe f85b 	bl	8001464 <MCI_StartMotor>
  bool retVal = true;
 80033ae:	2001      	movs	r0, #1
}
 80033b0:	bd10      	pop	{r4, pc}
      MCI_FaultAcknowledged(pMCI);
 80033b2:	4620      	mov	r0, r4
 80033b4:	f7fe f864 	bl	8001480 <MCI_FaultAcknowledged>
  bool retVal = true;
 80033b8:	2001      	movs	r0, #1
}
 80033ba:	bd10      	pop	{r4, pc}
      MCI_Clear_Iqdref(pMCI);
 80033bc:	4620      	mov	r0, r4
 80033be:	f7fe f8fb 	bl	80015b8 <MCI_Clear_Iqdref>
  bool retVal = true;
 80033c2:	2001      	movs	r0, #1
}
 80033c4:	bd10      	pop	{r4, pc}
      MCI_EncoderAlign(pMCI);
 80033c6:	4620      	mov	r0, r4
 80033c8:	f7fe f85e 	bl	8001488 <MCI_EncoderAlign>
  bool retVal = true;
 80033cc:	2001      	movs	r0, #1
}
 80033ce:	bd10      	pop	{r4, pc}
    retVal = false;
 80033d0:	2000      	movs	r0, #0
}
 80033d2:	bd10      	pop	{r4, pc}
        MCI_StopRamp(pMCI);
 80033d4:	4620      	mov	r0, r4
 80033d6:	f7fe f8a3 	bl	8001520 <MCI_StopRamp>
  bool retVal = true;
 80033da:	2001      	movs	r0, #1
}
 80033dc:	bd10      	pop	{r4, pc}
 80033de:	bf00      	nop

080033e0 <UI_ExecSpeedRamp>:
  * @param  hDurationms: Duration of the ramp expressed in milliseconds.
  *         It is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecSpeedRamp(UI_Handle_t *pHandle, int32_t wFinalMecSpeedUnit, uint16_t hDurationms)
{
 80033e0:	b510      	push	{r4, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];

  /* Call MCI Exec Ramp */
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 80033e2:	4b07      	ldr	r3, [pc, #28]	; (8003400 <UI_ExecSpeedRamp+0x20>)
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80033e4:	f890 402c 	ldrb.w	r4, [r0, #44]	; 0x2c
 80033e8:	6a00      	ldr	r0, [r0, #32]
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 80033ea:	fb83 c301 	smull	ip, r3, r3, r1
 80033ee:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 80033f2:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 80033f6:	b209      	sxth	r1, r1
 80033f8:	f7fe f812 	bl	8001420 <MCI_ExecSpeedRamp>
  return true;
}
 80033fc:	2001      	movs	r0, #1
 80033fe:	bd10      	pop	{r4, pc}
 8003400:	2aaaaaab 	.word	0x2aaaaaab

08003404 <UI_ExecTorqueRamp>:
  * @param  hDurationms: the duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecTorqueRamp(UI_Handle_t *pHandle, int16_t hTargetFinal, uint16_t hDurationms)
{
 8003404:	b510      	push	{r4, lr}

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003406:	6a03      	ldr	r3, [r0, #32]
 8003408:	f890 402c 	ldrb.w	r4, [r0, #44]	; 0x2c

  /* Call MCI Exec Ramp */
  MCI_ExecTorqueRamp(pMCI,hTargetFinal,hDurationms);
 800340c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003410:	f7fe f80e 	bl	8001430 <MCI_ExecTorqueRamp>
  return true;
}
 8003414:	2001      	movs	r0, #1
 8003416:	bd10      	pop	{r4, pc}

08003418 <UI_GetRevupData>:
  *
  *  @retval Returns true if the command executed successfully, false otherwise.
  */
__weak bool UI_GetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t* pDurationms,
                     int16_t* pFinalMecSpeedUnit, int16_t* pFinalTorque )
{
 8003418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  bool hRetVal = true;

  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 800341a:	f890 402c 	ldrb.w	r4, [r0, #44]	; 0x2c
 800341e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003420:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8003424:	6944      	ldr	r4, [r0, #20]
  if (pRevupCtrl)
 8003426:	b194      	cbz	r4, 800344e <UI_GetRevupData+0x36>
  {
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8003428:	4620      	mov	r0, r4
 800342a:	461e      	mov	r6, r3
 800342c:	4617      	mov	r7, r2
 800342e:	460d      	mov	r5, r1
 8003430:	f003 fde6 	bl	8007000 <RUC_GetPhaseDurationms>
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8003434:	4629      	mov	r1, r5
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8003436:	8038      	strh	r0, [r7, #0]
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8003438:	4620      	mov	r0, r4
 800343a:	f003 fde7 	bl	800700c <RUC_GetPhaseFinalMecSpeedUnit>
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 800343e:	4629      	mov	r1, r5
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8003440:	8030      	strh	r0, [r6, #0]
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 8003442:	4620      	mov	r0, r4
 8003444:	f003 fdea 	bl	800701c <RUC_GetPhaseFinalTorque>
 8003448:	9b06      	ldr	r3, [sp, #24]
  bool hRetVal = true;
 800344a:	2401      	movs	r4, #1
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 800344c:	8018      	strh	r0, [r3, #0]
  else
  {
    hRetVal = false;
  }
  return hRetVal;
}
 800344e:	4620      	mov	r0, r4
 8003450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003452:	bf00      	nop

08003454 <UI_SetRevupData>:
  *         digit.
  *  @retval Return true if the command executed successfully, otherwise false.
  */
__weak bool UI_SetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t hDurationms,
                     int16_t hFinalMecSpeedUnit, int16_t hFinalTorque )
{
 8003454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003456:	461f      	mov	r7, r3
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8003458:	f890 402c 	ldrb.w	r4, [r0, #44]	; 0x2c
 800345c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800345e:	f9bd 6018 	ldrsh.w	r6, [sp, #24]
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8003462:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003466:	695c      	ldr	r4, [r3, #20]
{
 8003468:	460d      	mov	r5, r1
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 800346a:	4620      	mov	r0, r4
 800346c:	f003 fdb6 	bl	8006fdc <RUC_SetPhaseDurationms>
  RUC_SetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage, hFinalMecSpeedUnit);
 8003470:	463a      	mov	r2, r7
 8003472:	4629      	mov	r1, r5
 8003474:	4620      	mov	r0, r4
 8003476:	f003 fdb7 	bl	8006fe8 <RUC_SetPhaseFinalMecSpeedUnit>
  RUC_SetPhaseFinalTorque(pRevupCtrl, bStage, hFinalTorque);
 800347a:	4620      	mov	r0, r4
 800347c:	4632      	mov	r2, r6
 800347e:	4629      	mov	r1, r5
 8003480:	f003 fdb8 	bl	8006ff4 <RUC_SetPhaseFinalTorque>
  return true;
}
 8003484:	2001      	movs	r0, #1
 8003486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003488 <UI_SetCurrentReferences>:
  * @param  hIdRef: Current Id reference on qd reference frame.
  *         This value is expressed in digit. See hIqRef param description.
  * @retval none.
  */
__weak void UI_SetCurrentReferences(UI_Handle_t *pHandle, int16_t hIqRef, int16_t hIdRef)
{
 8003488:	b082      	sub	sp, #8

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800348a:	6a03      	ldr	r3, [r0, #32]
  qd_t currComp;
  currComp.q = hIqRef;
 800348c:	f8ad 1004 	strh.w	r1, [sp, #4]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003490:	f890 102c 	ldrb.w	r1, [r0, #44]	; 0x2c
  currComp.d = hIdRef;
 8003494:	f8ad 2006 	strh.w	r2, [sp, #6]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003498:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
  MCI_SetCurrentReferences(pMCI,currComp);
 800349c:	9901      	ldr	r1, [sp, #4]
}
 800349e:	b002      	add	sp, #8
  MCI_SetCurrentReferences(pMCI,currComp);
 80034a0:	f7fd bfd2 	b.w	8001448 <MCI_SetCurrentReferences>

080034a4 <UI_GetMPInfo>:
  * @retval true if MP is enabled, false otherwise.
  */
__weak bool UI_GetMPInfo(pMPInfo_t stepList, pMPInfo_t pMPInfo)
{
    return false;
}
 80034a4:	2000      	movs	r0, #0
 80034a6:	4770      	bx	lr

080034a8 <UI_DACInit>:
  * @param  pHandle: Pointer on Handle structure of DACx UI component.
  * @retval none.
  */
__weak void UI_DACInit(UI_Handle_t *pHandle)
{
  if (pHandle->pFct_DACInit)
 80034a8:	6943      	ldr	r3, [r0, #20]
 80034aa:	b103      	cbz	r3, 80034ae <UI_DACInit+0x6>
  {
	  pHandle->pFct_DACInit(pHandle);
 80034ac:	4718      	bx	r3
  }
}
 80034ae:	4770      	bx	lr

080034b0 <UI_DACExec>:
  * @param  pHandle: Pointer on Handle structure of DACx UI component.
  * @retval none.
  */
void UI_DACExec(UI_Handle_t *pHandle)
{
  if (pHandle->pFct_DACExec)
 80034b0:	6983      	ldr	r3, [r0, #24]
 80034b2:	b103      	cbz	r3, 80034b6 <UI_DACExec+0x6>
  {
    pHandle->pFct_DACExec(pHandle);
 80034b4:	4718      	bx	r3
  }
}
 80034b6:	4770      	bx	lr

080034b8 <UI_SetDAC>:
  * @retval none.
  */
void UI_SetDAC(UI_Handle_t *pHandle, DAC_Channel_t bChannel,
                         MC_Protocol_REG_t bVariable)
{
  if (pHandle->pFctDACSetChannelConfig)
 80034b8:	6843      	ldr	r3, [r0, #4]
 80034ba:	b103      	cbz	r3, 80034be <UI_SetDAC+0x6>
  {
	  pHandle->pFctDACSetChannelConfig(pHandle, bChannel, bVariable);
 80034bc:	4718      	bx	r3
  }
}
 80034be:	4770      	bx	lr

080034c0 <UI_GetDAC>:
  *         It must be one of the exported UI register (Example: MC_PROTOCOL_REG_I_A).
  */
__weak MC_Protocol_REG_t UI_GetDAC(UI_Handle_t *pHandle, DAC_Channel_t bChannel)
{
  MC_Protocol_REG_t retVal = MC_PROTOCOL_REG_UNDEFINED;
  if (pHandle->pFctDACGetChannelConfig)
 80034c0:	6883      	ldr	r3, [r0, #8]
 80034c2:	b103      	cbz	r3, 80034c6 <UI_GetDAC+0x6>
  {
    retVal = pHandle->pFctDACGetChannelConfig(pHandle, bChannel);
 80034c4:	4718      	bx	r3
  }
  return retVal;
}
 80034c6:	2089      	movs	r0, #137	; 0x89
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop

080034cc <UI_GetReg>:
{
 80034cc:	b570      	push	{r4, r5, r6, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80034ce:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80034d2:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
 80034d6:	b090      	sub	sp, #64	; 0x40
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80034d8:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80034dc:	f854 6023 	ldr.w	r6, [r4, r3, lsl #2]
  if ( success != (bool *) 0 )
 80034e0:	2a00      	cmp	r2, #0
 80034e2:	f000 8089 	beq.w	80035f8 <UI_GetReg+0x12c>
    *success = true;
 80034e6:	2401      	movs	r4, #1
 80034e8:	7014      	strb	r4, [r2, #0]
  switch (bRegID)
 80034ea:	2981      	cmp	r1, #129	; 0x81
 80034ec:	f200 82bb 	bhi.w	8003a66 <UI_GetReg+0x59a>
 80034f0:	e8df f011 	tbh	[pc, r1, lsl #1]
 80034f4:	01a1018a 	.word	0x01a1018a
 80034f8:	0199019d 	.word	0x0199019d
 80034fc:	01a90192 	.word	0x01a90192
 8003500:	01f901a5 	.word	0x01f901a5
 8003504:	028e010e 	.word	0x028e010e
 8003508:	0286028a 	.word	0x0286028a
 800350c:	02800109 	.word	0x02800109
 8003510:	0278027c 	.word	0x0278027c
 8003514:	024b01fd 	.word	0x024b01fd
 8003518:	02b902b9 	.word	0x02b902b9
 800351c:	0229023c 	.word	0x0229023c
 8003520:	02b902b9 	.word	0x02b902b9
 8003524:	022502b9 	.word	0x022502b9
 8003528:	025e0262 	.word	0x025e0262
 800352c:	02210266 	.word	0x02210266
 8003530:	02ad02b2 	.word	0x02ad02b2
 8003534:	02b902a8 	.word	0x02b902a8
 8003538:	029c02a1 	.word	0x029c02a1
 800353c:	02920297 	.word	0x02920297
 8003540:	02ad018d 	.word	0x02ad018d
 8003544:	010e02a8 	.word	0x010e02a8
 8003548:	020c0109 	.word	0x020c0109
 800354c:	01e601ef 	.word	0x01e601ef
 8003550:	00f801f4 	.word	0x00f801f4
 8003554:	01780211 	.word	0x01780211
 8003558:	01550167 	.word	0x01550167
 800355c:	01310143 	.word	0x01310143
 8003560:	02b9011f 	.word	0x02b9011f
 8003564:	02b902b9 	.word	0x02b902b9
 8003568:	02b902b9 	.word	0x02b902b9
 800356c:	011902b9 	.word	0x011902b9
 8003570:	02710113 	.word	0x02710113
 8003574:	0109026a 	.word	0x0109026a
 8003578:	01ba01ce 	.word	0x01ba01ce
 800357c:	02b902b9 	.word	0x02b902b9
 8003580:	02b902b9 	.word	0x02b902b9
 8003584:	02b902b9 	.word	0x02b902b9
 8003588:	02b902b9 	.word	0x02b902b9
 800358c:	02b902b9 	.word	0x02b902b9
 8003590:	02b902b9 	.word	0x02b902b9
 8003594:	02b902b9 	.word	0x02b902b9
 8003598:	02b902b9 	.word	0x02b902b9
 800359c:	02b902b9 	.word	0x02b902b9
 80035a0:	02b902b9 	.word	0x02b902b9
 80035a4:	02b902b9 	.word	0x02b902b9
 80035a8:	01ad02b9 	.word	0x01ad02b9
 80035ac:	02b902b9 	.word	0x02b902b9
 80035b0:	02b902b9 	.word	0x02b902b9
 80035b4:	02b902b9 	.word	0x02b902b9
 80035b8:	02b902b9 	.word	0x02b902b9
 80035bc:	02b902b9 	.word	0x02b902b9
 80035c0:	02b902b9 	.word	0x02b902b9
 80035c4:	02b902b9 	.word	0x02b902b9
 80035c8:	02b902b9 	.word	0x02b902b9
 80035cc:	02b902b9 	.word	0x02b902b9
 80035d0:	01e201eb 	.word	0x01e201eb
 80035d4:	02b90284 	.word	0x02b90284
 80035d8:	01060106 	.word	0x01060106
 80035dc:	02b902b9 	.word	0x02b902b9
 80035e0:	02b902b9 	.word	0x02b902b9
 80035e4:	02b902b9 	.word	0x02b902b9
 80035e8:	02b902b9 	.word	0x02b902b9
 80035ec:	02b902b9 	.word	0x02b902b9
 80035f0:	02b902b9 	.word	0x02b902b9
 80035f4:	010602b9 	.word	0x010602b9
 80035f8:	2970      	cmp	r1, #112	; 0x70
 80035fa:	f200 8081 	bhi.w	8003700 <UI_GetReg+0x234>
 80035fe:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003602:	0103      	.short	0x0103
 8003604:	0116011a 	.word	0x0116011a
 8003608:	010b0112 	.word	0x010b0112
 800360c:	011e0122 	.word	0x011e0122
 8003610:	00870172 	.word	0x00870172
 8003614:	02030207 	.word	0x02030207
 8003618:	008201ff 	.word	0x008201ff
 800361c:	01f501f9 	.word	0x01f501f9
 8003620:	017601f1 	.word	0x017601f1
 8003624:	007f01c4 	.word	0x007f01c4
 8003628:	01b5007f 	.word	0x01b5007f
 800362c:	007f01a2 	.word	0x007f01a2
 8003630:	007f007f 	.word	0x007f007f
 8003634:	01db019e 	.word	0x01db019e
 8003638:	01df01d7 	.word	0x01df01d7
 800363c:	022b019a 	.word	0x022b019a
 8003640:	02210226 	.word	0x02210226
 8003644:	021a007f 	.word	0x021a007f
 8003648:	02100215 	.word	0x02100215
 800364c:	0106020b 	.word	0x0106020b
 8003650:	02210226 	.word	0x02210226
 8003654:	00820087 	.word	0x00820087
 8003658:	01680185 	.word	0x01680185
 800365c:	016d015f 	.word	0x016d015f
 8003660:	018a0071 	.word	0x018a0071
 8003664:	00e000f1 	.word	0x00e000f1
 8003668:	00bc00ce 	.word	0x00bc00ce
 800366c:	009800aa 	.word	0x009800aa
 8003670:	007f007f 	.word	0x007f007f
 8003674:	007f007f 	.word	0x007f007f
 8003678:	007f007f 	.word	0x007f007f
 800367c:	008c0092 	.word	0x008c0092
 8003680:	01e301ea 	.word	0x01e301ea
 8003684:	01470082 	.word	0x01470082
 8003688:	007f0133 	.word	0x007f0133
 800368c:	007f007f 	.word	0x007f007f
 8003690:	007f007f 	.word	0x007f007f
 8003694:	007f007f 	.word	0x007f007f
 8003698:	007f007f 	.word	0x007f007f
 800369c:	007f007f 	.word	0x007f007f
 80036a0:	007f007f 	.word	0x007f007f
 80036a4:	007f007f 	.word	0x007f007f
 80036a8:	007f007f 	.word	0x007f007f
 80036ac:	007f007f 	.word	0x007f007f
 80036b0:	007f007f 	.word	0x007f007f
 80036b4:	007f007f 	.word	0x007f007f
 80036b8:	007f0126 	.word	0x007f0126
 80036bc:	007f007f 	.word	0x007f007f
 80036c0:	007f007f 	.word	0x007f007f
 80036c4:	007f007f 	.word	0x007f007f
 80036c8:	007f007f 	.word	0x007f007f
 80036cc:	007f007f 	.word	0x007f007f
 80036d0:	007f007f 	.word	0x007f007f
 80036d4:	007f007f 	.word	0x007f007f
 80036d8:	007f007f 	.word	0x007f007f
 80036dc:	0164007f 	.word	0x0164007f
 80036e0:	01fd015b 	.word	0x01fd015b
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80036e4:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80036e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 80036ea:	0f1a      	lsrs	r2, r3, #28
 80036ec:	3a01      	subs	r2, #1
 80036ee:	f3c3 6303 	ubfx	r3, r3, #24, #4
 80036f2:	2a01      	cmp	r2, #1
 80036f4:	f103 33ff 	add.w	r3, r3, #4294967295
 80036f8:	f240 81bd 	bls.w	8003a76 <UI_GetReg+0x5aa>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d97c      	bls.n	80037fa <UI_GetReg+0x32e>
  int32_t bRetVal = 0;
 8003700:	2000      	movs	r0, #0
}
 8003702:	b010      	add	sp, #64	; 0x40
 8003704:	bd70      	pop	{r4, r5, r6, pc}
      bRetVal = MCI_GetIqdref(pMCI).d;
 8003706:	4630      	mov	r0, r6
 8003708:	f7fd ff32 	bl	8001570 <MCI_GetIqdref>
 800370c:	1400      	asrs	r0, r0, #16
    break;
 800370e:	e7f8      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetIqdref(pMCI).q;
 8003710:	4630      	mov	r0, r6
 8003712:	f7fd ff2d 	bl	8001570 <MCI_GetIqdref>
 8003716:	b200      	sxth	r0, r0
    break;
 8003718:	e7f3      	b.n	8003702 <UI_GetReg+0x236>
      if (pHandle->pFctDACGetUserChannelValue)
 800371a:	6903      	ldr	r3, [r0, #16]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d0ef      	beq.n	8003700 <UI_GetReg+0x234>
        bRetVal = (int32_t) pHandle->pFctDACGetUserChannelValue(pHandle, 1);
 8003720:	2101      	movs	r1, #1
 8003722:	4798      	blx	r3
 8003724:	e7ed      	b.n	8003702 <UI_GetReg+0x236>
      if (pHandle->pFctDACGetUserChannelValue)
 8003726:	6903      	ldr	r3, [r0, #16]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0e9      	beq.n	8003700 <UI_GetReg+0x234>
        bRetVal = (int32_t) pHandle->pFctDACGetUserChannelValue(pHandle, 0);
 800372c:	2100      	movs	r1, #0
 800372e:	4798      	blx	r3
 8003730:	e7e7      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003732:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8003734:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003738:	0f1a      	lsrs	r2, r3, #28
 800373a:	2a09      	cmp	r2, #9
 800373c:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8003740:	f000 81a3 	beq.w	8003a8a <UI_GetReg+0x5be>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003744:	2b09      	cmp	r3, #9
 8003746:	d1db      	bne.n	8003700 <UI_GetReg+0x234>
        pSPD = pMCT->pSpeedSensorAux;
 8003748:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 800374a:	2800      	cmp	r0, #0
 800374c:	d0d8      	beq.n	8003700 <UI_GetReg+0x234>
        bRetVal = STO_PLL_GetEstimatedBemf((STO_PLL_Handle_t*)pSPD).beta;
 800374e:	f003 fe8d 	bl	800746c <STO_PLL_GetEstimatedBemf>
 8003752:	1400      	asrs	r0, r0, #16
 8003754:	e7d5      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003756:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8003758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800375c:	0f1a      	lsrs	r2, r3, #28
 800375e:	2a09      	cmp	r2, #9
 8003760:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8003764:	f000 8196 	beq.w	8003a94 <UI_GetReg+0x5c8>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003768:	2b09      	cmp	r3, #9
 800376a:	d1c9      	bne.n	8003700 <UI_GetReg+0x234>
        pSPD =  pMCT->pSpeedSensorAux;
 800376c:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 800376e:	2800      	cmp	r0, #0
 8003770:	d0c6      	beq.n	8003700 <UI_GetReg+0x234>
        bRetVal = STO_PLL_GetEstimatedBemf((STO_PLL_Handle_t*)pSPD).alpha;
 8003772:	f003 fe7b 	bl	800746c <STO_PLL_GetEstimatedBemf>
 8003776:	b200      	sxth	r0, r0
 8003778:	e7c3      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 800377a:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800377c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003780:	0f1a      	lsrs	r2, r3, #28
 8003782:	2a09      	cmp	r2, #9
 8003784:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8003788:	f000 818e 	beq.w	8003aa8 <UI_GetReg+0x5dc>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800378c:	2b09      	cmp	r3, #9
 800378e:	d1b7      	bne.n	8003700 <UI_GetReg+0x234>
        pSPD = pMCT->pSpeedSensorAux;
 8003790:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 8003792:	2800      	cmp	r0, #0
 8003794:	d0b4      	beq.n	8003700 <UI_GetReg+0x234>
        bRetVal = STO_PLL_GetEstimatedCurrent((STO_PLL_Handle_t*)pSPD).beta;
 8003796:	f003 fe75 	bl	8007484 <STO_PLL_GetEstimatedCurrent>
 800379a:	1400      	asrs	r0, r0, #16
 800379c:	e7b1      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 800379e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80037a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80037a4:	0f1a      	lsrs	r2, r3, #28
 80037a6:	2a09      	cmp	r2, #9
 80037a8:	f3c3 6303 	ubfx	r3, r3, #24, #4
 80037ac:	f000 819c 	beq.w	8003ae8 <UI_GetReg+0x61c>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80037b0:	2b09      	cmp	r3, #9
 80037b2:	d1a5      	bne.n	8003700 <UI_GetReg+0x234>
        pSPD = pMCT->pSpeedSensorAux;
 80037b4:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 80037b6:	2800      	cmp	r0, #0
 80037b8:	d0a2      	beq.n	8003700 <UI_GetReg+0x234>
        bRetVal = STO_PLL_GetEstimatedCurrent((STO_PLL_Handle_t*)pSPD).alpha;
 80037ba:	f003 fe63 	bl	8007484 <STO_PLL_GetEstimatedCurrent>
 80037be:	b200      	sxth	r0, r0
 80037c0:	e79f      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80037c2:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80037c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80037c8:	0f1a      	lsrs	r2, r3, #28
 80037ca:	2a09      	cmp	r2, #9
 80037cc:	f3c3 6303 	ubfx	r3, r3, #24, #4
 80037d0:	f000 8174 	beq.w	8003abc <UI_GetReg+0x5f0>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80037d4:	2b09      	cmp	r3, #9
 80037d6:	d193      	bne.n	8003700 <UI_GetReg+0x234>
        pSPD = pMCT->pSpeedSensorAux;
 80037d8:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 80037da:	2800      	cmp	r0, #0
 80037dc:	d090      	beq.n	8003700 <UI_GetReg+0x234>
        bRetVal = SPD_GetS16Speed(pSPD);
 80037de:	f003 f933 	bl	8006a48 <SPD_GetS16Speed>
 80037e2:	e78e      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80037e4:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80037e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80037ea:	0f1a      	lsrs	r2, r3, #28
 80037ec:	2a09      	cmp	r2, #9
 80037ee:	f3c3 6303 	ubfx	r3, r3, #24, #4
 80037f2:	f000 815e 	beq.w	8003ab2 <UI_GetReg+0x5e6>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80037f6:	2b09      	cmp	r3, #9
 80037f8:	d182      	bne.n	8003700 <UI_GetReg+0x234>
        pSPD = pMCT->pSpeedSensorAux;
 80037fa:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 80037fc:	2800      	cmp	r0, #0
 80037fe:	f43f af7f 	beq.w	8003700 <UI_GetReg+0x234>
        bRetVal = SPD_GetElAngle(pSPD);
 8003802:	f003 f8e5 	bl	80069d0 <SPD_GetElAngle>
 8003806:	e77c      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)UI_GetSelectedMC(pHandle);
 8003808:	f7ff fc38 	bl	800307c <UI_GetSelectedMC>
    break;
 800380c:	e779      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetIalphabeta(pMCI).beta;
 800380e:	4630      	mov	r0, r6
 8003810:	f7fd fe9e 	bl	8001550 <MCI_GetIalphabeta>
 8003814:	1400      	asrs	r0, r0, #16
    break;
 8003816:	e774      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 8003818:	4630      	mov	r0, r6
 800381a:	f7fd fe8d 	bl	8001538 <MCI_GetMecSpeedRefUnit>
 800381e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003822:	0040      	lsls	r0, r0, #1
    break;
 8003824:	e76d      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)MCI_GetControlMode(pMCI);
 8003826:	4630      	mov	r0, r6
 8003828:	f7fd fe70 	bl	800150c <MCI_GetControlMode>
    break;
 800382c:	e769      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)STM_GetState(pMCT->pStateMachine);
 800382e:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8003830:	f003 fa76 	bl	8006d20 <STM_GetState>
	break;
 8003834:	e765      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 8003836:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8003838:	f003 fa80 	bl	8006d3c <STM_GetFaultState>
	break;
 800383c:	e761      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDSpeed);
 800383e:	6828      	ldr	r0, [r5, #0]
 8003840:	f002 fe38 	bl	80064b4 <PID_GetKI>
    break;
 8003844:	e75d      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDSpeed);
 8003846:	6828      	ldr	r0, [r5, #0]
 8003848:	f002 fe30 	bl	80064ac <PID_GetKP>
    break;
 800384c:	e759      	b.n	8003702 <UI_GetReg+0x236>
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 800384e:	4630      	mov	r0, r6
 8003850:	f7fd fe5c 	bl	800150c <MCI_GetControlMode>
 8003854:	2801      	cmp	r0, #1
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8003856:	4630      	mov	r0, r6
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8003858:	f000 814b 	beq.w	8003af2 <UI_GetReg+0x626>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI) * _RPM)/SPEED_UNIT) ;
 800385c:	f7fd fe6c 	bl	8001538 <MCI_GetMecSpeedRefUnit>
 8003860:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003864:	0040      	lsls	r0, r0, #1
 8003866:	e74c      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003868:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800386a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800386e:	0f1a      	lsrs	r2, r3, #28
 8003870:	2a09      	cmp	r2, #9
 8003872:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8003876:	f000 8103 	beq.w	8003a80 <UI_GetReg+0x5b4>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800387a:	2b09      	cmp	r3, #9
 800387c:	f47f af40 	bne.w	8003700 <UI_GetReg+0x234>
        pSPD = pMCT->pSpeedSensorAux;
 8003880:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 8003882:	2800      	cmp	r0, #0
 8003884:	f43f af3c 	beq.w	8003700 <UI_GetReg+0x234>
        bRetVal = STO_PLL_GetObservedBemfLevel((STO_PLL_Handle_t*)pSPD) >> 16;
 8003888:	f003 fe3c 	bl	8007504 <STO_PLL_GetObservedBemfLevel>
 800388c:	1400      	asrs	r0, r0, #16
 800388e:	e738      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003890:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8003892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003896:	0f1a      	lsrs	r2, r3, #28
 8003898:	2a09      	cmp	r2, #9
 800389a:	f3c3 6303 	ubfx	r3, r3, #24, #4
 800389e:	f000 812e 	beq.w	8003afe <UI_GetReg+0x632>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80038a2:	2b09      	cmp	r3, #9
 80038a4:	f47f af2c 	bne.w	8003700 <UI_GetReg+0x234>
        pSPD = pMCT->pSpeedSensorAux;
 80038a8:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 80038aa:	2800      	cmp	r0, #0
 80038ac:	f43f af28 	beq.w	8003700 <UI_GetReg+0x234>
        bRetVal = STO_PLL_GetEstimatedBemfLevel((STO_PLL_Handle_t*)pSPD) >> 16;
 80038b0:	f003 fe24 	bl	80074fc <STO_PLL_GetEstimatedBemfLevel>
 80038b4:	1400      	asrs	r0, r0, #16
 80038b6:	e724      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKIDivisor(pMCT->pPIDSpeed);
 80038b8:	6828      	ldr	r0, [r5, #0]
 80038ba:	f002 fe03 	bl	80064c4 <PID_GetKIDivisor>
    break;
 80038be:	e720      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetValphabeta(pMCI).alpha;
 80038c0:	4630      	mov	r0, r6
 80038c2:	f7fd fe67 	bl	8001594 <MCI_GetValphabeta>
 80038c6:	b200      	sxth	r0, r0
    break;
 80038c8:	e71b      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKPDivisor(pMCT->pPIDSpeed);
 80038ca:	6828      	ldr	r0, [r5, #0]
 80038cc:	f002 fdf8 	bl	80064c0 <PID_GetKPDivisor>
    break;
 80038d0:	e717      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetVqd(pMCI).d;
 80038d2:	4630      	mov	r0, r6
 80038d4:	f7fd fe54 	bl	8001580 <MCI_GetVqd>
 80038d8:	1400      	asrs	r0, r0, #16
    break;
 80038da:	e712      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetValphabeta(pMCI).beta;
 80038dc:	4630      	mov	r0, r6
 80038de:	f7fd fe59 	bl	8001594 <MCI_GetValphabeta>
 80038e2:	1400      	asrs	r0, r0, #16
    break;
 80038e4:	e70d      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDSpeed);
 80038e6:	6828      	ldr	r0, [r5, #0]
 80038e8:	f002 fdf0 	bl	80064cc <PID_GetKD>
    break;
 80038ec:	e709      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80038ee:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80038f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80038f4:	0f1a      	lsrs	r2, r3, #28
 80038f6:	2a09      	cmp	r2, #9
 80038f8:	f3c3 6303 	ubfx	r3, r3, #24, #4
 80038fc:	f000 8104 	beq.w	8003b08 <UI_GetReg+0x63c>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003900:	2b09      	cmp	r3, #9
 8003902:	f000 8104 	beq.w	8003b0e <UI_GetReg+0x642>
      bRetVal = (int32_t)hPgain;
 8003906:	f9bd 0038 	ldrsh.w	r0, [sp, #56]	; 0x38
    break;
 800390a:	e6fa      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetVqd(pMCI).q;
 800390c:	4630      	mov	r0, r6
 800390e:	f7fd fe37 	bl	8001580 <MCI_GetVqd>
 8003912:	b200      	sxth	r0, r0
    break;
 8003914:	e6f5      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003916:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8003918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800391c:	0f1a      	lsrs	r2, r3, #28
 800391e:	3a01      	subs	r2, #1
 8003920:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8003924:	2a01      	cmp	r2, #1
 8003926:	f103 33ff 	add.w	r3, r3, #4294967295
 800392a:	f240 809f 	bls.w	8003a6c <UI_GetReg+0x5a0>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800392e:	2b01      	cmp	r3, #1
 8003930:	f63f aee6 	bhi.w	8003700 <UI_GetReg+0x234>
 8003934:	e750      	b.n	80037d8 <UI_GetReg+0x30c>
      MC_Protocol_REG_t value = UI_GetDAC(pHandle, DAC_CH1);
 8003936:	2101      	movs	r1, #1
 8003938:	f7ff fdc2 	bl	80034c0 <UI_GetDAC>
    break;
 800393c:	e6e1      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)VBS_GetAvBusVoltage_V(pMCT->pBusVoltageSensor);
 800393e:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8003940:	f001 fe94 	bl	800566c <VBS_GetAvBusVoltage_V>
    break;
 8003944:	e6dd      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003946:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8003948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800394c:	0f1a      	lsrs	r2, r3, #28
 800394e:	2a09      	cmp	r2, #9
 8003950:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8003954:	f000 80c3 	beq.w	8003ade <UI_GetReg+0x612>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003958:	2b09      	cmp	r3, #9
 800395a:	d1d4      	bne.n	8003906 <UI_GetReg+0x43a>
        pSPD = pMCT->pSpeedSensorAux;
 800395c:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 800395e:	2800      	cmp	r0, #0
 8003960:	d0d1      	beq.n	8003906 <UI_GetReg+0x43a>
        STO_GetPLLGains((STO_PLL_Handle_t*)pSPD,&hPgain,&hIgain);
 8003962:	aa0f      	add	r2, sp, #60	; 0x3c
 8003964:	a90e      	add	r1, sp, #56	; 0x38
 8003966:	f003 fdad 	bl	80074c4 <STO_GetPLLGains>
 800396a:	e7cc      	b.n	8003906 <UI_GetReg+0x43a>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 800396c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800396e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003972:	0f1a      	lsrs	r2, r3, #28
 8003974:	2a09      	cmp	r2, #9
 8003976:	f3c3 6303 	ubfx	r3, r3, #24, #4
 800397a:	f000 80a4 	beq.w	8003ac6 <UI_GetReg+0x5fa>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800397e:	2b09      	cmp	r3, #9
 8003980:	f000 80a4 	beq.w	8003acc <UI_GetReg+0x600>
      bRetVal = (int32_t)hIgain;
 8003984:	f9bd 003c 	ldrsh.w	r0, [sp, #60]	; 0x3c
    break;
 8003988:	e6bb      	b.n	8003702 <UI_GetReg+0x236>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 800398a:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800398c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003990:	0f1a      	lsrs	r2, r3, #28
 8003992:	2a09      	cmp	r2, #9
 8003994:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8003998:	f000 8081 	beq.w	8003a9e <UI_GetReg+0x5d2>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800399c:	2b09      	cmp	r3, #9
 800399e:	d1f1      	bne.n	8003984 <UI_GetReg+0x4b8>
        pSPD = pMCT->pSpeedSensorAux;
 80039a0:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 80039a2:	2800      	cmp	r0, #0
 80039a4:	d0ee      	beq.n	8003984 <UI_GetReg+0x4b8>
        STO_PLL_GetObserverGains((STO_PLL_Handle_t*)pSPD,&hC1,&hC2);
 80039a6:	aa0f      	add	r2, sp, #60	; 0x3c
 80039a8:	a90e      	add	r1, sp, #56	; 0x38
 80039aa:	f003 fd7f 	bl	80074ac <STO_PLL_GetObserverGains>
 80039ae:	e7e9      	b.n	8003984 <UI_GetReg+0x4b8>
      bRetVal = MPM_GetAvrgElMotorPowerW(pMCT->pMPM);
 80039b0:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 80039b2:	f002 fd13 	bl	80063dc <MPM_GetAvrgElMotorPowerW>
    break;
 80039b6:	e6a4      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)NTC_GetAvTemp_C(pMCT->pTemperatureSensor);
 80039b8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80039ba:	f002 fd55 	bl	8006468 <NTC_GetAvTemp_C>
    break;
 80039be:	e6a0      	b.n	8003702 <UI_GetReg+0x236>
      MC_Protocol_REG_t value = UI_GetDAC(pHandle, DAC_CH0);
 80039c0:	2100      	movs	r1, #0
 80039c2:	f7ff fd7d 	bl	80034c0 <UI_GetDAC>
    break;
 80039c6:	e69c      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (STC_GetMinAppNegativeMecSpeedUnit(pMCT->pSpeednTorqueCtrl)  * _RPM)/SPEED_UNIT ;
 80039c8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80039ca:	f003 f8fd 	bl	8006bc8 <STC_GetMinAppNegativeMecSpeedUnit>
 80039ce:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80039d2:	0040      	lsls	r0, r0, #1
    break;
 80039d4:	e695      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (STC_GetMaxAppPositiveMecSpeedUnit(pMCT->pSpeednTorqueCtrl) * _RPM)/SPEED_UNIT ;
 80039d6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80039d8:	f003 f8f4 	bl	8006bc4 <STC_GetMaxAppPositiveMecSpeedUnit>
 80039dc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80039e0:	0040      	lsls	r0, r0, #1
    break;
 80039e2:	e68e      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDId);
 80039e4:	68a8      	ldr	r0, [r5, #8]
 80039e6:	f002 fd71 	bl	80064cc <PID_GetKD>
    break;
 80039ea:	e68a      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDId);
 80039ec:	68a8      	ldr	r0, [r5, #8]
 80039ee:	f002 fd61 	bl	80064b4 <PID_GetKI>
    break;
 80039f2:	e686      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDId);
 80039f4:	68a8      	ldr	r0, [r5, #8]
 80039f6:	f002 fd59 	bl	80064ac <PID_GetKP>
    break;
 80039fa:	e682      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)(MC_UID);
 80039fc:	4848      	ldr	r0, [pc, #288]	; (8003b20 <UI_GetReg+0x654>)
 80039fe:	e680      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDIq);
 8003a00:	6868      	ldr	r0, [r5, #4]
 8003a02:	f002 fd63 	bl	80064cc <PID_GetKD>
    break;
 8003a06:	e67c      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDIq);
 8003a08:	6868      	ldr	r0, [r5, #4]
 8003a0a:	f002 fd53 	bl	80064b4 <PID_GetKI>
    break;
 8003a0e:	e678      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDIq);
 8003a10:	6868      	ldr	r0, [r5, #4]
 8003a12:	f002 fd4b 	bl	80064ac <PID_GetKP>
    break;
 8003a16:	e674      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetIalphabeta(pMCI).alpha;
 8003a18:	4630      	mov	r0, r6
 8003a1a:	f7fd fd99 	bl	8001550 <MCI_GetIalphabeta>
 8003a1e:	b200      	sxth	r0, r0
    break;
 8003a20:	e66f      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetIab(pMCI).b;
 8003a22:	4630      	mov	r0, r6
 8003a24:	f7fd fd8c 	bl	8001540 <MCI_GetIab>
 8003a28:	1400      	asrs	r0, r0, #16
    break;
 8003a2a:	e66a      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetIab(pMCI).a;
 8003a2c:	4630      	mov	r0, r6
 8003a2e:	f7fd fd87 	bl	8001540 <MCI_GetIab>
 8003a32:	b200      	sxth	r0, r0
    break;
 8003a34:	e665      	b.n	8003702 <UI_GetReg+0x236>
      if (pMCT->pRevupCtrl)
 8003a36:	6968      	ldr	r0, [r5, #20]
 8003a38:	2800      	cmp	r0, #0
 8003a3a:	f43f ae61 	beq.w	8003700 <UI_GetReg+0x234>
        bRetVal = (int32_t)RUC_GetNumberOfPhases(pMCT->pRevupCtrl);
 8003a3e:	f003 faf5 	bl	800702c <RUC_GetNumberOfPhases>
 8003a42:	e65e      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetIqd(pMCI).d;
 8003a44:	4630      	mov	r0, r6
 8003a46:	f7fd fd8b 	bl	8001560 <MCI_GetIqd>
 8003a4a:	1400      	asrs	r0, r0, #16
    break;
 8003a4c:	e659      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = MCI_GetIqd(pMCI).q;
 8003a4e:	4630      	mov	r0, r6
 8003a50:	f7fd fd86 	bl	8001560 <MCI_GetIqd>
 8003a54:	b200      	sxth	r0, r0
    break;
 8003a56:	e654      	b.n	8003702 <UI_GetReg+0x236>
      bRetVal = (int32_t)((MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 8003a58:	4630      	mov	r0, r6
 8003a5a:	f7fd fd65 	bl	8001528 <MCI_GetAvrgMecSpeedUnit>
 8003a5e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003a62:	0040      	lsls	r0, r0, #1
    break;
 8003a64:	e64d      	b.n	8003702 <UI_GetReg+0x236>
        *success = false;
 8003a66:	2000      	movs	r0, #0
 8003a68:	7010      	strb	r0, [r2, #0]
  return bRetVal;
 8003a6a:	e64a      	b.n	8003702 <UI_GetReg+0x236>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003a6c:	2b01      	cmp	r3, #1
        pSPD = pMCT->pSpeedSensorMain;
 8003a6e:	69a8      	ldr	r0, [r5, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003a70:	f63f aeb3 	bhi.w	80037da <UI_GetReg+0x30e>
 8003a74:	e6b0      	b.n	80037d8 <UI_GetReg+0x30c>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003a76:	2b01      	cmp	r3, #1
        pSPD = pMCT->pSpeedSensorMain;
 8003a78:	69a8      	ldr	r0, [r5, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003a7a:	f63f aebf 	bhi.w	80037fc <UI_GetReg+0x330>
 8003a7e:	e6bc      	b.n	80037fa <UI_GetReg+0x32e>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003a80:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003a82:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003a84:	f47f aefd 	bne.w	8003882 <UI_GetReg+0x3b6>
 8003a88:	e6fa      	b.n	8003880 <UI_GetReg+0x3b4>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003a8a:	2b09      	cmp	r3, #9
       pSPD = pMCT->pSpeedSensorMain;
 8003a8c:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003a8e:	f47f ae5c 	bne.w	800374a <UI_GetReg+0x27e>
 8003a92:	e659      	b.n	8003748 <UI_GetReg+0x27c>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003a94:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003a96:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003a98:	f47f ae69 	bne.w	800376e <UI_GetReg+0x2a2>
 8003a9c:	e666      	b.n	800376c <UI_GetReg+0x2a0>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003a9e:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003aa0:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003aa2:	f47f af7e 	bne.w	80039a2 <UI_GetReg+0x4d6>
 8003aa6:	e77b      	b.n	80039a0 <UI_GetReg+0x4d4>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003aa8:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003aaa:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003aac:	f47f ae71 	bne.w	8003792 <UI_GetReg+0x2c6>
 8003ab0:	e66e      	b.n	8003790 <UI_GetReg+0x2c4>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003ab2:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003ab4:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003ab6:	f47f aea1 	bne.w	80037fc <UI_GetReg+0x330>
 8003aba:	e69e      	b.n	80037fa <UI_GetReg+0x32e>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003abc:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003abe:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003ac0:	f47f ae8b 	bne.w	80037da <UI_GetReg+0x30e>
 8003ac4:	e688      	b.n	80037d8 <UI_GetReg+0x30c>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003ac6:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003ac8:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003aca:	d100      	bne.n	8003ace <UI_GetReg+0x602>
        pSPD = pMCT->pSpeedSensorAux;
 8003acc:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 8003ace:	2800      	cmp	r0, #0
 8003ad0:	f43f af58 	beq.w	8003984 <UI_GetReg+0x4b8>
        STO_GetPLLGains((STO_PLL_Handle_t*)pSPD,&hPgain,&hIgain);
 8003ad4:	aa0f      	add	r2, sp, #60	; 0x3c
 8003ad6:	a90e      	add	r1, sp, #56	; 0x38
 8003ad8:	f003 fcf4 	bl	80074c4 <STO_GetPLLGains>
 8003adc:	e752      	b.n	8003984 <UI_GetReg+0x4b8>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003ade:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003ae0:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003ae2:	f47f af3c 	bne.w	800395e <UI_GetReg+0x492>
 8003ae6:	e739      	b.n	800395c <UI_GetReg+0x490>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003ae8:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003aea:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003aec:	f47f ae63 	bne.w	80037b6 <UI_GetReg+0x2ea>
 8003af0:	e660      	b.n	80037b4 <UI_GetReg+0x2e8>
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8003af2:	f7fd fd0d 	bl	8001510 <MCI_GetLastRampFinalSpeed>
 8003af6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003afa:	0040      	lsls	r0, r0, #1
 8003afc:	e601      	b.n	8003702 <UI_GetReg+0x236>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003afe:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003b00:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003b02:	f47f aed2 	bne.w	80038aa <UI_GetReg+0x3de>
 8003b06:	e6cf      	b.n	80038a8 <UI_GetReg+0x3dc>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003b08:	2b09      	cmp	r3, #9
        pSPD = pMCT->pSpeedSensorMain;
 8003b0a:	69a8      	ldr	r0, [r5, #24]
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003b0c:	d100      	bne.n	8003b10 <UI_GetReg+0x644>
        pSPD = pMCT->pSpeedSensorAux;
 8003b0e:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 8003b10:	2800      	cmp	r0, #0
 8003b12:	f43f aef8 	beq.w	8003906 <UI_GetReg+0x43a>
        STO_PLL_GetObserverGains((STO_PLL_Handle_t*)pSPD,&hC1,&hC2);
 8003b16:	aa0f      	add	r2, sp, #60	; 0x3c
 8003b18:	a90e      	add	r1, sp, #56	; 0x38
 8003b1a:	f003 fcc7 	bl	80074ac <STO_PLL_GetObserverGains>
 8003b1e:	e6f2      	b.n	8003906 <UI_GetReg+0x43a>
 8003b20:	34a6847a 	.word	0x34a6847a

08003b24 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b24:	4b05      	ldr	r3, [pc, #20]	; (8003b3c <SystemInit+0x18>)
 8003b26:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003b2a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b2e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003b32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003b36:	6099      	str	r1, [r3, #8]
#endif
}
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	e000ed00 	.word	0xe000ed00

08003b40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b40:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b42:	4a0e      	ldr	r2, [pc, #56]	; (8003b7c <HAL_InitTick+0x3c>)
 8003b44:	4b0e      	ldr	r3, [pc, #56]	; (8003b80 <HAL_InitTick+0x40>)
 8003b46:	7812      	ldrb	r2, [r2, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
{
 8003b4a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b50:	fbb0 f0f2 	udiv	r0, r0, r2
 8003b54:	fbb3 f0f0 	udiv	r0, r3, r0
 8003b58:	f000 faf8 	bl	800414c <HAL_SYSTICK_Config>
 8003b5c:	b908      	cbnz	r0, 8003b62 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b5e:	2d0f      	cmp	r5, #15
 8003b60:	d901      	bls.n	8003b66 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8003b62:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003b64:	bd38      	pop	{r3, r4, r5, pc}
 8003b66:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b68:	4602      	mov	r2, r0
 8003b6a:	4629      	mov	r1, r5
 8003b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b70:	f000 faa8 	bl	80040c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b74:	4b03      	ldr	r3, [pc, #12]	; (8003b84 <HAL_InitTick+0x44>)
 8003b76:	4620      	mov	r0, r4
 8003b78:	601d      	str	r5, [r3, #0]
}
 8003b7a:	bd38      	pop	{r3, r4, r5, pc}
 8003b7c:	20000700 	.word	0x20000700
 8003b80:	200006fc 	.word	0x200006fc
 8003b84:	20000704 	.word	0x20000704

08003b88 <HAL_Init>:
{
 8003b88:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b8a:	4b0b      	ldr	r3, [pc, #44]	; (8003bb8 <HAL_Init+0x30>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b92:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b9a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ba2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ba4:	2003      	movs	r0, #3
 8003ba6:	f000 fa7b 	bl	80040a0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003baa:	2004      	movs	r0, #4
 8003bac:	f7ff ffc8 	bl	8003b40 <HAL_InitTick>
  HAL_MspInit();
 8003bb0:	f7fe fedc 	bl	800296c <HAL_MspInit>
}
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	bd08      	pop	{r3, pc}
 8003bb8:	40023c00 	.word	0x40023c00

08003bbc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003bbc:	4a03      	ldr	r2, [pc, #12]	; (8003bcc <HAL_IncTick+0x10>)
 8003bbe:	4b04      	ldr	r3, [pc, #16]	; (8003bd0 <HAL_IncTick+0x14>)
 8003bc0:	6811      	ldr	r1, [r2, #0]
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	440b      	add	r3, r1
 8003bc6:	6013      	str	r3, [r2, #0]
}
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	20000b0c 	.word	0x20000b0c
 8003bd0:	20000700 	.word	0x20000700

08003bd4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003bd4:	4b01      	ldr	r3, [pc, #4]	; (8003bdc <HAL_GetTick+0x8>)
 8003bd6:	6818      	ldr	r0, [r3, #0]
}
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	20000b0c 	.word	0x20000b0c

08003be0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003be0:	b538      	push	{r3, r4, r5, lr}
 8003be2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003be4:	f7ff fff6 	bl	8003bd4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003be8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003bea:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003bec:	d002      	beq.n	8003bf4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bee:	4b04      	ldr	r3, [pc, #16]	; (8003c00 <HAL_Delay+0x20>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bf4:	f7ff ffee 	bl	8003bd4 <HAL_GetTick>
 8003bf8:	1b40      	subs	r0, r0, r5
 8003bfa:	42a0      	cmp	r0, r4
 8003bfc:	d3fa      	bcc.n	8003bf4 <HAL_Delay+0x14>
  {
  }
}
 8003bfe:	bd38      	pop	{r3, r4, r5, pc}
 8003c00:	20000700 	.word	0x20000700

08003c04 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c04:	2800      	cmp	r0, #0
 8003c06:	f000 8091 	beq.w	8003d2c <HAL_ADC_Init+0x128>
{
 8003c0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c0c:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003c0e:	4604      	mov	r4, r0
 8003c10:	2d00      	cmp	r5, #0
 8003c12:	f000 8081 	beq.w	8003d18 <HAL_ADC_Init+0x114>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c18:	06db      	lsls	r3, r3, #27
 8003c1a:	d504      	bpl.n	8003c26 <HAL_ADC_Init+0x22>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003c1c:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 8003c1e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8003c20:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 8003c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8003c26:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003c28:	494d      	ldr	r1, [pc, #308]	; (8003d60 <HAL_ADC_Init+0x15c>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c2a:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c2c:	4d4d      	ldr	r5, [pc, #308]	; (8003d64 <HAL_ADC_Init+0x160>)
    ADC_STATE_CLR_SET(hadc->State,
 8003c2e:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8003c32:	f022 0202 	bic.w	r2, r2, #2
 8003c36:	f042 0202 	orr.w	r2, r2, #2
 8003c3a:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003c3c:	684a      	ldr	r2, [r1, #4]
 8003c3e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003c42:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003c44:	684a      	ldr	r2, [r1, #4]
 8003c46:	6860      	ldr	r0, [r4, #4]
 8003c48:	4302      	orrs	r2, r0
 8003c4a:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c4c:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c4e:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c50:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c52:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c54:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8003c58:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c5a:	685a      	ldr	r2, [r3, #4]
 8003c5c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003c60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c62:	6858      	ldr	r0, [r3, #4]
 8003c64:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 8003c68:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c6a:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c6c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c6e:	4339      	orrs	r1, r7
 8003c70:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c72:	6899      	ldr	r1, [r3, #8]
 8003c74:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8003c78:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c7a:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c7c:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c7e:	ea42 0206 	orr.w	r2, r2, r6
 8003c82:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c84:	d054      	beq.n	8003d30 <HAL_ADC_Init+0x12c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c86:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003c88:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c8a:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8003c8e:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	4310      	orrs	r0, r2
 8003c94:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c96:	6899      	ldr	r1, [r3, #8]
 8003c98:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8003c9c:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	432a      	orrs	r2, r5
 8003ca2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ca4:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ca6:	7e25      	ldrb	r5, [r4, #24]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ca8:	f894 0020 	ldrb.w	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003cac:	f021 0102 	bic.w	r1, r1, #2
 8003cb0:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 8003cb8:	609a      	str	r2, [r3, #8]
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003cba:	685a      	ldr	r2, [r3, #4]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003cbc:	2800      	cmp	r0, #0
 8003cbe:	d140      	bne.n	8003d42 <HAL_ADC_Init+0x13e>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003cc0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cc4:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003cc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003cc8:	69e5      	ldr	r5, [r4, #28]
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003cca:	f894 7030 	ldrb.w	r7, [r4, #48]	; 0x30
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003cce:	6966      	ldr	r6, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003cd0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003cd4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003cd6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003cd8:	3d01      	subs	r5, #1
 8003cda:	ea40 5005 	orr.w	r0, r0, r5, lsl #20
 8003cde:	62d8      	str	r0, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ce0:	6898      	ldr	r0, [r3, #8]
 8003ce2:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8003ce6:	6098      	str	r0, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003ce8:	6899      	ldr	r1, [r3, #8]
 8003cea:	ea41 2147 	orr.w	r1, r1, r7, lsl #9
 8003cee:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003cf0:	6899      	ldr	r1, [r3, #8]
 8003cf2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003cf6:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003cf8:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003cfa:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003cfc:	ea42 2286 	orr.w	r2, r2, r6, lsl #10
 8003d00:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003d02:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003d04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d06:	f023 0303 	bic.w	r3, r3, #3
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8003d10:	2300      	movs	r3, #0
 8003d12:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 8003d18:	f7fe fe46 	bl	80029a8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003d1c:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8003d20:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d24:	06db      	lsls	r3, r3, #27
 8003d26:	f53f af79 	bmi.w	8003c1c <HAL_ADC_Init+0x18>
 8003d2a:	e77c      	b.n	8003c26 <HAL_ADC_Init+0x22>
    return HAL_ERROR;
 8003d2c:	2001      	movs	r0, #1
}
 8003d2e:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d30:	689a      	ldr	r2, [r3, #8]
 8003d32:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d36:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d38:	689a      	ldr	r2, [r3, #8]
 8003d3a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d3e:	609a      	str	r2, [r3, #8]
 8003d40:	e7b0      	b.n	8003ca4 <HAL_ADC_Init+0xa0>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d46:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d48:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d4a:	685a      	ldr	r2, [r3, #4]
 8003d4c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003d50:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	3901      	subs	r1, #1
 8003d56:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8003d5a:	605a      	str	r2, [r3, #4]
 8003d5c:	e7b3      	b.n	8003cc6 <HAL_ADC_Init+0xc2>
 8003d5e:	bf00      	nop
 8003d60:	40012300 	.word	0x40012300
 8003d64:	0f000001 	.word	0x0f000001

08003d68 <HAL_ADC_ConfigChannel>:
{
 8003d68:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 8003d6a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003d6e:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8003d70:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8003d72:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8003d74:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003d76:	f000 8094 	beq.w	8003ea2 <HAL_ADC_ConfigChannel+0x13a>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003d7a:	680d      	ldr	r5, [r1, #0]
 8003d7c:	688a      	ldr	r2, [r1, #8]
 8003d7e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hadc);
 8003d80:	2401      	movs	r4, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003d82:	2d09      	cmp	r5, #9
 8003d84:	b2af      	uxth	r7, r5
  __HAL_LOCK(hadc);
 8003d86:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003d8a:	d829      	bhi.n	8003de0 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003d8c:	691c      	ldr	r4, [r3, #16]
 8003d8e:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 8003d92:	f04f 0c07 	mov.w	ip, #7
 8003d96:	fa0c fc06 	lsl.w	ip, ip, r6
 8003d9a:	ea24 040c 	bic.w	r4, r4, ip
 8003d9e:	611c      	str	r4, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003da0:	691c      	ldr	r4, [r3, #16]
 8003da2:	fa02 f606 	lsl.w	r6, r2, r6
 8003da6:	4326      	orrs	r6, r4
 8003da8:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7U)
 8003daa:	684e      	ldr	r6, [r1, #4]
 8003dac:	2e06      	cmp	r6, #6
 8003dae:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8003db2:	d82a      	bhi.n	8003e0a <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003db4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003db6:	3a05      	subs	r2, #5
 8003db8:	241f      	movs	r4, #31
 8003dba:	4094      	lsls	r4, r2
 8003dbc:	ea21 0104 	bic.w	r1, r1, r4
 8003dc0:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003dc2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003dc4:	fa07 f202 	lsl.w	r2, r7, r2
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003dcc:	4a3d      	ldr	r2, [pc, #244]	; (8003ec4 <HAL_ADC_ConfigChannel+0x15c>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d02d      	beq.n	8003e2e <HAL_ADC_ConfigChannel+0xc6>
  __HAL_UNLOCK(hadc);
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8003dd8:	4618      	mov	r0, r3
}
 8003dda:	b002      	add	sp, #8
 8003ddc:	bcf0      	pop	{r4, r5, r6, r7}
 8003dde:	4770      	bx	lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003de0:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 8003de4:	68dc      	ldr	r4, [r3, #12]
 8003de6:	3e1e      	subs	r6, #30
 8003de8:	f04f 0c07 	mov.w	ip, #7
 8003dec:	fa0c fc06 	lsl.w	ip, ip, r6
 8003df0:	ea24 040c 	bic.w	r4, r4, ip
 8003df4:	60dc      	str	r4, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003df6:	68dc      	ldr	r4, [r3, #12]
 8003df8:	fa02 f606 	lsl.w	r6, r2, r6
 8003dfc:	4326      	orrs	r6, r4
 8003dfe:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7U)
 8003e00:	684e      	ldr	r6, [r1, #4]
 8003e02:	2e06      	cmp	r6, #6
 8003e04:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8003e08:	d9d4      	bls.n	8003db4 <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 8003e0a:	2e0c      	cmp	r6, #12
 8003e0c:	d831      	bhi.n	8003e72 <HAL_ADC_ConfigChannel+0x10a>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e0e:	f1a2 0423 	sub.w	r4, r2, #35	; 0x23
 8003e12:	211f      	movs	r1, #31
 8003e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e16:	40a1      	lsls	r1, r4
 8003e18:	ea22 0201 	bic.w	r2, r2, r1
 8003e1c:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003e1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e20:	fa07 f204 	lsl.w	r2, r7, r4
 8003e24:	430a      	orrs	r2, r1
 8003e26:	631a      	str	r2, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003e28:	4a26      	ldr	r2, [pc, #152]	; (8003ec4 <HAL_ADC_ConfigChannel+0x15c>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d1d1      	bne.n	8003dd2 <HAL_ADC_ConfigChannel+0x6a>
 8003e2e:	2d12      	cmp	r5, #18
 8003e30:	d02d      	beq.n	8003e8e <HAL_ADC_ConfigChannel+0x126>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003e32:	4b25      	ldr	r3, [pc, #148]	; (8003ec8 <HAL_ADC_ConfigChannel+0x160>)
 8003e34:	429d      	cmp	r5, r3
 8003e36:	d138      	bne.n	8003eaa <HAL_ADC_ConfigChannel+0x142>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003e38:	4a24      	ldr	r2, [pc, #144]	; (8003ecc <HAL_ADC_ConfigChannel+0x164>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e3a:	4b25      	ldr	r3, [pc, #148]	; (8003ed0 <HAL_ADC_ConfigChannel+0x168>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003e3c:	6851      	ldr	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e3e:	4c25      	ldr	r4, [pc, #148]	; (8003ed4 <HAL_ADC_ConfigChannel+0x16c>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003e40:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 8003e44:	6051      	str	r1, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003e46:	6851      	ldr	r1, [r2, #4]
 8003e48:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8003e4c:	6051      	str	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	fba4 2303 	umull	r2, r3, r4, r3
 8003e54:	0c9b      	lsrs	r3, r3, #18
 8003e56:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8003e5e:	9b01      	ldr	r3, [sp, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d0b6      	beq.n	8003dd2 <HAL_ADC_ConfigChannel+0x6a>
        counter--;
 8003e64:	9b01      	ldr	r3, [sp, #4]
 8003e66:	3b01      	subs	r3, #1
 8003e68:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8003e6a:	9b01      	ldr	r3, [sp, #4]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1f9      	bne.n	8003e64 <HAL_ADC_ConfigChannel+0xfc>
 8003e70:	e7af      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x6a>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003e72:	f1a2 0141 	sub.w	r1, r2, #65	; 0x41
 8003e76:	241f      	movs	r4, #31
 8003e78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e7a:	408c      	lsls	r4, r1
 8003e7c:	ea22 0204 	bic.w	r2, r2, r4
 8003e80:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003e82:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8003e84:	fa07 f201 	lsl.w	r2, r7, r1
 8003e88:	4322      	orrs	r2, r4
 8003e8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e8c:	e79e      	b.n	8003dcc <HAL_ADC_ConfigChannel+0x64>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003e8e:	4b0f      	ldr	r3, [pc, #60]	; (8003ecc <HAL_ADC_ConfigChannel+0x164>)
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8003e96:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003e9e:	605a      	str	r2, [r3, #4]
 8003ea0:	e797      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x6a>
  __HAL_LOCK(hadc);
 8003ea2:	2002      	movs	r0, #2
}
 8003ea4:	b002      	add	sp, #8
 8003ea6:	bcf0      	pop	{r4, r5, r6, r7}
 8003ea8:	4770      	bx	lr
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003eaa:	2d11      	cmp	r5, #17
 8003eac:	d191      	bne.n	8003dd2 <HAL_ADC_ConfigChannel+0x6a>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003eae:	4b07      	ldr	r3, [pc, #28]	; (8003ecc <HAL_ADC_ConfigChannel+0x164>)
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8003eb6:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003ebe:	605a      	str	r2, [r3, #4]
 8003ec0:	e787      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x6a>
 8003ec2:	bf00      	nop
 8003ec4:	40012000 	.word	0x40012000
 8003ec8:	10000012 	.word	0x10000012
 8003ecc:	40012300 	.word	0x40012300
 8003ed0:	200006fc 	.word	0x200006fc
 8003ed4:	431bde83 	.word	0x431bde83

08003ed8 <HAL_ADCEx_InjectedConfigChannel>:
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ed8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	f000 80d5 	beq.w	800408c <HAL_ADCEx_InjectedConfigChannel+0x1b4>
{
 8003ee2:	b4f0      	push	{r4, r5, r6, r7}
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8003ee4:	680d      	ldr	r5, [r1, #0]
 8003ee6:	688e      	ldr	r6, [r1, #8]
 8003ee8:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hadc);
 8003eea:	2201      	movs	r2, #1
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8003eec:	2d09      	cmp	r5, #9
 8003eee:	b2ac      	uxth	r4, r5
  __HAL_LOCK(hadc);
 8003ef0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8003ef4:	d86b      	bhi.n	8003fce <HAL_ADCEx_InjectedConfigChannel+0xf6>
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8003ef6:	691f      	ldr	r7, [r3, #16]
 8003ef8:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8003efc:	f04f 0c07 	mov.w	ip, #7
 8003f00:	fa0c fc02 	lsl.w	ip, ip, r2
 8003f04:	ea27 070c 	bic.w	r7, r7, ip
 8003f08:	611f      	str	r7, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003f0a:	691f      	ldr	r7, [r3, #16]
 8003f0c:	fa06 f202 	lsl.w	r2, r6, r2
 8003f10:	433a      	orrs	r2, r7
 8003f12:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8003f14:	6b9f      	ldr	r7, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8003f16:	f8d1 c010 	ldr.w	ip, [r1, #16]
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003f1a:	684e      	ldr	r6, [r1, #4]
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8003f1c:	f427 1740 	bic.w	r7, r7, #3145728	; 0x300000
 8003f20:	639f      	str	r7, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8003f22:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8003f24:	f10c 32ff 	add.w	r2, ip, #4294967295
 8003f28:	ea47 5702 	orr.w	r7, r7, r2, lsl #20
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003f2c:	1cf2      	adds	r2, r6, #3
 8003f2e:	eba2 020c 	sub.w	r2, r2, ip
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8003f32:	639f      	str	r7, [r3, #56]	; 0x38
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003f34:	b2d2      	uxtb	r2, r2
 8003f36:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8003f38:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003f3c:	f04f 0c1f 	mov.w	ip, #31
 8003f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8003f44:	ea27 070c 	bic.w	r7, r7, ip
 8003f48:	639f      	str	r7, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003f4a:	f8d3 c038 	ldr.w	ip, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003f4e:	698f      	ldr	r7, [r1, #24]
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003f50:	fa04 f202 	lsl.w	r2, r4, r2
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003f54:	4c4e      	ldr	r4, [pc, #312]	; (8004090 <HAL_ADCEx_InjectedConfigChannel+0x1b8>)
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003f56:	ea42 020c 	orr.w	r2, r2, ip
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003f5a:	42a7      	cmp	r7, r4
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003f5c:	639a      	str	r2, [r3, #56]	; 0x38
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003f5e:	d071      	beq.n	8004044 <HAL_ADCEx_InjectedConfigChannel+0x16c>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8003f60:	689c      	ldr	r4, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003f62:	f8d1 c01c 	ldr.w	ip, [r1, #28]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8003f66:	f424 2470 	bic.w	r4, r4, #983040	; 0xf0000
 8003f6a:	609c      	str	r4, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8003f6c:	689a      	ldr	r2, [r3, #8]
 8003f6e:	4317      	orrs	r7, r2
 8003f70:	609f      	str	r7, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8003f72:	689c      	ldr	r4, [r3, #8]
 8003f74:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8003f78:	609c      	str	r4, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003f7a:	689a      	ldr	r2, [r3, #8]
 8003f7c:	ea42 020c 	orr.w	r2, r2, ip
 8003f80:	609a      	str	r2, [r3, #8]
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8003f82:	7d4a      	ldrb	r2, [r1, #21]
 8003f84:	2a00      	cmp	r2, #0
 8003f86:	d058      	beq.n	800403a <HAL_ADCEx_InjectedConfigChannel+0x162>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8003f88:	685a      	ldr	r2, [r3, #4]
 8003f8a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f8e:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8003f90:	7d0a      	ldrb	r2, [r1, #20]
 8003f92:	b36a      	cbz	r2, 8003ff0 <HAL_ADCEx_InjectedConfigChannel+0x118>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f9a:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
  }
  
  switch(sConfigInjected->InjectedRank)
 8003f9c:	2e02      	cmp	r6, #2
 8003f9e:	68ca      	ldr	r2, [r1, #12]
 8003fa0:	d02d      	beq.n	8003ffe <HAL_ADCEx_InjectedConfigChannel+0x126>
 8003fa2:	2e03      	cmp	r6, #3
 8003fa4:	d061      	beq.n	800406a <HAL_ADCEx_InjectedConfigChannel+0x192>
 8003fa6:	2e01      	cmp	r6, #1
 8003fa8:	d055      	beq.n	8004056 <HAL_ADCEx_InjectedConfigChannel+0x17e>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
      break;
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8003faa:	6a19      	ldr	r1, [r3, #32]
 8003fac:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8003fb0:	f021 010f 	bic.w	r1, r1, #15
 8003fb4:	6219      	str	r1, [r3, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8003fb6:	6a19      	ldr	r1, [r3, #32]
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	621a      	str	r2, [r3, #32]
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8003fbc:	4a35      	ldr	r2, [pc, #212]	; (8004094 <HAL_ADCEx_InjectedConfigChannel+0x1bc>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d029      	beq.n	8004016 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
}
 8003fc8:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8003fca:	4618      	mov	r0, r3
}
 8003fcc:	4770      	bx	lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8003fce:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8003fd2:	68df      	ldr	r7, [r3, #12]
 8003fd4:	3a1e      	subs	r2, #30
 8003fd6:	f04f 0c07 	mov.w	ip, #7
 8003fda:	fa0c fc02 	lsl.w	ip, ip, r2
 8003fde:	ea27 070c 	bic.w	r7, r7, ip
 8003fe2:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003fe4:	68df      	ldr	r7, [r3, #12]
 8003fe6:	fa06 f202 	lsl.w	r2, r6, r2
 8003fea:	433a      	orrs	r2, r7
 8003fec:	60da      	str	r2, [r3, #12]
 8003fee:	e791      	b.n	8003f14 <HAL_ADCEx_InjectedConfigChannel+0x3c>
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8003ff0:	685a      	ldr	r2, [r3, #4]
 8003ff2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ff6:	605a      	str	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 8003ff8:	2e02      	cmp	r6, #2
 8003ffa:	68ca      	ldr	r2, [r1, #12]
 8003ffc:	d1d1      	bne.n	8003fa2 <HAL_ADCEx_InjectedConfigChannel+0xca>
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8003ffe:	6999      	ldr	r1, [r3, #24]
 8004000:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8004004:	f021 010f 	bic.w	r1, r1, #15
 8004008:	6199      	str	r1, [r3, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 800400a:	6999      	ldr	r1, [r3, #24]
 800400c:	430a      	orrs	r2, r1
 800400e:	619a      	str	r2, [r3, #24]
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8004010:	4a20      	ldr	r2, [pc, #128]	; (8004094 <HAL_ADCEx_InjectedConfigChannel+0x1bc>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d1d5      	bne.n	8003fc2 <HAL_ADCEx_InjectedConfigChannel+0xea>
 8004016:	2d12      	cmp	r5, #18
 8004018:	d031      	beq.n	800407e <HAL_ADCEx_InjectedConfigChannel+0x1a6>
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 800401a:	4b1f      	ldr	r3, [pc, #124]	; (8004098 <HAL_ADCEx_InjectedConfigChannel+0x1c0>)
 800401c:	429d      	cmp	r5, r3
 800401e:	d001      	beq.n	8004024 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004020:	2d11      	cmp	r5, #17
 8004022:	d1ce      	bne.n	8003fc2 <HAL_ADCEx_InjectedConfigChannel+0xea>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004024:	4a1d      	ldr	r2, [pc, #116]	; (800409c <HAL_ADCEx_InjectedConfigChannel+0x1c4>)
 8004026:	6853      	ldr	r3, [r2, #4]
 8004028:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800402c:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hadc);
 800402e:	2300      	movs	r3, #0
 8004030:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8004034:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8004036:	4618      	mov	r0, r3
}
 8004038:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 800403a:	685a      	ldr	r2, [r3, #4]
 800403c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004040:	605a      	str	r2, [r3, #4]
 8004042:	e7a5      	b.n	8003f90 <HAL_ADCEx_InjectedConfigChannel+0xb8>
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 800404a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8004052:	609a      	str	r2, [r3, #8]
 8004054:	e795      	b.n	8003f82 <HAL_ADCEx_InjectedConfigChannel+0xaa>
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8004056:	6959      	ldr	r1, [r3, #20]
 8004058:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 800405c:	f021 010f 	bic.w	r1, r1, #15
 8004060:	6159      	str	r1, [r3, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8004062:	6959      	ldr	r1, [r3, #20]
 8004064:	430a      	orrs	r2, r1
 8004066:	615a      	str	r2, [r3, #20]
      break;
 8004068:	e7a8      	b.n	8003fbc <HAL_ADCEx_InjectedConfigChannel+0xe4>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 800406a:	69d9      	ldr	r1, [r3, #28]
 800406c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8004070:	f021 010f 	bic.w	r1, r1, #15
 8004074:	61d9      	str	r1, [r3, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8004076:	69d9      	ldr	r1, [r3, #28]
 8004078:	430a      	orrs	r2, r1
 800407a:	61da      	str	r2, [r3, #28]
      break;
 800407c:	e79e      	b.n	8003fbc <HAL_ADCEx_InjectedConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800407e:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8004082:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004086:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
 800408a:	e79a      	b.n	8003fc2 <HAL_ADCEx_InjectedConfigChannel+0xea>
  __HAL_LOCK(hadc);
 800408c:	2002      	movs	r0, #2
}
 800408e:	4770      	bx	lr
 8004090:	000f0001 	.word	0x000f0001
 8004094:	40012000 	.word	0x40012000
 8004098:	10000012 	.word	0x10000012
 800409c:	40012300 	.word	0x40012300

080040a0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040a0:	4a07      	ldr	r2, [pc, #28]	; (80040c0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80040a2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040a4:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 80040a8:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040aa:	0200      	lsls	r0, r0, #8
 80040ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040b0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80040b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80040b8:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80040ba:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	e000ed00 	.word	0xe000ed00

080040c4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040c4:	4b18      	ldr	r3, [pc, #96]	; (8004128 <HAL_NVIC_SetPriority+0x64>)
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040cc:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040ce:	f1c3 0507 	rsb	r5, r3, #7
 80040d2:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040d4:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040d8:	bf28      	it	cs
 80040da:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040dc:	2c06      	cmp	r4, #6
 80040de:	d919      	bls.n	8004114 <HAL_NVIC_SetPriority+0x50>
 80040e0:	3b03      	subs	r3, #3
 80040e2:	f04f 34ff 	mov.w	r4, #4294967295
 80040e6:	409c      	lsls	r4, r3
 80040e8:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040ec:	f04f 32ff 	mov.w	r2, #4294967295
 80040f0:	40aa      	lsls	r2, r5
 80040f2:	ea21 0102 	bic.w	r1, r1, r2
 80040f6:	fa01 f203 	lsl.w	r2, r1, r3
 80040fa:	4322      	orrs	r2, r4
 80040fc:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 80040fe:	2800      	cmp	r0, #0
 8004100:	b2d2      	uxtb	r2, r2
 8004102:	db0a      	blt.n	800411a <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004104:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004108:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800410c:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004110:	bc30      	pop	{r4, r5}
 8004112:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004114:	2400      	movs	r4, #0
 8004116:	4623      	mov	r3, r4
 8004118:	e7e8      	b.n	80040ec <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800411a:	4b04      	ldr	r3, [pc, #16]	; (800412c <HAL_NVIC_SetPriority+0x68>)
 800411c:	f000 000f 	and.w	r0, r0, #15
 8004120:	4403      	add	r3, r0
 8004122:	761a      	strb	r2, [r3, #24]
 8004124:	bc30      	pop	{r4, r5}
 8004126:	4770      	bx	lr
 8004128:	e000ed00 	.word	0xe000ed00
 800412c:	e000ecfc 	.word	0xe000ecfc

08004130 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004130:	2800      	cmp	r0, #0
 8004132:	db07      	blt.n	8004144 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004134:	f000 011f 	and.w	r1, r0, #31
 8004138:	2301      	movs	r3, #1
 800413a:	0940      	lsrs	r0, r0, #5
 800413c:	4a02      	ldr	r2, [pc, #8]	; (8004148 <HAL_NVIC_EnableIRQ+0x18>)
 800413e:	408b      	lsls	r3, r1
 8004140:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	e000e100 	.word	0xe000e100

0800414c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800414c:	3801      	subs	r0, #1
 800414e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004152:	d20e      	bcs.n	8004172 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004154:	4b08      	ldr	r3, [pc, #32]	; (8004178 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004156:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004158:	4c08      	ldr	r4, [pc, #32]	; (800417c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800415a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800415c:	20f0      	movs	r0, #240	; 0xf0
 800415e:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004162:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004164:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004166:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004168:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800416a:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 800416c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004170:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004172:	2001      	movs	r0, #1
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	e000e010 	.word	0xe000e010
 800417c:	e000ed00 	.word	0xe000ed00

08004180 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop

08004184 <HAL_SYSTICK_IRQHandler>:
{
 8004184:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8004186:	f7ff fffb 	bl	8004180 <HAL_SYSTICK_Callback>
}
 800418a:	bd08      	pop	{r3, pc}

0800418c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 800418c:	b188      	cbz	r0, 80041b2 <HAL_DAC_Init+0x26>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800418e:	7903      	ldrb	r3, [r0, #4]
{ 
 8004190:	b510      	push	{r4, lr}
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004192:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004196:	4604      	mov	r4, r0
 8004198:	b13b      	cbz	r3, 80041aa <HAL_DAC_Init+0x1e>
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800419a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800419c:	2102      	movs	r1, #2
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800419e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80041a0:	7121      	strb	r1, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 80041a2:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80041a4:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80041a6:	7122      	strb	r2, [r4, #4]
}
 80041a8:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80041aa:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80041ac:	f7fe fc7c 	bl	8002aa8 <HAL_DAC_MspInit>
 80041b0:	e7f3      	b.n	800419a <HAL_DAC_Init+0xe>
     return HAL_ERROR;
 80041b2:	2001      	movs	r0, #1
}
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop

080041b8 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80041b8:	7943      	ldrb	r3, [r0, #5]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d01d      	beq.n	80041fa <HAL_DAC_ConfigChannel+0x42>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80041be:	2302      	movs	r3, #2
{
 80041c0:	b470      	push	{r4, r5, r6}
  hdac->State = HAL_DAC_STATE_BUSY;
 80041c2:	7103      	strb	r3, [r0, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80041c4:	6804      	ldr	r4, [r0, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80041c6:	e9d1 3600 	ldrd	r3, r6, [r1]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80041ca:	f640 75fe 	movw	r5, #4094	; 0xffe
  tmpreg1 = hdac->Instance->CR;
 80041ce:	6821      	ldr	r1, [r4, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80041d0:	4095      	lsls	r5, r2
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80041d2:	4333      	orrs	r3, r6
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80041d4:	ea21 0105 	bic.w	r1, r1, r5
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80041d8:	4093      	lsls	r3, r2
 80041da:	430b      	orrs	r3, r1
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80041dc:	6023      	str	r3, [r4, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80041de:	6823      	ldr	r3, [r4, #0]
 80041e0:	21c0      	movs	r1, #192	; 0xc0
 80041e2:	fa01 f202 	lsl.w	r2, r1, r2
 80041e6:	ea23 0202 	bic.w	r2, r3, r2
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80041ea:	2101      	movs	r1, #1
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80041ec:	2300      	movs	r3, #0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80041ee:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 80041f0:	7101      	strb	r1, [r0, #4]
  __HAL_UNLOCK(hdac);
 80041f2:	7143      	strb	r3, [r0, #5]
  
  /* Return function status */
  return HAL_OK;
}
 80041f4:	bc70      	pop	{r4, r5, r6}
 80041f6:	4618      	mov	r0, r3
 80041f8:	4770      	bx	lr
  __HAL_LOCK(hdac);
 80041fa:	2202      	movs	r2, #2
}
 80041fc:	4610      	mov	r0, r2
 80041fe:	4770      	bx	lr

08004200 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004204:	f8d1 8000 	ldr.w	r8, [r1]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004208:	f8df e1dc 	ldr.w	lr, [pc, #476]	; 80043e8 <HAL_GPIO_Init+0x1e8>
{
 800420c:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 800420e:	2400      	movs	r4, #0
 8004210:	e003      	b.n	800421a <HAL_GPIO_Init+0x1a>
 8004212:	3401      	adds	r4, #1
 8004214:	2c10      	cmp	r4, #16
 8004216:	f000 8086 	beq.w	8004326 <HAL_GPIO_Init+0x126>
    ioposition = 0x01U << position;
 800421a:	2301      	movs	r3, #1
 800421c:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800421e:	ea08 0203 	and.w	r2, r8, r3
    if(iocurrent == ioposition)
 8004222:	4293      	cmp	r3, r2
 8004224:	d1f5      	bne.n	8004212 <HAL_GPIO_Init+0x12>
 8004226:	e9d1 6501 	ldrd	r6, r5, [r1, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800422a:	f026 0910 	bic.w	r9, r6, #16
 800422e:	ea4f 0c44 	mov.w	ip, r4, lsl #1
 8004232:	2303      	movs	r3, #3
 8004234:	f109 37ff 	add.w	r7, r9, #4294967295
 8004238:	fa03 f30c 	lsl.w	r3, r3, ip
 800423c:	2f01      	cmp	r7, #1
 800423e:	ea6f 0303 	mvn.w	r3, r3
 8004242:	fa05 f50c 	lsl.w	r5, r5, ip
 8004246:	d971      	bls.n	800432c <HAL_GPIO_Init+0x12c>
      temp = GPIOx->PUPDR;
 8004248:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800424a:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800424c:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800424e:	60c5      	str	r5, [r0, #12]
      temp = GPIOx->MODER;
 8004250:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004252:	f006 0503 	and.w	r5, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004256:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004258:	fa05 f30c 	lsl.w	r3, r5, ip
 800425c:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 800425e:	6003      	str	r3, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004260:	00f3      	lsls	r3, r6, #3
 8004262:	d5d6      	bpl.n	8004212 <HAL_GPIO_Init+0x12>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004264:	4d59      	ldr	r5, [pc, #356]	; (80043cc <HAL_GPIO_Init+0x1cc>)
 8004266:	2300      	movs	r3, #0
 8004268:	9301      	str	r3, [sp, #4]
 800426a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800426c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004270:	646b      	str	r3, [r5, #68]	; 0x44
 8004272:	6c6d      	ldr	r5, [r5, #68]	; 0x44
 8004274:	f024 0303 	bic.w	r3, r4, #3
 8004278:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 800427c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004280:	9501      	str	r5, [sp, #4]
 8004282:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004286:	f004 0503 	and.w	r5, r4, #3
 800428a:	ea4f 0985 	mov.w	r9, r5, lsl #2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800428e:	4d50      	ldr	r5, [pc, #320]	; (80043d0 <HAL_GPIO_Init+0x1d0>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004290:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004292:	f8d3 c008 	ldr.w	ip, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004296:	270f      	movs	r7, #15
 8004298:	fa07 f709 	lsl.w	r7, r7, r9
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800429c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800429e:	ea2c 0707 	bic.w	r7, ip, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042a2:	d019      	beq.n	80042d8 <HAL_GPIO_Init+0xd8>
 80042a4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80042a8:	42a8      	cmp	r0, r5
 80042aa:	d070      	beq.n	800438e <HAL_GPIO_Init+0x18e>
 80042ac:	4d49      	ldr	r5, [pc, #292]	; (80043d4 <HAL_GPIO_Init+0x1d4>)
 80042ae:	42a8      	cmp	r0, r5
 80042b0:	d073      	beq.n	800439a <HAL_GPIO_Init+0x19a>
 80042b2:	4d49      	ldr	r5, [pc, #292]	; (80043d8 <HAL_GPIO_Init+0x1d8>)
 80042b4:	42a8      	cmp	r0, r5
 80042b6:	d076      	beq.n	80043a6 <HAL_GPIO_Init+0x1a6>
 80042b8:	4d48      	ldr	r5, [pc, #288]	; (80043dc <HAL_GPIO_Init+0x1dc>)
 80042ba:	42a8      	cmp	r0, r5
 80042bc:	d079      	beq.n	80043b2 <HAL_GPIO_Init+0x1b2>
 80042be:	4d48      	ldr	r5, [pc, #288]	; (80043e0 <HAL_GPIO_Init+0x1e0>)
 80042c0:	42a8      	cmp	r0, r5
 80042c2:	d07c      	beq.n	80043be <HAL_GPIO_Init+0x1be>
 80042c4:	4d47      	ldr	r5, [pc, #284]	; (80043e4 <HAL_GPIO_Init+0x1e4>)
 80042c6:	42a8      	cmp	r0, r5
 80042c8:	bf0c      	ite	eq
 80042ca:	f04f 0c06 	moveq.w	ip, #6
 80042ce:	f04f 0c07 	movne.w	ip, #7
 80042d2:	fa0c f509 	lsl.w	r5, ip, r9
 80042d6:	432f      	orrs	r7, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042d8:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 80042da:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 80042de:	43d5      	mvns	r5, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042e0:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 80042e2:	bf54      	ite	pl
 80042e4:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 80042e6:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 80042e8:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 80042ec:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80042f0:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 80042f2:	bf54      	ite	pl
 80042f4:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 80042f6:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 80042f8:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042fc:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004300:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8004302:	bf54      	ite	pl
 8004304:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 8004306:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 8004308:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800430c:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004310:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004312:	f104 0401 	add.w	r4, r4, #1
        temp &= ~((uint32_t)iocurrent);
 8004316:	bf54      	ite	pl
 8004318:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800431a:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800431c:	2c10      	cmp	r4, #16
        }
        EXTI->FTSR = temp;
 800431e:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004322:	f47f af7a 	bne.w	800421a <HAL_GPIO_Init+0x1a>
      }
    }
  }
}
 8004326:	b003      	add	sp, #12
 8004328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 800432c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800432e:	ea07 0a03 	and.w	sl, r7, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004332:	68cf      	ldr	r7, [r1, #12]
 8004334:	fa07 f70c 	lsl.w	r7, r7, ip
 8004338:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 800433c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800433e:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004342:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004346:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800434a:	40a7      	lsls	r7, r4
 800434c:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 8004350:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8004352:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004354:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004356:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004358:	f1b9 0f02 	cmp.w	r9, #2
      GPIOx->PUPDR = temp;
 800435c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800435e:	f47f af77 	bne.w	8004250 <HAL_GPIO_Init+0x50>
        temp = GPIOx->AFR[position >> 3U];
 8004362:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 8004366:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800436a:	f004 0707 	and.w	r7, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 800436e:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004372:	00bf      	lsls	r7, r7, #2
 8004374:	f04f 0b0f 	mov.w	fp, #15
 8004378:	fa0b fb07 	lsl.w	fp, fp, r7
 800437c:	ea25 0a0b 	bic.w	sl, r5, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004380:	690d      	ldr	r5, [r1, #16]
 8004382:	40bd      	lsls	r5, r7
 8004384:	ea45 050a 	orr.w	r5, r5, sl
        GPIOx->AFR[position >> 3U] = temp;
 8004388:	f8c9 5020 	str.w	r5, [r9, #32]
 800438c:	e760      	b.n	8004250 <HAL_GPIO_Init+0x50>
 800438e:	f04f 0c01 	mov.w	ip, #1
 8004392:	fa0c f509 	lsl.w	r5, ip, r9
 8004396:	432f      	orrs	r7, r5
 8004398:	e79e      	b.n	80042d8 <HAL_GPIO_Init+0xd8>
 800439a:	f04f 0c02 	mov.w	ip, #2
 800439e:	fa0c f509 	lsl.w	r5, ip, r9
 80043a2:	432f      	orrs	r7, r5
 80043a4:	e798      	b.n	80042d8 <HAL_GPIO_Init+0xd8>
 80043a6:	f04f 0c03 	mov.w	ip, #3
 80043aa:	fa0c f509 	lsl.w	r5, ip, r9
 80043ae:	432f      	orrs	r7, r5
 80043b0:	e792      	b.n	80042d8 <HAL_GPIO_Init+0xd8>
 80043b2:	f04f 0c04 	mov.w	ip, #4
 80043b6:	fa0c f509 	lsl.w	r5, ip, r9
 80043ba:	432f      	orrs	r7, r5
 80043bc:	e78c      	b.n	80042d8 <HAL_GPIO_Init+0xd8>
 80043be:	f04f 0c05 	mov.w	ip, #5
 80043c2:	fa0c f509 	lsl.w	r5, ip, r9
 80043c6:	432f      	orrs	r7, r5
 80043c8:	e786      	b.n	80042d8 <HAL_GPIO_Init+0xd8>
 80043ca:	bf00      	nop
 80043cc:	40023800 	.word	0x40023800
 80043d0:	40020000 	.word	0x40020000
 80043d4:	40020800 	.word	0x40020800
 80043d8:	40020c00 	.word	0x40020c00
 80043dc:	40021000 	.word	0x40021000
 80043e0:	40021400 	.word	0x40021400
 80043e4:	40021800 	.word	0x40021800
 80043e8:	40013c00 	.word	0x40013c00

080043ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80043ec:	b530      	push	{r4, r5, lr}
 80043ee:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 80043f0:	4b19      	ldr	r3, [pc, #100]	; (8004458 <HAL_PWREx_EnableOverDrive+0x6c>)
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80043f2:	491a      	ldr	r1, [pc, #104]	; (800445c <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043f4:	4c1a      	ldr	r4, [pc, #104]	; (8004460 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80043f6:	2200      	movs	r2, #0
 80043f8:	9201      	str	r2, [sp, #4]
 80043fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004400:	641a      	str	r2, [r3, #64]	; 0x40
 8004402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004408:	9301      	str	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800440a:	2301      	movs	r3, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 800440c:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800440e:	600b      	str	r3, [r1, #0]
  tickstart = HAL_GetTick();
 8004410:	f7ff fbe0 	bl	8003bd4 <HAL_GetTick>
 8004414:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004416:	e005      	b.n	8004424 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004418:	f7ff fbdc 	bl	8003bd4 <HAL_GetTick>
 800441c:	1b40      	subs	r0, r0, r5
 800441e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004422:	d816      	bhi.n	8004452 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004424:	6863      	ldr	r3, [r4, #4]
 8004426:	03da      	lsls	r2, r3, #15
 8004428:	d5f6      	bpl.n	8004418 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800442a:	4b0e      	ldr	r3, [pc, #56]	; (8004464 <HAL_PWREx_EnableOverDrive+0x78>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800442c:	4c0c      	ldr	r4, [pc, #48]	; (8004460 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800442e:	2201      	movs	r2, #1
 8004430:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8004432:	f7ff fbcf 	bl	8003bd4 <HAL_GetTick>
 8004436:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004438:	e005      	b.n	8004446 <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800443a:	f7ff fbcb 	bl	8003bd4 <HAL_GetTick>
 800443e:	1b40      	subs	r0, r0, r5
 8004440:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004444:	d805      	bhi.n	8004452 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004446:	6863      	ldr	r3, [r4, #4]
 8004448:	039b      	lsls	r3, r3, #14
 800444a:	d5f6      	bpl.n	800443a <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800444c:	2000      	movs	r0, #0
}
 800444e:	b003      	add	sp, #12
 8004450:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 8004452:	2003      	movs	r0, #3
}
 8004454:	b003      	add	sp, #12
 8004456:	bd30      	pop	{r4, r5, pc}
 8004458:	40023800 	.word	0x40023800
 800445c:	420e0040 	.word	0x420e0040
 8004460:	40007000 	.word	0x40007000
 8004464:	420e0044 	.word	0x420e0044

08004468 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004468:	b160      	cbz	r0, 8004484 <HAL_RCC_ClockConfig+0x1c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800446a:	4a49      	ldr	r2, [pc, #292]	; (8004590 <HAL_RCC_ClockConfig+0x128>)
 800446c:	6813      	ldr	r3, [r2, #0]
 800446e:	f003 030f 	and.w	r3, r3, #15
 8004472:	428b      	cmp	r3, r1
 8004474:	d208      	bcs.n	8004488 <HAL_RCC_ClockConfig+0x20>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004476:	b2cb      	uxtb	r3, r1
 8004478:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800447a:	6813      	ldr	r3, [r2, #0]
 800447c:	f003 030f 	and.w	r3, r3, #15
 8004480:	428b      	cmp	r3, r1
 8004482:	d001      	beq.n	8004488 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 8004484:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 8004486:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004488:	6803      	ldr	r3, [r0, #0]
{
 800448a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800448e:	079d      	lsls	r5, r3, #30
 8004490:	d514      	bpl.n	80044bc <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004492:	075c      	lsls	r4, r3, #29
 8004494:	d504      	bpl.n	80044a0 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004496:	4c3f      	ldr	r4, [pc, #252]	; (8004594 <HAL_RCC_ClockConfig+0x12c>)
 8004498:	68a2      	ldr	r2, [r4, #8]
 800449a:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800449e:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044a0:	071a      	lsls	r2, r3, #28
 80044a2:	d504      	bpl.n	80044ae <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044a4:	4c3b      	ldr	r4, [pc, #236]	; (8004594 <HAL_RCC_ClockConfig+0x12c>)
 80044a6:	68a2      	ldr	r2, [r4, #8]
 80044a8:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80044ac:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ae:	4c39      	ldr	r4, [pc, #228]	; (8004594 <HAL_RCC_ClockConfig+0x12c>)
 80044b0:	6885      	ldr	r5, [r0, #8]
 80044b2:	68a2      	ldr	r2, [r4, #8]
 80044b4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80044b8:	432a      	orrs	r2, r5
 80044ba:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044bc:	07df      	lsls	r7, r3, #31
 80044be:	4604      	mov	r4, r0
 80044c0:	460d      	mov	r5, r1
 80044c2:	d522      	bpl.n	800450a <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044c4:	6842      	ldr	r2, [r0, #4]
 80044c6:	2a01      	cmp	r2, #1
 80044c8:	d057      	beq.n	800457a <HAL_RCC_ClockConfig+0x112>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044ca:	1e93      	subs	r3, r2, #2
 80044cc:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ce:	4b31      	ldr	r3, [pc, #196]	; (8004594 <HAL_RCC_ClockConfig+0x12c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044d2:	d959      	bls.n	8004588 <HAL_RCC_ClockConfig+0x120>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044d4:	0799      	lsls	r1, r3, #30
 80044d6:	d525      	bpl.n	8004524 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044d8:	4e2e      	ldr	r6, [pc, #184]	; (8004594 <HAL_RCC_ClockConfig+0x12c>)
 80044da:	68b3      	ldr	r3, [r6, #8]
 80044dc:	f023 0303 	bic.w	r3, r3, #3
 80044e0:	4313      	orrs	r3, r2
 80044e2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80044e4:	f7ff fb76 	bl	8003bd4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044e8:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80044ec:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ee:	e005      	b.n	80044fc <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044f0:	f7ff fb70 	bl	8003bd4 <HAL_GetTick>
 80044f4:	eba0 0008 	sub.w	r0, r0, r8
 80044f8:	42b8      	cmp	r0, r7
 80044fa:	d843      	bhi.n	8004584 <HAL_RCC_ClockConfig+0x11c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044fc:	68b3      	ldr	r3, [r6, #8]
 80044fe:	6862      	ldr	r2, [r4, #4]
 8004500:	f003 030c 	and.w	r3, r3, #12
 8004504:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004508:	d1f2      	bne.n	80044f0 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800450a:	4a21      	ldr	r2, [pc, #132]	; (8004590 <HAL_RCC_ClockConfig+0x128>)
 800450c:	6813      	ldr	r3, [r2, #0]
 800450e:	f003 030f 	and.w	r3, r3, #15
 8004512:	42ab      	cmp	r3, r5
 8004514:	d909      	bls.n	800452a <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004516:	b2eb      	uxtb	r3, r5
 8004518:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800451a:	6813      	ldr	r3, [r2, #0]
 800451c:	f003 030f 	and.w	r3, r3, #15
 8004520:	42ab      	cmp	r3, r5
 8004522:	d002      	beq.n	800452a <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8004524:	2001      	movs	r0, #1
}
 8004526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800452a:	6823      	ldr	r3, [r4, #0]
 800452c:	075a      	lsls	r2, r3, #29
 800452e:	d506      	bpl.n	800453e <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004530:	4918      	ldr	r1, [pc, #96]	; (8004594 <HAL_RCC_ClockConfig+0x12c>)
 8004532:	68e0      	ldr	r0, [r4, #12]
 8004534:	688a      	ldr	r2, [r1, #8]
 8004536:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800453a:	4302      	orrs	r2, r0
 800453c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800453e:	071b      	lsls	r3, r3, #28
 8004540:	d412      	bmi.n	8004568 <HAL_RCC_ClockConfig+0x100>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004542:	f000 f855 	bl	80045f0 <HAL_RCC_GetSysClockFreq>
 8004546:	4b13      	ldr	r3, [pc, #76]	; (8004594 <HAL_RCC_ClockConfig+0x12c>)
 8004548:	4c13      	ldr	r4, [pc, #76]	; (8004598 <HAL_RCC_ClockConfig+0x130>)
 800454a:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick (uwTickPrio);
 800454c:	4913      	ldr	r1, [pc, #76]	; (800459c <HAL_RCC_ClockConfig+0x134>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800454e:	4a14      	ldr	r2, [pc, #80]	; (80045a0 <HAL_RCC_ClockConfig+0x138>)
 8004550:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004554:	5ce3      	ldrb	r3, [r4, r3]
 8004556:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (uwTickPrio);
 800455a:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800455c:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 800455e:	f7ff faef 	bl	8003b40 <HAL_InitTick>
  return HAL_OK;
 8004562:	2000      	movs	r0, #0
}
 8004564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004568:	4a0a      	ldr	r2, [pc, #40]	; (8004594 <HAL_RCC_ClockConfig+0x12c>)
 800456a:	6921      	ldr	r1, [r4, #16]
 800456c:	6893      	ldr	r3, [r2, #8]
 800456e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004572:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004576:	6093      	str	r3, [r2, #8]
 8004578:	e7e3      	b.n	8004542 <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800457a:	4b06      	ldr	r3, [pc, #24]	; (8004594 <HAL_RCC_ClockConfig+0x12c>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	039e      	lsls	r6, r3, #14
 8004580:	d4aa      	bmi.n	80044d8 <HAL_RCC_ClockConfig+0x70>
 8004582:	e7cf      	b.n	8004524 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 8004584:	2003      	movs	r0, #3
 8004586:	e7ed      	b.n	8004564 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004588:	0198      	lsls	r0, r3, #6
 800458a:	d4a5      	bmi.n	80044d8 <HAL_RCC_ClockConfig+0x70>
 800458c:	e7ca      	b.n	8004524 <HAL_RCC_ClockConfig+0xbc>
 800458e:	bf00      	nop
 8004590:	40023c00 	.word	0x40023c00
 8004594:	40023800 	.word	0x40023800
 8004598:	08007fec 	.word	0x08007fec
 800459c:	20000704 	.word	0x20000704
 80045a0:	200006fc 	.word	0x200006fc

080045a4 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80045a4:	4b01      	ldr	r3, [pc, #4]	; (80045ac <HAL_RCC_GetHCLKFreq+0x8>)
}
 80045a6:	6818      	ldr	r0, [r3, #0]
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	200006fc 	.word	0x200006fc

080045b0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045b0:	4b04      	ldr	r3, [pc, #16]	; (80045c4 <HAL_RCC_GetPCLK1Freq+0x14>)
 80045b2:	4a05      	ldr	r2, [pc, #20]	; (80045c8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80045b4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80045b6:	4905      	ldr	r1, [pc, #20]	; (80045cc <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045b8:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80045bc:	6808      	ldr	r0, [r1, #0]
 80045be:	5cd3      	ldrb	r3, [r2, r3]
}
 80045c0:	40d8      	lsrs	r0, r3
 80045c2:	4770      	bx	lr
 80045c4:	40023800 	.word	0x40023800
 80045c8:	08007ffc 	.word	0x08007ffc
 80045cc:	200006fc 	.word	0x200006fc

080045d0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045d0:	4b04      	ldr	r3, [pc, #16]	; (80045e4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80045d2:	4a05      	ldr	r2, [pc, #20]	; (80045e8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80045d4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80045d6:	4905      	ldr	r1, [pc, #20]	; (80045ec <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045d8:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80045dc:	6808      	ldr	r0, [r1, #0]
 80045de:	5cd3      	ldrb	r3, [r2, r3]
}
 80045e0:	40d8      	lsrs	r0, r3
 80045e2:	4770      	bx	lr
 80045e4:	40023800 	.word	0x40023800
 80045e8:	08007ffc 	.word	0x08007ffc
 80045ec:	200006fc 	.word	0x200006fc

080045f0 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045f0:	4928      	ldr	r1, [pc, #160]	; (8004694 <HAL_RCC_GetSysClockFreq+0xa4>)
{
 80045f2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045f4:	688b      	ldr	r3, [r1, #8]
 80045f6:	f003 030c 	and.w	r3, r3, #12
 80045fa:	2b08      	cmp	r3, #8
 80045fc:	d007      	beq.n	800460e <HAL_RCC_GetSysClockFreq+0x1e>
 80045fe:	2b0c      	cmp	r3, #12
 8004600:	d01d      	beq.n	800463e <HAL_RCC_GetSysClockFreq+0x4e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004602:	4a25      	ldr	r2, [pc, #148]	; (8004698 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004604:	4825      	ldr	r0, [pc, #148]	; (800469c <HAL_RCC_GetSysClockFreq+0xac>)
 8004606:	2b04      	cmp	r3, #4
 8004608:	bf18      	it	ne
 800460a:	4610      	movne	r0, r2
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800460c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800460e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004610:	684b      	ldr	r3, [r1, #4]
 8004612:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004616:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800461a:	d130      	bne.n	800467e <HAL_RCC_GetSysClockFreq+0x8e>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800461c:	6849      	ldr	r1, [r1, #4]
 800461e:	481e      	ldr	r0, [pc, #120]	; (8004698 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004620:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004624:	fba1 0100 	umull	r0, r1, r1, r0
 8004628:	f7fc fa38 	bl	8000a9c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800462c:	4b19      	ldr	r3, [pc, #100]	; (8004694 <HAL_RCC_GetSysClockFreq+0xa4>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004634:	3301      	adds	r3, #1
 8004636:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8004638:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800463c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800463e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004640:	684b      	ldr	r3, [r1, #4]
 8004642:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004646:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800464a:	d10e      	bne.n	800466a <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800464c:	6849      	ldr	r1, [r1, #4]
 800464e:	4812      	ldr	r0, [pc, #72]	; (8004698 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004650:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004654:	fba1 0100 	umull	r0, r1, r1, r0
 8004658:	f7fc fa20 	bl	8000a9c <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800465c:	4b0d      	ldr	r3, [pc, #52]	; (8004694 <HAL_RCC_GetSysClockFreq+0xa4>)
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco/pllr;
 8004664:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8004668:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800466a:	684b      	ldr	r3, [r1, #4]
 800466c:	480b      	ldr	r0, [pc, #44]	; (800469c <HAL_RCC_GetSysClockFreq+0xac>)
 800466e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004672:	fba3 0100 	umull	r0, r1, r3, r0
 8004676:	2300      	movs	r3, #0
 8004678:	f7fc fa10 	bl	8000a9c <__aeabi_uldivmod>
 800467c:	e7ee      	b.n	800465c <HAL_RCC_GetSysClockFreq+0x6c>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800467e:	684b      	ldr	r3, [r1, #4]
 8004680:	4806      	ldr	r0, [pc, #24]	; (800469c <HAL_RCC_GetSysClockFreq+0xac>)
 8004682:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004686:	fba3 0100 	umull	r0, r1, r3, r0
 800468a:	2300      	movs	r3, #0
 800468c:	f7fc fa06 	bl	8000a9c <__aeabi_uldivmod>
 8004690:	e7cc      	b.n	800462c <HAL_RCC_GetSysClockFreq+0x3c>
 8004692:	bf00      	nop
 8004694:	40023800 	.word	0x40023800
 8004698:	00f42400 	.word	0x00f42400
 800469c:	007a1200 	.word	0x007a1200

080046a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046a4:	6803      	ldr	r3, [r0, #0]
 80046a6:	07da      	lsls	r2, r3, #31
{
 80046a8:	b082      	sub	sp, #8
 80046aa:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046ac:	d536      	bpl.n	800471c <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80046ae:	49ae      	ldr	r1, [pc, #696]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 80046b0:	688a      	ldr	r2, [r1, #8]
 80046b2:	f002 020c 	and.w	r2, r2, #12
 80046b6:	2a04      	cmp	r2, #4
 80046b8:	f000 80d2 	beq.w	8004860 <HAL_RCC_OscConfig+0x1c0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80046bc:	688a      	ldr	r2, [r1, #8]
 80046be:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80046c2:	2a08      	cmp	r2, #8
 80046c4:	f000 80c8 	beq.w	8004858 <HAL_RCC_OscConfig+0x1b8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046c8:	49a7      	ldr	r1, [pc, #668]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 80046ca:	688a      	ldr	r2, [r1, #8]
 80046cc:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80046d0:	2a0c      	cmp	r2, #12
 80046d2:	f000 8104 	beq.w	80048de <HAL_RCC_OscConfig+0x23e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046d6:	6863      	ldr	r3, [r4, #4]
 80046d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046dc:	f000 8104 	beq.w	80048e8 <HAL_RCC_OscConfig+0x248>
 80046e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046e4:	f000 8160 	beq.w	80049a8 <HAL_RCC_OscConfig+0x308>
 80046e8:	4d9f      	ldr	r5, [pc, #636]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 80046ea:	682a      	ldr	r2, [r5, #0]
 80046ec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80046f0:	602a      	str	r2, [r5, #0]
 80046f2:	682a      	ldr	r2, [r5, #0]
 80046f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80046f8:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f040 80f9 	bne.w	80048f2 <HAL_RCC_OscConfig+0x252>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004700:	f7ff fa68 	bl	8003bd4 <HAL_GetTick>
 8004704:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004706:	e005      	b.n	8004714 <HAL_RCC_OscConfig+0x74>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004708:	f7ff fa64 	bl	8003bd4 <HAL_GetTick>
 800470c:	1b80      	subs	r0, r0, r6
 800470e:	2864      	cmp	r0, #100	; 0x64
 8004710:	f200 810d 	bhi.w	800492e <HAL_RCC_OscConfig+0x28e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004714:	682b      	ldr	r3, [r5, #0]
 8004716:	0399      	lsls	r1, r3, #14
 8004718:	d4f6      	bmi.n	8004708 <HAL_RCC_OscConfig+0x68>
 800471a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800471c:	079a      	lsls	r2, r3, #30
 800471e:	d52f      	bpl.n	8004780 <HAL_RCC_OscConfig+0xe0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004720:	4a91      	ldr	r2, [pc, #580]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 8004722:	6891      	ldr	r1, [r2, #8]
 8004724:	f011 0f0c 	tst.w	r1, #12
 8004728:	f000 80ab 	beq.w	8004882 <HAL_RCC_OscConfig+0x1e2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800472c:	6891      	ldr	r1, [r2, #8]
 800472e:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004732:	2908      	cmp	r1, #8
 8004734:	f000 80a1 	beq.w	800487a <HAL_RCC_OscConfig+0x1da>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004738:	498b      	ldr	r1, [pc, #556]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 800473a:	688a      	ldr	r2, [r1, #8]
 800473c:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004740:	2a0c      	cmp	r2, #12
 8004742:	f000 812c 	beq.w	800499e <HAL_RCC_OscConfig+0x2fe>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004746:	68e3      	ldr	r3, [r4, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 8117 	beq.w	800497c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800474e:	4b87      	ldr	r3, [pc, #540]	; (800496c <HAL_RCC_OscConfig+0x2cc>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004750:	4d85      	ldr	r5, [pc, #532]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 8004752:	2201      	movs	r2, #1
 8004754:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004756:	f7ff fa3d 	bl	8003bd4 <HAL_GetTick>
 800475a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800475c:	e005      	b.n	800476a <HAL_RCC_OscConfig+0xca>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800475e:	f7ff fa39 	bl	8003bd4 <HAL_GetTick>
 8004762:	1b80      	subs	r0, r0, r6
 8004764:	2802      	cmp	r0, #2
 8004766:	f200 80e2 	bhi.w	800492e <HAL_RCC_OscConfig+0x28e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800476a:	682b      	ldr	r3, [r5, #0]
 800476c:	0798      	lsls	r0, r3, #30
 800476e:	d5f6      	bpl.n	800475e <HAL_RCC_OscConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004770:	682b      	ldr	r3, [r5, #0]
 8004772:	6922      	ldr	r2, [r4, #16]
 8004774:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004778:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800477c:	602b      	str	r3, [r5, #0]
 800477e:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004780:	071a      	lsls	r2, r3, #28
 8004782:	d515      	bpl.n	80047b0 <HAL_RCC_OscConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004784:	6963      	ldr	r3, [r4, #20]
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 808d 	beq.w	80048a6 <HAL_RCC_OscConfig+0x206>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800478c:	4b78      	ldr	r3, [pc, #480]	; (8004970 <HAL_RCC_OscConfig+0x2d0>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800478e:	4d76      	ldr	r5, [pc, #472]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 8004790:	2201      	movs	r2, #1
 8004792:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004794:	f7ff fa1e 	bl	8003bd4 <HAL_GetTick>
 8004798:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800479a:	e005      	b.n	80047a8 <HAL_RCC_OscConfig+0x108>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800479c:	f7ff fa1a 	bl	8003bd4 <HAL_GetTick>
 80047a0:	1b80      	subs	r0, r0, r6
 80047a2:	2802      	cmp	r0, #2
 80047a4:	f200 80c3 	bhi.w	800492e <HAL_RCC_OscConfig+0x28e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047a8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80047aa:	079b      	lsls	r3, r3, #30
 80047ac:	d5f6      	bpl.n	800479c <HAL_RCC_OscConfig+0xfc>
 80047ae:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047b0:	0758      	lsls	r0, r3, #29
 80047b2:	d531      	bpl.n	8004818 <HAL_RCC_OscConfig+0x178>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047b4:	4a6c      	ldr	r2, [pc, #432]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 80047b6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80047b8:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 80047bc:	f000 8083 	beq.w	80048c6 <HAL_RCC_OscConfig+0x226>
    FlagStatus       pwrclkchanged = RESET;
 80047c0:	2600      	movs	r6, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c2:	4d6c      	ldr	r5, [pc, #432]	; (8004974 <HAL_RCC_OscConfig+0x2d4>)
 80047c4:	682a      	ldr	r2, [r5, #0]
 80047c6:	05d1      	lsls	r1, r2, #23
 80047c8:	f140 80a1 	bpl.w	800490e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047cc:	68a3      	ldr	r3, [r4, #8]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	f000 80b1 	beq.w	8004936 <HAL_RCC_OscConfig+0x296>
 80047d4:	2b05      	cmp	r3, #5
 80047d6:	f000 80f7 	beq.w	80049c8 <HAL_RCC_OscConfig+0x328>
 80047da:	4d63      	ldr	r5, [pc, #396]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 80047dc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80047de:	f022 0201 	bic.w	r2, r2, #1
 80047e2:	672a      	str	r2, [r5, #112]	; 0x70
 80047e4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80047e6:	f022 0204 	bic.w	r2, r2, #4
 80047ea:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f040 80a7 	bne.w	8004940 <HAL_RCC_OscConfig+0x2a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f2:	f7ff f9ef 	bl	8003bd4 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047f6:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80047fa:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047fc:	e006      	b.n	800480c <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047fe:	f7ff f9e9 	bl	8003bd4 <HAL_GetTick>
 8004802:	eba0 0008 	sub.w	r0, r0, r8
 8004806:	42b8      	cmp	r0, r7
 8004808:	f200 8091 	bhi.w	800492e <HAL_RCC_OscConfig+0x28e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800480c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800480e:	0798      	lsls	r0, r3, #30
 8004810:	d4f5      	bmi.n	80047fe <HAL_RCC_OscConfig+0x15e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004812:	2e00      	cmp	r6, #0
 8004814:	f040 80d2 	bne.w	80049bc <HAL_RCC_OscConfig+0x31c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004818:	69a2      	ldr	r2, [r4, #24]
 800481a:	b1ca      	cbz	r2, 8004850 <HAL_RCC_OscConfig+0x1b0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800481c:	4d52      	ldr	r5, [pc, #328]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 800481e:	68a9      	ldr	r1, [r5, #8]
 8004820:	f001 010c 	and.w	r1, r1, #12
 8004824:	2908      	cmp	r1, #8
 8004826:	d024      	beq.n	8004872 <HAL_RCC_OscConfig+0x1d2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004828:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800482a:	4a53      	ldr	r2, [pc, #332]	; (8004978 <HAL_RCC_OscConfig+0x2d8>)
 800482c:	f04f 0100 	mov.w	r1, #0
 8004830:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004832:	f000 80d3 	beq.w	80049dc <HAL_RCC_OscConfig+0x33c>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004836:	f7ff f9cd 	bl	8003bd4 <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800483a:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 800483c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800483e:	e004      	b.n	800484a <HAL_RCC_OscConfig+0x1aa>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004840:	f7ff f9c8 	bl	8003bd4 <HAL_GetTick>
 8004844:	1b40      	subs	r0, r0, r5
 8004846:	2802      	cmp	r0, #2
 8004848:	d871      	bhi.n	800492e <HAL_RCC_OscConfig+0x28e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	019b      	lsls	r3, r3, #6
 800484e:	d4f7      	bmi.n	8004840 <HAL_RCC_OscConfig+0x1a0>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8004850:	2000      	movs	r0, #0
}
 8004852:	b002      	add	sp, #8
 8004854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004858:	684a      	ldr	r2, [r1, #4]
 800485a:	0257      	lsls	r7, r2, #9
 800485c:	f57f af34 	bpl.w	80046c8 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004860:	4a41      	ldr	r2, [pc, #260]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 8004862:	6812      	ldr	r2, [r2, #0]
 8004864:	0395      	lsls	r5, r2, #14
 8004866:	f57f af59 	bpl.w	800471c <HAL_RCC_OscConfig+0x7c>
 800486a:	6862      	ldr	r2, [r4, #4]
 800486c:	2a00      	cmp	r2, #0
 800486e:	f47f af55 	bne.w	800471c <HAL_RCC_OscConfig+0x7c>
        return HAL_ERROR;
 8004872:	2001      	movs	r0, #1
}
 8004874:	b002      	add	sp, #8
 8004876:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800487a:	6852      	ldr	r2, [r2, #4]
 800487c:	0257      	lsls	r7, r2, #9
 800487e:	f53f af5b 	bmi.w	8004738 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004882:	4a39      	ldr	r2, [pc, #228]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 8004884:	6812      	ldr	r2, [r2, #0]
 8004886:	0795      	lsls	r5, r2, #30
 8004888:	d502      	bpl.n	8004890 <HAL_RCC_OscConfig+0x1f0>
 800488a:	68e2      	ldr	r2, [r4, #12]
 800488c:	2a01      	cmp	r2, #1
 800488e:	d1f0      	bne.n	8004872 <HAL_RCC_OscConfig+0x1d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004890:	4935      	ldr	r1, [pc, #212]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 8004892:	6920      	ldr	r0, [r4, #16]
 8004894:	680a      	ldr	r2, [r1, #0]
 8004896:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800489a:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800489e:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048a0:	071a      	lsls	r2, r3, #28
 80048a2:	d585      	bpl.n	80047b0 <HAL_RCC_OscConfig+0x110>
 80048a4:	e76e      	b.n	8004784 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_LSI_DISABLE();
 80048a6:	4a32      	ldr	r2, [pc, #200]	; (8004970 <HAL_RCC_OscConfig+0x2d0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a8:	4d2f      	ldr	r5, [pc, #188]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 80048aa:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80048ac:	f7ff f992 	bl	8003bd4 <HAL_GetTick>
 80048b0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048b2:	e004      	b.n	80048be <HAL_RCC_OscConfig+0x21e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048b4:	f7ff f98e 	bl	8003bd4 <HAL_GetTick>
 80048b8:	1b80      	subs	r0, r0, r6
 80048ba:	2802      	cmp	r0, #2
 80048bc:	d837      	bhi.n	800492e <HAL_RCC_OscConfig+0x28e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048be:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80048c0:	079f      	lsls	r7, r3, #30
 80048c2:	d4f7      	bmi.n	80048b4 <HAL_RCC_OscConfig+0x214>
 80048c4:	e773      	b.n	80047ae <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80048c6:	9301      	str	r3, [sp, #4]
 80048c8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80048ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048ce:	6413      	str	r3, [r2, #64]	; 0x40
 80048d0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80048d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d6:	9301      	str	r3, [sp, #4]
 80048d8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80048da:	2601      	movs	r6, #1
 80048dc:	e771      	b.n	80047c2 <HAL_RCC_OscConfig+0x122>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048de:	684a      	ldr	r2, [r1, #4]
 80048e0:	0256      	lsls	r6, r2, #9
 80048e2:	f57f aef8 	bpl.w	80046d6 <HAL_RCC_OscConfig+0x36>
 80048e6:	e7bb      	b.n	8004860 <HAL_RCC_OscConfig+0x1c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048e8:	4a1f      	ldr	r2, [pc, #124]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 80048ea:	6813      	ldr	r3, [r2, #0]
 80048ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048f0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80048f2:	f7ff f96f 	bl	8003bd4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f6:	4d1c      	ldr	r5, [pc, #112]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80048f8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048fa:	e004      	b.n	8004906 <HAL_RCC_OscConfig+0x266>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048fc:	f7ff f96a 	bl	8003bd4 <HAL_GetTick>
 8004900:	1b80      	subs	r0, r0, r6
 8004902:	2864      	cmp	r0, #100	; 0x64
 8004904:	d813      	bhi.n	800492e <HAL_RCC_OscConfig+0x28e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004906:	682b      	ldr	r3, [r5, #0]
 8004908:	0398      	lsls	r0, r3, #14
 800490a:	d5f7      	bpl.n	80048fc <HAL_RCC_OscConfig+0x25c>
 800490c:	e705      	b.n	800471a <HAL_RCC_OscConfig+0x7a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800490e:	682a      	ldr	r2, [r5, #0]
 8004910:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004914:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8004916:	f7ff f95d 	bl	8003bd4 <HAL_GetTick>
 800491a:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800491c:	682b      	ldr	r3, [r5, #0]
 800491e:	05da      	lsls	r2, r3, #23
 8004920:	f53f af54 	bmi.w	80047cc <HAL_RCC_OscConfig+0x12c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004924:	f7ff f956 	bl	8003bd4 <HAL_GetTick>
 8004928:	1bc0      	subs	r0, r0, r7
 800492a:	2802      	cmp	r0, #2
 800492c:	d9f6      	bls.n	800491c <HAL_RCC_OscConfig+0x27c>
            return HAL_TIMEOUT;
 800492e:	2003      	movs	r0, #3
}
 8004930:	b002      	add	sp, #8
 8004932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004936:	4a0c      	ldr	r2, [pc, #48]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
 8004938:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800493a:	f043 0301 	orr.w	r3, r3, #1
 800493e:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004940:	f7ff f948 	bl	8003bd4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004944:	4d08      	ldr	r5, [pc, #32]	; (8004968 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8004946:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004948:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800494c:	e005      	b.n	800495a <HAL_RCC_OscConfig+0x2ba>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800494e:	f7ff f941 	bl	8003bd4 <HAL_GetTick>
 8004952:	eba0 0008 	sub.w	r0, r0, r8
 8004956:	42b8      	cmp	r0, r7
 8004958:	d8e9      	bhi.n	800492e <HAL_RCC_OscConfig+0x28e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800495a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800495c:	079b      	lsls	r3, r3, #30
 800495e:	d5f6      	bpl.n	800494e <HAL_RCC_OscConfig+0x2ae>
    if(pwrclkchanged == SET)
 8004960:	2e00      	cmp	r6, #0
 8004962:	f43f af59 	beq.w	8004818 <HAL_RCC_OscConfig+0x178>
 8004966:	e029      	b.n	80049bc <HAL_RCC_OscConfig+0x31c>
 8004968:	40023800 	.word	0x40023800
 800496c:	42470000 	.word	0x42470000
 8004970:	42470e80 	.word	0x42470e80
 8004974:	40007000 	.word	0x40007000
 8004978:	42470060 	.word	0x42470060
        __HAL_RCC_HSI_DISABLE();
 800497c:	4a2f      	ldr	r2, [pc, #188]	; (8004a3c <HAL_RCC_OscConfig+0x39c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800497e:	4d30      	ldr	r5, [pc, #192]	; (8004a40 <HAL_RCC_OscConfig+0x3a0>)
        __HAL_RCC_HSI_DISABLE();
 8004980:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004982:	f7ff f927 	bl	8003bd4 <HAL_GetTick>
 8004986:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004988:	e004      	b.n	8004994 <HAL_RCC_OscConfig+0x2f4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800498a:	f7ff f923 	bl	8003bd4 <HAL_GetTick>
 800498e:	1b80      	subs	r0, r0, r6
 8004990:	2802      	cmp	r0, #2
 8004992:	d8cc      	bhi.n	800492e <HAL_RCC_OscConfig+0x28e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004994:	682b      	ldr	r3, [r5, #0]
 8004996:	0799      	lsls	r1, r3, #30
 8004998:	d4f7      	bmi.n	800498a <HAL_RCC_OscConfig+0x2ea>
 800499a:	6823      	ldr	r3, [r4, #0]
 800499c:	e6f0      	b.n	8004780 <HAL_RCC_OscConfig+0xe0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800499e:	684a      	ldr	r2, [r1, #4]
 80049a0:	0256      	lsls	r6, r2, #9
 80049a2:	f53f aed0 	bmi.w	8004746 <HAL_RCC_OscConfig+0xa6>
 80049a6:	e76c      	b.n	8004882 <HAL_RCC_OscConfig+0x1e2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049a8:	4b25      	ldr	r3, [pc, #148]	; (8004a40 <HAL_RCC_OscConfig+0x3a0>)
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80049b0:	601a      	str	r2, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80049b8:	601a      	str	r2, [r3, #0]
 80049ba:	e79a      	b.n	80048f2 <HAL_RCC_OscConfig+0x252>
      __HAL_RCC_PWR_CLK_DISABLE();
 80049bc:	4a20      	ldr	r2, [pc, #128]	; (8004a40 <HAL_RCC_OscConfig+0x3a0>)
 80049be:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80049c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049c4:	6413      	str	r3, [r2, #64]	; 0x40
 80049c6:	e727      	b.n	8004818 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049c8:	4b1d      	ldr	r3, [pc, #116]	; (8004a40 <HAL_RCC_OscConfig+0x3a0>)
 80049ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80049cc:	f042 0204 	orr.w	r2, r2, #4
 80049d0:	671a      	str	r2, [r3, #112]	; 0x70
 80049d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80049d4:	f042 0201 	orr.w	r2, r2, #1
 80049d8:	671a      	str	r2, [r3, #112]	; 0x70
 80049da:	e7b1      	b.n	8004940 <HAL_RCC_OscConfig+0x2a0>
        tickstart = HAL_GetTick();
 80049dc:	f7ff f8fa 	bl	8003bd4 <HAL_GetTick>
 80049e0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049e2:	e004      	b.n	80049ee <HAL_RCC_OscConfig+0x34e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049e4:	f7ff f8f6 	bl	8003bd4 <HAL_GetTick>
 80049e8:	1b80      	subs	r0, r0, r6
 80049ea:	2802      	cmp	r0, #2
 80049ec:	d89f      	bhi.n	800492e <HAL_RCC_OscConfig+0x28e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ee:	682b      	ldr	r3, [r5, #0]
 80049f0:	0199      	lsls	r1, r3, #6
 80049f2:	d4f7      	bmi.n	80049e4 <HAL_RCC_OscConfig+0x344>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049f4:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 80049f8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80049fa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80049fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80049fe:	4313      	orrs	r3, r2
 8004a00:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a02:	4c0f      	ldr	r4, [pc, #60]	; (8004a40 <HAL_RCC_OscConfig+0x3a0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a04:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8004a08:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004a0c:	0852      	lsrs	r2, r2, #1
 8004a0e:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8004a12:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004a14:	490b      	ldr	r1, [pc, #44]	; (8004a44 <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004a1a:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a1c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004a1e:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8004a20:	f7ff f8d8 	bl	8003bd4 <HAL_GetTick>
 8004a24:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a26:	e005      	b.n	8004a34 <HAL_RCC_OscConfig+0x394>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a28:	f7ff f8d4 	bl	8003bd4 <HAL_GetTick>
 8004a2c:	1b40      	subs	r0, r0, r5
 8004a2e:	2802      	cmp	r0, #2
 8004a30:	f63f af7d 	bhi.w	800492e <HAL_RCC_OscConfig+0x28e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a34:	6823      	ldr	r3, [r4, #0]
 8004a36:	019a      	lsls	r2, r3, #6
 8004a38:	d5f6      	bpl.n	8004a28 <HAL_RCC_OscConfig+0x388>
 8004a3a:	e709      	b.n	8004850 <HAL_RCC_OscConfig+0x1b0>
 8004a3c:	42470000 	.word	0x42470000
 8004a40:	40023800 	.word	0x40023800
 8004a44:	42470060 	.word	0x42470060

08004a48 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a48:	2800      	cmp	r0, #0
 8004a4a:	d05c      	beq.n	8004b06 <HAL_TIM_Base_Init+0xbe>
{
 8004a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a4e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004a52:	4604      	mov	r4, r0
 8004a54:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004a58:	b3bb      	cbz	r3, 8004aca <HAL_TIM_Base_Init+0x82>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a5a:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a5c:	4e3a      	ldr	r6, [pc, #232]	; (8004b48 <HAL_TIM_Base_Init+0x100>)
 8004a5e:	69a5      	ldr	r5, [r4, #24]
 8004a60:	68e0      	ldr	r0, [r4, #12]
 8004a62:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 8004a64:	2302      	movs	r3, #2
 8004a66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a6a:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8004a6c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a6e:	d04c      	beq.n	8004b0a <HAL_TIM_Base_Init+0xc2>
 8004a70:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004a74:	d058      	beq.n	8004b28 <HAL_TIM_Base_Init+0xe0>
 8004a76:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8004a7a:	42b2      	cmp	r2, r6
 8004a7c:	d02a      	beq.n	8004ad4 <HAL_TIM_Base_Init+0x8c>
 8004a7e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004a82:	42b2      	cmp	r2, r6
 8004a84:	d026      	beq.n	8004ad4 <HAL_TIM_Base_Init+0x8c>
 8004a86:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004a8a:	42b2      	cmp	r2, r6
 8004a8c:	d022      	beq.n	8004ad4 <HAL_TIM_Base_Init+0x8c>
 8004a8e:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8004a92:	42b2      	cmp	r2, r6
 8004a94:	d01e      	beq.n	8004ad4 <HAL_TIM_Base_Init+0x8c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a96:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8004a9a:	42b2      	cmp	r2, r6
 8004a9c:	d013      	beq.n	8004ac6 <HAL_TIM_Base_Init+0x7e>
 8004a9e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004aa2:	42b2      	cmp	r2, r6
 8004aa4:	d00f      	beq.n	8004ac6 <HAL_TIM_Base_Init+0x7e>
 8004aa6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004aaa:	42b2      	cmp	r2, r6
 8004aac:	d00b      	beq.n	8004ac6 <HAL_TIM_Base_Init+0x7e>
 8004aae:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 8004ab2:	42b2      	cmp	r2, r6
 8004ab4:	d007      	beq.n	8004ac6 <HAL_TIM_Base_Init+0x7e>
 8004ab6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004aba:	42b2      	cmp	r2, r6
 8004abc:	d003      	beq.n	8004ac6 <HAL_TIM_Base_Init+0x7e>
 8004abe:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004ac2:	42b2      	cmp	r2, r6
 8004ac4:	d138      	bne.n	8004b38 <HAL_TIM_Base_Init+0xf0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ac6:	6926      	ldr	r6, [r4, #16]
 8004ac8:	e033      	b.n	8004b32 <HAL_TIM_Base_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 8004aca:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004ace:	f7fe f81d 	bl	8002b0c <HAL_TIM_Base_MspInit>
 8004ad2:	e7c2      	b.n	8004a5a <HAL_TIM_Base_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8004ad4:	68a6      	ldr	r6, [r4, #8]
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ad6:	4f1d      	ldr	r7, [pc, #116]	; (8004b4c <HAL_TIM_Base_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ad8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004adc:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ade:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ae0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ae4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004aea:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004aec:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8004aee:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004af0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004af2:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004af4:	d101      	bne.n	8004afa <HAL_TIM_Base_Init+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004af6:	6963      	ldr	r3, [r4, #20]
 8004af8:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004afa:	2301      	movs	r3, #1
 8004afc:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8004afe:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004b00:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8004b06:	2001      	movs	r0, #1
}
 8004b08:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8004b0a:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b0c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004b12:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b18:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b1e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004b20:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b22:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004b24:	6291      	str	r1, [r2, #40]	; 0x28
 8004b26:	e7e6      	b.n	8004af6 <HAL_TIM_Base_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 8004b28:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b2a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004b30:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b36:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b3c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004b3e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b40:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004b42:	6291      	str	r1, [r2, #40]	; 0x28
 8004b44:	e7d9      	b.n	8004afa <HAL_TIM_Base_Init+0xb2>
 8004b46:	bf00      	nop
 8004b48:	40010000 	.word	0x40010000
 8004b4c:	40010400 	.word	0x40010400

08004b50 <HAL_TIM_PWM_MspInit>:
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop

08004b54 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004b54:	2800      	cmp	r0, #0
 8004b56:	d05c      	beq.n	8004c12 <HAL_TIM_PWM_Init+0xbe>
{
 8004b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004b5a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004b5e:	4604      	mov	r4, r0
 8004b60:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004b64:	b3bb      	cbz	r3, 8004bd6 <HAL_TIM_PWM_Init+0x82>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b66:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b68:	4e3a      	ldr	r6, [pc, #232]	; (8004c54 <HAL_TIM_PWM_Init+0x100>)
 8004b6a:	69a5      	ldr	r5, [r4, #24]
 8004b6c:	68e0      	ldr	r0, [r4, #12]
 8004b6e:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 8004b70:	2302      	movs	r3, #2
 8004b72:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b76:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8004b78:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b7a:	d04c      	beq.n	8004c16 <HAL_TIM_PWM_Init+0xc2>
 8004b7c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004b80:	d058      	beq.n	8004c34 <HAL_TIM_PWM_Init+0xe0>
 8004b82:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8004b86:	42b2      	cmp	r2, r6
 8004b88:	d02a      	beq.n	8004be0 <HAL_TIM_PWM_Init+0x8c>
 8004b8a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004b8e:	42b2      	cmp	r2, r6
 8004b90:	d026      	beq.n	8004be0 <HAL_TIM_PWM_Init+0x8c>
 8004b92:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004b96:	42b2      	cmp	r2, r6
 8004b98:	d022      	beq.n	8004be0 <HAL_TIM_PWM_Init+0x8c>
 8004b9a:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8004b9e:	42b2      	cmp	r2, r6
 8004ba0:	d01e      	beq.n	8004be0 <HAL_TIM_PWM_Init+0x8c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ba2:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8004ba6:	42b2      	cmp	r2, r6
 8004ba8:	d013      	beq.n	8004bd2 <HAL_TIM_PWM_Init+0x7e>
 8004baa:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004bae:	42b2      	cmp	r2, r6
 8004bb0:	d00f      	beq.n	8004bd2 <HAL_TIM_PWM_Init+0x7e>
 8004bb2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004bb6:	42b2      	cmp	r2, r6
 8004bb8:	d00b      	beq.n	8004bd2 <HAL_TIM_PWM_Init+0x7e>
 8004bba:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 8004bbe:	42b2      	cmp	r2, r6
 8004bc0:	d007      	beq.n	8004bd2 <HAL_TIM_PWM_Init+0x7e>
 8004bc2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004bc6:	42b2      	cmp	r2, r6
 8004bc8:	d003      	beq.n	8004bd2 <HAL_TIM_PWM_Init+0x7e>
 8004bca:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004bce:	42b2      	cmp	r2, r6
 8004bd0:	d138      	bne.n	8004c44 <HAL_TIM_PWM_Init+0xf0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bd2:	6926      	ldr	r6, [r4, #16]
 8004bd4:	e033      	b.n	8004c3e <HAL_TIM_PWM_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 8004bd6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004bda:	f7ff ffb9 	bl	8004b50 <HAL_TIM_PWM_MspInit>
 8004bde:	e7c2      	b.n	8004b66 <HAL_TIM_PWM_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8004be0:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004be2:	4f1d      	ldr	r7, [pc, #116]	; (8004c58 <HAL_TIM_PWM_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004be4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004be8:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bea:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bf0:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bf2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bf6:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bf8:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8004bfa:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bfc:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004bfe:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c00:	d101      	bne.n	8004c06 <HAL_TIM_PWM_Init+0xb2>
    TIMx->RCR = Structure->RepetitionCounter;
 8004c02:	6963      	ldr	r3, [r4, #20]
 8004c04:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004c06:	2301      	movs	r3, #1
 8004c08:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8004c0a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004c0c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8004c12:	2001      	movs	r0, #1
}
 8004c14:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8004c16:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c18:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004c1e:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c24:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c2a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004c2c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c2e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004c30:	6291      	str	r1, [r2, #40]	; 0x28
 8004c32:	e7e6      	b.n	8004c02 <HAL_TIM_PWM_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 8004c34:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c36:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004c3c:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c42:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c48:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004c4a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c4c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004c4e:	6291      	str	r1, [r2, #40]	; 0x28
 8004c50:	e7d9      	b.n	8004c06 <HAL_TIM_PWM_Init+0xb2>
 8004c52:	bf00      	nop
 8004c54:	40010000 	.word	0x40010000
 8004c58:	40010400 	.word	0x40010400

08004c5c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8004c5c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	f000 80cc 	beq.w	8004dfe <HAL_TIM_PWM_ConfigChannel+0x1a2>
{
 8004c66:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8004c68:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8004c6a:	2401      	movs	r4, #1
 8004c6c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004c70:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8004c74:	2a0c      	cmp	r2, #12
 8004c76:	d835      	bhi.n	8004ce4 <HAL_TIM_PWM_ConfigChannel+0x88>
 8004c78:	e8df f002 	tbb	[pc, r2]
 8004c7c:	34343407 	.word	0x34343407
 8004c80:	3434346a 	.word	0x3434346a
 8004c84:	34343496 	.word	0x34343496
 8004c88:	3d          	.byte	0x3d
 8004c89:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c8a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c8c:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c90:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8004c92:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c94:	4e74      	ldr	r6, [pc, #464]	; (8004e68 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c96:	f025 0501 	bic.w	r5, r5, #1
 8004c9a:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8004c9c:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004c9e:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004ca0:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8004ca2:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ca6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004caa:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 8004cac:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmrx |= OC_Config->OCMode;
 8004cb0:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004cb4:	f000 80bb 	beq.w	8004e2e <HAL_TIM_PWM_ConfigChannel+0x1d2>
 8004cb8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004cbc:	42b3      	cmp	r3, r6
 8004cbe:	f000 80b6 	beq.w	8004e2e <HAL_TIM_PWM_ConfigChannel+0x1d2>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cc2:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004cc4:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004cc6:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004cc8:	635e      	str	r6, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cca:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ccc:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cce:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cd0:	f044 0408 	orr.w	r4, r4, #8
 8004cd4:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cd6:	6999      	ldr	r1, [r3, #24]
 8004cd8:	f021 0104 	bic.w	r1, r1, #4
 8004cdc:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cde:	699a      	ldr	r2, [r3, #24]
 8004ce0:	432a      	orrs	r2, r5
 8004ce2:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8004ce4:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004cec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8004cf0:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8004cf2:	4618      	mov	r0, r3
}
 8004cf4:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004cf6:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cf8:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cfc:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cfe:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d00:	4e59      	ldr	r6, [pc, #356]	; (8004e68 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d02:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8004d06:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8004d08:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004d0a:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004d0c:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8004d0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d12:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d16:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d18:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d1c:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d20:	d06f      	beq.n	8004e02 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8004d22:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004d26:	42b3      	cmp	r3, r6
 8004d28:	d06b      	beq.n	8004e02 <HAL_TIM_PWM_ConfigChannel+0x1a6>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d2a:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004d2c:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004d2e:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004d30:	641e      	str	r6, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d32:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d34:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d36:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d38:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8004d3c:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d3e:	69d9      	ldr	r1, [r3, #28]
 8004d40:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004d44:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d46:	69da      	ldr	r2, [r3, #28]
 8004d48:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8004d4c:	61da      	str	r2, [r3, #28]
      break;
 8004d4e:	e7c9      	b.n	8004ce4 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d50:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d52:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d54:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d56:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d58:	f8df c10c 	ldr.w	ip, [pc, #268]	; 8004e68 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d5c:	f025 0510 	bic.w	r5, r5, #16
 8004d60:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8004d62:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004d64:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004d66:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8004d68:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d6c:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d70:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d72:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d76:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d7a:	d065      	beq.n	8004e48 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 8004d7c:	4f3b      	ldr	r7, [pc, #236]	; (8004e6c <HAL_TIM_PWM_ConfigChannel+0x210>)
 8004d7e:	42bb      	cmp	r3, r7
 8004d80:	d062      	beq.n	8004e48 <HAL_TIM_PWM_ConfigChannel+0x1ec>
  TIMx->CCR2 = OC_Config->Pulse;
 8004d82:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004d84:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004d86:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004d88:	639e      	str	r6, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004d8a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d8c:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d8e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d90:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8004d94:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d96:	6999      	ldr	r1, [r3, #24]
 8004d98:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004d9c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d9e:	699a      	ldr	r2, [r3, #24]
 8004da0:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8004da4:	619a      	str	r2, [r3, #24]
      break;
 8004da6:	e79d      	b.n	8004ce4 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004da8:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004daa:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004dac:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8004dae:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004db0:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8004e68 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004db4:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8004db8:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8004dba:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004dbc:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004dbe:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8004dc0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dc4:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dc8:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dca:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8004dce:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dd2:	d01c      	beq.n	8004e0e <HAL_TIM_PWM_ConfigChannel+0x1b2>
 8004dd4:	4f25      	ldr	r7, [pc, #148]	; (8004e6c <HAL_TIM_PWM_ConfigChannel+0x210>)
 8004dd6:	42bb      	cmp	r3, r7
 8004dd8:	d019      	beq.n	8004e0e <HAL_TIM_PWM_ConfigChannel+0x1b2>
  TIMx->CCR3 = OC_Config->Pulse;
 8004dda:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004ddc:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004dde:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004de0:	63de      	str	r6, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8004de2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004de4:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004de6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004de8:	f044 0408 	orr.w	r4, r4, #8
 8004dec:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004dee:	69d9      	ldr	r1, [r3, #28]
 8004df0:	f021 0104 	bic.w	r1, r1, #4
 8004df4:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004df6:	69da      	ldr	r2, [r3, #28]
 8004df8:	432a      	orrs	r2, r5
 8004dfa:	61da      	str	r2, [r3, #28]
      break;
 8004dfc:	e772      	b.n	8004ce4 <HAL_TIM_PWM_ConfigChannel+0x88>
  __HAL_LOCK(htim);
 8004dfe:	2002      	movs	r0, #2
}
 8004e00:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e02:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e04:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e08:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8004e0c:	e78d      	b.n	8004d2a <HAL_TIM_PWM_ConfigChannel+0xce>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e0e:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e14:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e18:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e1c:	f425 5c40 	bic.w	ip, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e20:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e28:	ea4c 1505 	orr.w	r5, ip, r5, lsl #4
 8004e2c:	e7d5      	b.n	8004dda <HAL_TIM_PWM_ConfigChannel+0x17e>
    tmpccer |= OC_Config->OCNPolarity;
 8004e2e:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e30:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8004e34:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e36:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e3a:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e3e:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e40:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e44:	4335      	orrs	r5, r6
 8004e46:	e73c      	b.n	8004cc2 <HAL_TIM_PWM_ConfigChannel+0x66>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e48:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e4e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e52:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e56:	f425 6c40 	bic.w	ip, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e5a:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e62:	ea4c 0585 	orr.w	r5, ip, r5, lsl #2
 8004e66:	e78c      	b.n	8004d82 <HAL_TIM_PWM_ConfigChannel+0x126>
 8004e68:	40010000 	.word	0x40010000
 8004e6c:	40010400 	.word	0x40010400

08004e70 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004e70:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d05a      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 8004e78:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 8004e7a:	6803      	ldr	r3, [r0, #0]
{
 8004e7c:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8004e7e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004e82:	689a      	ldr	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004e84:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e86:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004e8a:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  __HAL_LOCK(htim);
 8004e8e:	2501      	movs	r5, #1
  switch (sClockSourceConfig->ClockSource)
 8004e90:	2c40      	cmp	r4, #64	; 0x40
  __HAL_LOCK(htim);
 8004e92:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8004e96:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004e98:	d074      	beq.n	8004f84 <HAL_TIM_ConfigClockSource+0x114>
 8004e9a:	d94a      	bls.n	8004f32 <HAL_TIM_ConfigClockSource+0xc2>
 8004e9c:	2c60      	cmp	r4, #96	; 0x60
 8004e9e:	d02d      	beq.n	8004efc <HAL_TIM_ConfigClockSource+0x8c>
 8004ea0:	d956      	bls.n	8004f50 <HAL_TIM_ConfigClockSource+0xe0>
 8004ea2:	2c70      	cmp	r4, #112	; 0x70
 8004ea4:	d01a      	beq.n	8004edc <HAL_TIM_ConfigClockSource+0x6c>
 8004ea6:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 8004eaa:	d10e      	bne.n	8004eca <HAL_TIM_ConfigClockSource+0x5a>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eac:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 8004eb0:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8004eb2:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eb4:	432a      	orrs	r2, r5
 8004eb6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eba:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ebe:	430a      	orrs	r2, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ec0:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ec2:	689a      	ldr	r2, [r3, #8]
 8004ec4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ec8:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8004eca:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004ed2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8004ed6:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8004ed8:	4618      	mov	r0, r3
}
 8004eda:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004edc:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 8004ee0:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8004ee2:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ee4:	432a      	orrs	r2, r5
 8004ee6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eea:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eee:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8004ef0:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004ef2:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ef4:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004ef8:	609a      	str	r2, [r3, #8]
      break;
 8004efa:	e7e6      	b.n	8004eca <HAL_TIM_ConfigClockSource+0x5a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004efc:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004efe:	684d      	ldr	r5, [r1, #4]
 8004f00:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f02:	f024 0410 	bic.w	r4, r4, #16
 8004f06:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f08:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8004f0a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f0c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f10:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f14:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f18:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004f1c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f1e:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004f20:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f22:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f26:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8004f2a:	609a      	str	r2, [r3, #8]
 8004f2c:	e7cd      	b.n	8004eca <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8004f2e:	2002      	movs	r0, #2
}
 8004f30:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8004f32:	2c10      	cmp	r4, #16
 8004f34:	d004      	beq.n	8004f40 <HAL_TIM_ConfigClockSource+0xd0>
 8004f36:	d93d      	bls.n	8004fb4 <HAL_TIM_ConfigClockSource+0x144>
 8004f38:	2c20      	cmp	r4, #32
 8004f3a:	d001      	beq.n	8004f40 <HAL_TIM_ConfigClockSource+0xd0>
 8004f3c:	2c30      	cmp	r4, #48	; 0x30
 8004f3e:	d1c4      	bne.n	8004eca <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr = TIMx->SMCR;
 8004f40:	689a      	ldr	r2, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f42:	f044 0407 	orr.w	r4, r4, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f46:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f4a:	4314      	orrs	r4, r2
  TIMx->SMCR = tmpsmcr;
 8004f4c:	609c      	str	r4, [r3, #8]
 8004f4e:	e7bc      	b.n	8004eca <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8004f50:	2c50      	cmp	r4, #80	; 0x50
 8004f52:	d1ba      	bne.n	8004eca <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 8004f54:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f56:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f58:	684c      	ldr	r4, [r1, #4]
 8004f5a:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f5c:	f026 0601 	bic.w	r6, r6, #1
 8004f60:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f62:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f64:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f68:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f6c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004f70:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8004f72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f74:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004f76:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f78:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f7c:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8004f80:	609a      	str	r2, [r3, #8]
 8004f82:	e7a2      	b.n	8004eca <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 8004f84:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f86:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f88:	684c      	ldr	r4, [r1, #4]
 8004f8a:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f8c:	f026 0601 	bic.w	r6, r6, #1
 8004f90:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f92:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f94:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f98:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f9c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004fa0:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8004fa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fa4:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004fa6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fa8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fac:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8004fb0:	609a      	str	r2, [r3, #8]
 8004fb2:	e78a      	b.n	8004eca <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8004fb4:	2c00      	cmp	r4, #0
 8004fb6:	d0c3      	beq.n	8004f40 <HAL_TIM_ConfigClockSource+0xd0>
 8004fb8:	e787      	b.n	8004eca <HAL_TIM_ConfigClockSource+0x5a>
 8004fba:	bf00      	nop

08004fbc <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8004fbc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d047      	beq.n	8005054 <HAL_TIM_SlaveConfigSynchro+0x98>
  tmpsmcr = htim->Instance->SMCR;
 8004fc4:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004fc6:	2302      	movs	r3, #2
{
 8004fc8:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8004fca:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004fce:	e9d1 6500 	ldrd	r6, r5, [r1]
  tmpsmcr = htim->Instance->SMCR;
 8004fd2:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004fd8:	432b      	orrs	r3, r5
 8004fda:	4604      	mov	r4, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004fdc:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004fe0:	4333      	orrs	r3, r6
  __HAL_LOCK(htim);
 8004fe2:	2001      	movs	r0, #1
  switch (sSlaveConfig->InputTrigger)
 8004fe4:	2d50      	cmp	r5, #80	; 0x50
  __HAL_LOCK(htim);
 8004fe6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8004fea:	6093      	str	r3, [r2, #8]
  switch (sSlaveConfig->InputTrigger)
 8004fec:	d04e      	beq.n	800508c <HAL_TIM_SlaveConfigSynchro+0xd0>
 8004fee:	d91f      	bls.n	8005030 <HAL_TIM_SlaveConfigSynchro+0x74>
 8004ff0:	2d60      	cmp	r5, #96	; 0x60
 8004ff2:	d038      	beq.n	8005066 <HAL_TIM_SlaveConfigSynchro+0xaa>
 8004ff4:	2d70      	cmp	r5, #112	; 0x70
 8004ff6:	d10a      	bne.n	800500e <HAL_TIM_SlaveConfigSynchro+0x52>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ff8:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8004ffc:	6908      	ldr	r0, [r1, #16]
  tmpsmcr = TIMx->SMCR;
 8004ffe:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005000:	432b      	orrs	r3, r5
 8005002:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005006:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800500a:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800500c:	6093      	str	r3, [r2, #8]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800500e:	68d3      	ldr	r3, [r2, #12]
 8005010:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005014:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005016:	68d3      	ldr	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 8005018:	2501      	movs	r5, #1
  __HAL_UNLOCK(htim);
 800501a:	2100      	movs	r1, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800501c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005020:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8005022:	4608      	mov	r0, r1
  htim->State = HAL_TIM_STATE_READY;
 8005024:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005028:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
}
 800502c:	bcf0      	pop	{r4, r5, r6, r7}
 800502e:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8005030:	2d40      	cmp	r5, #64	; 0x40
 8005032:	d1ec      	bne.n	800500e <HAL_TIM_SlaveConfigSynchro+0x52>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005034:	2e05      	cmp	r6, #5
 8005036:	d00f      	beq.n	8005058 <HAL_TIM_SlaveConfigSynchro+0x9c>
      tmpccer = htim->Instance->CCER;
 8005038:	6a15      	ldr	r5, [r2, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800503a:	6a10      	ldr	r0, [r2, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800503c:	690e      	ldr	r6, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800503e:	f020 0001 	bic.w	r0, r0, #1
 8005042:	6210      	str	r0, [r2, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005044:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005046:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800504a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800504e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 8005050:	6215      	str	r5, [r2, #32]
 8005052:	e7dc      	b.n	800500e <HAL_TIM_SlaveConfigSynchro+0x52>
  __HAL_LOCK(htim);
 8005054:	2002      	movs	r0, #2
}
 8005056:	4770      	bx	lr
    __HAL_UNLOCK(htim);
 8005058:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 800505a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800505e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005062:	bcf0      	pop	{r4, r5, r6, r7}
 8005064:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005066:	6a10      	ldr	r0, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005068:	688d      	ldr	r5, [r1, #8]
 800506a:	690e      	ldr	r6, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800506c:	f020 0010 	bic.w	r0, r0, #16
 8005070:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005072:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8005074:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005076:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800507a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800507e:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8005082:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8005086:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8005088:	6213      	str	r3, [r2, #32]
 800508a:	e7c0      	b.n	800500e <HAL_TIM_SlaveConfigSynchro+0x52>
  tmpccer = TIMx->CCER;
 800508c:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800508e:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005090:	6888      	ldr	r0, [r1, #8]
 8005092:	690f      	ldr	r7, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005094:	f026 0601 	bic.w	r6, r6, #1
 8005098:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800509a:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800509c:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 80050a4:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050a6:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80050aa:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 80050ac:	6211      	str	r1, [r2, #32]
 80050ae:	e7ae      	b.n	800500e <HAL_TIM_SlaveConfigSynchro+0x52>

080050b0 <TIM_Base_SetConfig>:
{
 80050b0:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050b2:	4e36      	ldr	r6, [pc, #216]	; (800518c <TIM_Base_SetConfig+0xdc>)
  tmpcr1 = TIMx->CR1;
 80050b4:	6803      	ldr	r3, [r0, #0]
 80050b6:	694d      	ldr	r5, [r1, #20]
 80050b8:	688c      	ldr	r4, [r1, #8]
 80050ba:	680a      	ldr	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050bc:	42b0      	cmp	r0, r6
 80050be:	d055      	beq.n	800516c <TIM_Base_SetConfig+0xbc>
 80050c0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80050c4:	d029      	beq.n	800511a <TIM_Base_SetConfig+0x6a>
 80050c6:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 80050ca:	42b0      	cmp	r0, r6
 80050cc:	d037      	beq.n	800513e <TIM_Base_SetConfig+0x8e>
 80050ce:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80050d2:	42b0      	cmp	r0, r6
 80050d4:	d033      	beq.n	800513e <TIM_Base_SetConfig+0x8e>
 80050d6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80050da:	42b0      	cmp	r0, r6
 80050dc:	d02f      	beq.n	800513e <TIM_Base_SetConfig+0x8e>
 80050de:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 80050e2:	42b0      	cmp	r0, r6
 80050e4:	d02b      	beq.n	800513e <TIM_Base_SetConfig+0x8e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050e6:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 80050ea:	42b0      	cmp	r0, r6
 80050ec:	d013      	beq.n	8005116 <TIM_Base_SetConfig+0x66>
 80050ee:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80050f2:	42b0      	cmp	r0, r6
 80050f4:	d00f      	beq.n	8005116 <TIM_Base_SetConfig+0x66>
 80050f6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80050fa:	42b0      	cmp	r0, r6
 80050fc:	d00b      	beq.n	8005116 <TIM_Base_SetConfig+0x66>
 80050fe:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 8005102:	42b0      	cmp	r0, r6
 8005104:	d007      	beq.n	8005116 <TIM_Base_SetConfig+0x66>
 8005106:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800510a:	42b0      	cmp	r0, r6
 800510c:	d003      	beq.n	8005116 <TIM_Base_SetConfig+0x66>
 800510e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8005112:	42b0      	cmp	r0, r6
 8005114:	d109      	bne.n	800512a <TIM_Base_SetConfig+0x7a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005116:	68c9      	ldr	r1, [r1, #12]
 8005118:	e004      	b.n	8005124 <TIM_Base_SetConfig+0x74>
    tmpcr1 |= Structure->CounterMode;
 800511a:	684e      	ldr	r6, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800511c:	68c9      	ldr	r1, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800511e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005122:	4333      	orrs	r3, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8005124:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005128:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800512a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800512e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005130:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005132:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005134:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005136:	2301      	movs	r3, #1
 8005138:	6143      	str	r3, [r0, #20]
}
 800513a:	bcf0      	pop	{r4, r5, r6, r7}
 800513c:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800513e:	684e      	ldr	r6, [r1, #4]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005140:	4f13      	ldr	r7, [pc, #76]	; (8005190 <TIM_Base_SetConfig+0xe0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005146:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005148:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800514a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800514e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005150:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005154:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005156:	42b8      	cmp	r0, r7
  TIMx->CR1 = tmpcr1;
 8005158:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800515a:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800515c:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800515e:	d1ea      	bne.n	8005136 <TIM_Base_SetConfig+0x86>
    TIMx->RCR = Structure->RepetitionCounter;
 8005160:	690b      	ldr	r3, [r1, #16]
 8005162:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005164:	2301      	movs	r3, #1
 8005166:	6143      	str	r3, [r0, #20]
}
 8005168:	bcf0      	pop	{r4, r5, r6, r7}
 800516a:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800516c:	684f      	ldr	r7, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800516e:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005170:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005174:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8005176:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800517a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800517c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005180:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005182:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005184:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005186:	6282      	str	r2, [r0, #40]	; 0x28
 8005188:	e7ea      	b.n	8005160 <TIM_Base_SetConfig+0xb0>
 800518a:	bf00      	nop
 800518c:	40010000 	.word	0x40010000
 8005190:	40010400 	.word	0x40010400

08005194 <TIM_OC2_SetConfig>:
{
 8005194:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005196:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005198:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800519a:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800519c:	4d15      	ldr	r5, [pc, #84]	; (80051f4 <TIM_OC2_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800519e:	f024 0410 	bic.w	r4, r4, #16
 80051a2:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 80051a4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80051a6:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80051a8:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 80051aa:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051ae:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051b2:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051b4:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051b8:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051bc:	d00a      	beq.n	80051d4 <TIM_OC2_SetConfig+0x40>
 80051be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80051c2:	42a8      	cmp	r0, r5
 80051c4:	d006      	beq.n	80051d4 <TIM_OC2_SetConfig+0x40>
  TIMx->CCR2 = OC_Config->Pulse;
 80051c6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80051c8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80051ca:	6182      	str	r2, [r0, #24]
}
 80051cc:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 80051ce:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80051d0:	6203      	str	r3, [r0, #32]
}
 80051d2:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80051d4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80051d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80051da:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051de:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051e2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051e6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80051e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051ec:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80051f0:	e7e9      	b.n	80051c6 <TIM_OC2_SetConfig+0x32>
 80051f2:	bf00      	nop
 80051f4:	40010000 	.word	0x40010000

080051f8 <TIM_TI1_SetConfig>:
{
 80051f8:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051fa:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80051fc:	4e1b      	ldr	r6, [pc, #108]	; (800526c <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051fe:	f024 0401 	bic.w	r4, r4, #1
 8005202:	6204      	str	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005204:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8005206:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8005208:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800520a:	d01d      	beq.n	8005248 <TIM_TI1_SetConfig+0x50>
 800520c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005210:	d01a      	beq.n	8005248 <TIM_TI1_SetConfig+0x50>
 8005212:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8005216:	42b0      	cmp	r0, r6
 8005218:	d016      	beq.n	8005248 <TIM_TI1_SetConfig+0x50>
 800521a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800521e:	42b0      	cmp	r0, r6
 8005220:	d012      	beq.n	8005248 <TIM_TI1_SetConfig+0x50>
 8005222:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8005226:	42b0      	cmp	r0, r6
 8005228:	d00e      	beq.n	8005248 <TIM_TI1_SetConfig+0x50>
 800522a:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800522e:	42b0      	cmp	r0, r6
 8005230:	d00a      	beq.n	8005248 <TIM_TI1_SetConfig+0x50>
 8005232:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8005236:	42b0      	cmp	r0, r6
 8005238:	d006      	beq.n	8005248 <TIM_TI1_SetConfig+0x50>
 800523a:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800523e:	42b0      	cmp	r0, r6
 8005240:	d002      	beq.n	8005248 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005242:	f044 0201 	orr.w	r2, r4, #1
 8005246:	e002      	b.n	800524e <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005248:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800524c:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800524e:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005250:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005254:	b2db      	uxtb	r3, r3
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005256:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800525a:	f001 010a 	and.w	r1, r1, #10
 800525e:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005260:	4313      	orrs	r3, r2
  TIMx->CCMR1 = tmpccmr1;
 8005262:	6183      	str	r3, [r0, #24]
}
 8005264:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 8005266:	6201      	str	r1, [r0, #32]
}
 8005268:	4770      	bx	lr
 800526a:	bf00      	nop
 800526c:	40010000 	.word	0x40010000

08005270 <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop

08005274 <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 8005274:	2800      	cmp	r0, #0
 8005276:	d054      	beq.n	8005322 <HAL_TIMEx_HallSensor_Init+0xae>
{
 8005278:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800527a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 800527e:	b088      	sub	sp, #32
 8005280:	4604      	mov	r4, r0
 8005282:	460d      	mov	r5, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 8005284:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005288:	2b00      	cmp	r3, #0
 800528a:	d045      	beq.n	8005318 <HAL_TIMEx_HallSensor_Init+0xa4>
  htim->State = HAL_TIM_STATE_BUSY;
 800528c:	2302      	movs	r3, #2
 800528e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005292:	1d21      	adds	r1, r4, #4
 8005294:	6820      	ldr	r0, [r4, #0]
 8005296:	f7ff ff0b 	bl	80050b0 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800529a:	68ab      	ldr	r3, [r5, #8]
 800529c:	6829      	ldr	r1, [r5, #0]
 800529e:	6820      	ldr	r0, [r4, #0]
 80052a0:	2203      	movs	r2, #3
 80052a2:	f7ff ffa9 	bl	80051f8 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80052a6:	6820      	ldr	r0, [r4, #0]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80052a8:	686e      	ldr	r6, [r5, #4]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80052aa:	6982      	ldr	r2, [r0, #24]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80052ac:	68e9      	ldr	r1, [r5, #12]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80052ae:	f022 020c 	bic.w	r2, r2, #12
 80052b2:	6182      	str	r2, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80052b4:	6983      	ldr	r3, [r0, #24]
 80052b6:	4333      	orrs	r3, r6
 80052b8:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80052ba:	6843      	ldr	r3, [r0, #4]
 80052bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052c0:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80052c2:	6883      	ldr	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80052c4:	9102      	str	r1, [sp, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80052c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ca:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80052cc:	6883      	ldr	r3, [r0, #8]
 80052ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052d2:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80052d4:	6883      	ldr	r3, [r0, #8]
 80052d6:	f023 0307 	bic.w	r3, r3, #7
 80052da:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80052dc:	6883      	ldr	r3, [r0, #8]
 80052de:	f043 0304 	orr.w	r3, r3, #4
 80052e2:	6083      	str	r3, [r0, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80052e4:	2500      	movs	r5, #0
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80052e6:	2370      	movs	r3, #112	; 0x70
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80052e8:	a901      	add	r1, sp, #4
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80052ea:	9301      	str	r3, [sp, #4]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80052ec:	e9cd 5505 	strd	r5, r5, [sp, #20]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80052f0:	9507      	str	r5, [sp, #28]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052f2:	e9cd 5503 	strd	r5, r5, [sp, #12]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80052f6:	f7ff ff4d 	bl	8005194 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80052fa:	6823      	ldr	r3, [r4, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005302:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005304:	685a      	ldr	r2, [r3, #4]
  htim->State = HAL_TIM_STATE_READY;
 8005306:	2101      	movs	r1, #1
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005308:	f042 0250 	orr.w	r2, r2, #80	; 0x50
  return HAL_OK;
 800530c:	4628      	mov	r0, r5
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800530e:	605a      	str	r2, [r3, #4]
  htim->State = HAL_TIM_STATE_READY;
 8005310:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
}
 8005314:	b008      	add	sp, #32
 8005316:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8005318:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 800531c:	f7ff ffa8 	bl	8005270 <HAL_TIMEx_HallSensor_MspInit>
 8005320:	e7b4      	b.n	800528c <HAL_TIMEx_HallSensor_Init+0x18>
    return HAL_ERROR;
 8005322:	2001      	movs	r0, #1
}
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop

08005328 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005328:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800532c:	2b01      	cmp	r3, #1
 800532e:	d03a      	beq.n	80053a6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005330:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005332:	2202      	movs	r2, #2
{
 8005334:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 8005336:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800533a:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800533c:	680e      	ldr	r6, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800533e:	4d1b      	ldr	r5, [pc, #108]	; (80053ac <HAL_TIMEx_MasterConfigSynchronization+0x84>)
  tmpsmcr = htim->Instance->SMCR;
 8005340:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005342:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005346:	4332      	orrs	r2, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005348:	42ab      	cmp	r3, r5
  __HAL_LOCK(htim);
 800534a:	f04f 0601 	mov.w	r6, #1
 800534e:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
  htim->Instance->CR2 = tmpcr2;
 8005352:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005354:	d019      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8005356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800535a:	d016      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800535c:	4a14      	ldr	r2, [pc, #80]	; (80053b0 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d013      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8005362:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005366:	4293      	cmp	r3, r2
 8005368:	d00f      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800536a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800536e:	4293      	cmp	r3, r2
 8005370:	d00b      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8005372:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8005376:	4293      	cmp	r3, r2
 8005378:	d007      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800537a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800537e:	4293      	cmp	r3, r2
 8005380:	d003      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8005382:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005386:	4293      	cmp	r3, r2
 8005388:	d104      	bne.n	8005394 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800538a:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800538c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005390:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005392:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005394:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005396:	2201      	movs	r2, #1
 8005398:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800539c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80053a0:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 80053a2:	4618      	mov	r0, r3
}
 80053a4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80053a6:	2002      	movs	r0, #2
}
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	40010000 	.word	0x40010000
 80053b0:	40000400 	.word	0x40000400

080053b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80053b4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d021      	beq.n	8005400 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>
{
 80053bc:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80053be:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80053c2:	e9d1 2400 	ldrd	r2, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80053c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053ca:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80053cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053d0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80053d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80053d6:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80053da:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80053dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053e0:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80053e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80053e6:	69c9      	ldr	r1, [r1, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80053e8:	6802      	ldr	r2, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80053ea:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80053ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053f0:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 80053f2:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80053f4:	6453      	str	r3, [r2, #68]	; 0x44

  return HAL_OK;
}
 80053f6:	bc30      	pop	{r4, r5}
  __HAL_UNLOCK(htim);
 80053f8:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
}
 80053fc:	4608      	mov	r0, r1
 80053fe:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005400:	2302      	movs	r3, #2
}
 8005402:	4618      	mov	r0, r3
 8005404:	4770      	bx	lr
 8005406:	bf00      	nop

08005408 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005408:	2800      	cmp	r0, #0
 800540a:	f000 8093 	beq.w	8005534 <HAL_UART_Init+0x12c>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800540e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8005412:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8005414:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005418:	4604      	mov	r4, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	f000 8085 	beq.w	800552a <HAL_UART_Init+0x122>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005420:	6823      	ldr	r3, [r4, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005422:	6926      	ldr	r6, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8005424:	2224      	movs	r2, #36	; 0x24
 8005426:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800542a:	68d8      	ldr	r0, [r3, #12]
 800542c:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005430:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8005434:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005436:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005438:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800543a:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800543e:	4329      	orrs	r1, r5
 8005440:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8005442:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005444:	6965      	ldr	r5, [r4, #20]
 8005446:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1,
 8005448:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800544c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 800544e:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005452:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005454:	430a      	orrs	r2, r1
 8005456:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005458:	695a      	ldr	r2, [r3, #20]
 800545a:	69a1      	ldr	r1, [r4, #24]
 800545c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005460:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005462:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005466:	615a      	str	r2, [r3, #20]
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005468:	4a36      	ldr	r2, [pc, #216]	; (8005544 <HAL_UART_Init+0x13c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800546a:	d034      	beq.n	80054d6 <HAL_UART_Init+0xce>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800546c:	4293      	cmp	r3, r2
 800546e:	d063      	beq.n	8005538 <HAL_UART_Init+0x130>
 8005470:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005474:	4293      	cmp	r3, r2
 8005476:	d05f      	beq.n	8005538 <HAL_UART_Init+0x130>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005478:	f7ff f89a 	bl	80045b0 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800547c:	6863      	ldr	r3, [r4, #4]
 800547e:	4d32      	ldr	r5, [pc, #200]	; (8005548 <HAL_UART_Init+0x140>)
 8005480:	2219      	movs	r2, #25
 8005482:	fba0 0102 	umull	r0, r1, r0, r2
 8005486:	009a      	lsls	r2, r3, #2
 8005488:	0f9b      	lsrs	r3, r3, #30
 800548a:	f7fb fb07 	bl	8000a9c <__aeabi_uldivmod>
 800548e:	fba5 2100 	umull	r2, r1, r5, r0
 8005492:	0949      	lsrs	r1, r1, #5
 8005494:	2264      	movs	r2, #100	; 0x64
 8005496:	fb02 0211 	mls	r2, r2, r1, r0
 800549a:	0112      	lsls	r2, r2, #4
 800549c:	3232      	adds	r2, #50	; 0x32
 800549e:	6823      	ldr	r3, [r4, #0]
 80054a0:	fba5 0202 	umull	r0, r2, r5, r2
 80054a4:	0109      	lsls	r1, r1, #4
 80054a6:	eb01 1252 	add.w	r2, r1, r2, lsr #5
 80054aa:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054ac:	691a      	ldr	r2, [r3, #16]
 80054ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054b2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054b4:	695a      	ldr	r2, [r3, #20]
 80054b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80054ba:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80054bc:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054be:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 80054c0:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 80054c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054c6:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 80054c8:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ca:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80054cc:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80054d0:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 80054d4:	bd70      	pop	{r4, r5, r6, pc}
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d031      	beq.n	800553e <HAL_UART_Init+0x136>
 80054da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054de:	4293      	cmp	r3, r2
 80054e0:	d02d      	beq.n	800553e <HAL_UART_Init+0x136>
      pclk = HAL_RCC_GetPCLK1Freq();
 80054e2:	f7ff f865 	bl	80045b0 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054e6:	6862      	ldr	r2, [r4, #4]
 80054e8:	2600      	movs	r6, #0
 80054ea:	1892      	adds	r2, r2, r2
 80054ec:	f04f 0119 	mov.w	r1, #25
 80054f0:	eb46 0306 	adc.w	r3, r6, r6
 80054f4:	fba0 0101 	umull	r0, r1, r0, r1
 80054f8:	f7fb fad0 	bl	8000a9c <__aeabi_uldivmod>
 80054fc:	4e12      	ldr	r6, [pc, #72]	; (8005548 <HAL_UART_Init+0x140>)
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	fba6 2100 	umull	r2, r1, r6, r0
 8005504:	094d      	lsrs	r5, r1, #5
 8005506:	2264      	movs	r2, #100	; 0x64
 8005508:	fb02 0215 	mls	r2, r2, r5, r0
 800550c:	00d2      	lsls	r2, r2, #3
 800550e:	3232      	adds	r2, #50	; 0x32
 8005510:	fba6 1202 	umull	r1, r2, r6, r2
 8005514:	0952      	lsrs	r2, r2, #5
 8005516:	f002 0107 	and.w	r1, r2, #7
 800551a:	0052      	lsls	r2, r2, #1
 800551c:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8005520:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8005524:	440a      	add	r2, r1
 8005526:	609a      	str	r2, [r3, #8]
 8005528:	e7c0      	b.n	80054ac <HAL_UART_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 800552a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800552e:	f7fd fba5 	bl	8002c7c <HAL_UART_MspInit>
 8005532:	e775      	b.n	8005420 <HAL_UART_Init+0x18>
    return HAL_ERROR;
 8005534:	2001      	movs	r0, #1
}
 8005536:	4770      	bx	lr
      pclk = HAL_RCC_GetPCLK2Freq();
 8005538:	f7ff f84a 	bl	80045d0 <HAL_RCC_GetPCLK2Freq>
 800553c:	e79e      	b.n	800547c <HAL_UART_Init+0x74>
      pclk = HAL_RCC_GetPCLK2Freq();
 800553e:	f7ff f847 	bl	80045d0 <HAL_RCC_GetPCLK2Freq>
 8005542:	e7d0      	b.n	80054e6 <HAL_UART_Init+0xde>
 8005544:	40011000 	.word	0x40011000
 8005548:	51eb851f 	.word	0x51eb851f

0800554c <HAL_UART_Transmit>:
{
 800554c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005550:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8005552:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8005556:	2920      	cmp	r1, #32
{
 8005558:	b082      	sub	sp, #8
  if (huart->gState == HAL_UART_STATE_READY)
 800555a:	d132      	bne.n	80055c2 <HAL_UART_Transmit+0x76>
    if ((pData == NULL) || (Size == 0U))
 800555c:	2e00      	cmp	r6, #0
 800555e:	d034      	beq.n	80055ca <HAL_UART_Transmit+0x7e>
 8005560:	9201      	str	r2, [sp, #4]
 8005562:	2a00      	cmp	r2, #0
 8005564:	d031      	beq.n	80055ca <HAL_UART_Transmit+0x7e>
 8005566:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8005568:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800556c:	2b01      	cmp	r3, #1
 800556e:	4604      	mov	r4, r0
 8005570:	d027      	beq.n	80055c2 <HAL_UART_Transmit+0x76>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005572:	f04f 0800 	mov.w	r8, #0
    __HAL_LOCK(huart);
 8005576:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005578:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800557a:	f8c0 803c 	str.w	r8, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 800557e:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005582:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8005586:	f7fe fb25 	bl	8003bd4 <HAL_GetTick>
    huart->TxXferSize = Size;
 800558a:	9a01      	ldr	r2, [sp, #4]
 800558c:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 800558e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8005590:	6822      	ldr	r2, [r4, #0]
    __HAL_UNLOCK(huart);
 8005592:	f884 8038 	strb.w	r8, [r4, #56]	; 0x38
    tickstart = HAL_GetTick();
 8005596:	4605      	mov	r5, r0
    while (huart->TxXferCount > 0U)
 8005598:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800559a:	b29b      	uxth	r3, r3
 800559c:	2b00      	cmp	r3, #0
 800559e:	d03b      	beq.n	8005618 <HAL_UART_Transmit+0xcc>
      huart->TxXferCount--;
 80055a0:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80055a2:	68a1      	ldr	r1, [r4, #8]
      huart->TxXferCount--;
 80055a4:	3801      	subs	r0, #1
 80055a6:	b280      	uxth	r0, r0
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80055a8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      huart->TxXferCount--;
 80055ac:	84e0      	strh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80055ae:	d01b      	beq.n	80055e8 <HAL_UART_Transmit+0x9c>
 80055b0:	1c78      	adds	r0, r7, #1
 80055b2:	d13b      	bne.n	800562c <HAL_UART_Transmit+0xe0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055b4:	6810      	ldr	r0, [r2, #0]
 80055b6:	0601      	lsls	r1, r0, #24
 80055b8:	d5fc      	bpl.n	80055b4 <HAL_UART_Transmit+0x68>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80055ba:	7833      	ldrb	r3, [r6, #0]
 80055bc:	6053      	str	r3, [r2, #4]
 80055be:	3601      	adds	r6, #1
 80055c0:	e7ea      	b.n	8005598 <HAL_UART_Transmit+0x4c>
    return HAL_BUSY;
 80055c2:	2002      	movs	r0, #2
}
 80055c4:	b002      	add	sp, #8
 80055c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80055ca:	2001      	movs	r0, #1
}
 80055cc:	b002      	add	sp, #8
 80055ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055d2:	6813      	ldr	r3, [r2, #0]
 80055d4:	061b      	lsls	r3, r3, #24
 80055d6:	d40c      	bmi.n	80055f2 <HAL_UART_Transmit+0xa6>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80055d8:	2f00      	cmp	r7, #0
 80055da:	d031      	beq.n	8005640 <HAL_UART_Transmit+0xf4>
 80055dc:	f7fe fafa 	bl	8003bd4 <HAL_GetTick>
 80055e0:	1b40      	subs	r0, r0, r5
 80055e2:	4287      	cmp	r7, r0
 80055e4:	6822      	ldr	r2, [r4, #0]
 80055e6:	d32b      	bcc.n	8005640 <HAL_UART_Transmit+0xf4>
 80055e8:	1c78      	adds	r0, r7, #1
 80055ea:	d1f2      	bne.n	80055d2 <HAL_UART_Transmit+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055ec:	6810      	ldr	r0, [r2, #0]
 80055ee:	0601      	lsls	r1, r0, #24
 80055f0:	d5fc      	bpl.n	80055ec <HAL_UART_Transmit+0xa0>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80055f2:	8833      	ldrh	r3, [r6, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80055f4:	6921      	ldr	r1, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80055f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055fa:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80055fc:	2900      	cmp	r1, #0
 80055fe:	d1de      	bne.n	80055be <HAL_UART_Transmit+0x72>
          pData += 2U;
 8005600:	3602      	adds	r6, #2
 8005602:	e7c9      	b.n	8005598 <HAL_UART_Transmit+0x4c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005604:	6813      	ldr	r3, [r2, #0]
 8005606:	065b      	lsls	r3, r3, #25
 8005608:	d40b      	bmi.n	8005622 <HAL_UART_Transmit+0xd6>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800560a:	b1cf      	cbz	r7, 8005640 <HAL_UART_Transmit+0xf4>
 800560c:	f7fe fae2 	bl	8003bd4 <HAL_GetTick>
 8005610:	1b40      	subs	r0, r0, r5
 8005612:	4287      	cmp	r7, r0
 8005614:	6822      	ldr	r2, [r4, #0]
 8005616:	d313      	bcc.n	8005640 <HAL_UART_Transmit+0xf4>
 8005618:	1c78      	adds	r0, r7, #1
 800561a:	d1f3      	bne.n	8005604 <HAL_UART_Transmit+0xb8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800561c:	6813      	ldr	r3, [r2, #0]
 800561e:	0659      	lsls	r1, r3, #25
 8005620:	d5fc      	bpl.n	800561c <HAL_UART_Transmit+0xd0>
    huart->gState = HAL_UART_STATE_READY;
 8005622:	2320      	movs	r3, #32
 8005624:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8005628:	2000      	movs	r0, #0
 800562a:	e7cb      	b.n	80055c4 <HAL_UART_Transmit+0x78>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800562c:	6813      	ldr	r3, [r2, #0]
 800562e:	061b      	lsls	r3, r3, #24
 8005630:	d4c3      	bmi.n	80055ba <HAL_UART_Transmit+0x6e>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005632:	b12f      	cbz	r7, 8005640 <HAL_UART_Transmit+0xf4>
 8005634:	f7fe face 	bl	8003bd4 <HAL_GetTick>
 8005638:	1b40      	subs	r0, r0, r5
 800563a:	4287      	cmp	r7, r0
 800563c:	6822      	ldr	r2, [r4, #0]
 800563e:	d2b7      	bcs.n	80055b0 <HAL_UART_Transmit+0x64>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005640:	68d3      	ldr	r3, [r2, #12]
 8005642:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005646:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005648:	6953      	ldr	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800564a:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800564c:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8005650:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 8005652:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005654:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8005656:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
        __HAL_UNLOCK(huart);
 800565a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 800565e:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8005662:	b002      	add	sp, #8
 8005664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005668 <VBS_GetAvBusVoltage_d>:
  * @retval uint16_t Latest averaged Vbus measurement in digit
  */
__weak uint16_t VBS_GetAvBusVoltage_d( BusVoltageSensor_Handle_t * pHandle )
{
  return ( pHandle->AvBusVoltage_d );
}
 8005668:	88c0      	ldrh	r0, [r0, #6]
 800566a:	4770      	bx	lr

0800566c <VBS_GetAvBusVoltage_V>:
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 800566c:	88c3      	ldrh	r3, [r0, #6]
  temp *= pHandle->ConversionFactor;
 800566e:	8840      	ldrh	r0, [r0, #2]
 8005670:	fb03 f000 	mul.w	r0, r3, r0
  temp /= 65536u;

  return ( ( uint16_t )temp );
}
 8005674:	0c00      	lsrs	r0, r0, #16
 8005676:	4770      	bx	lr

08005678 <Circle_Limitation>:
  * @param  pHandle pointer on the related component instance
  * @param  Vqd Voltage in qd reference frame
  * @retval qd_t Limited Vqd vector
  */
__weak qd_t Circle_Limitation( CircleLimitation_Handle_t * pHandle, qd_t Vqd )
{
 8005678:	b410      	push	{r4}
 800567a:	140b      	asrs	r3, r1, #16
            ( int32_t )( Vqd.d ) * Vqd.d;

  uw_temp = ( uint32_t ) sw_temp;

  /* uw_temp min value 0, max value 32767*32767 */
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 800567c:	8802      	ldrh	r2, [r0, #0]
 800567e:	b209      	sxth	r1, r1
            ( int32_t )( Vqd.d ) * Vqd.d;
 8005680:	fb03 f403 	mul.w	r4, r3, r3
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8005684:	fb02 f202 	mul.w	r2, r2, r2
  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 8005688:	fb01 4401 	mla	r4, r1, r1, r4
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 800568c:	42a2      	cmp	r2, r4
{
 800568e:	b085      	sub	sp, #20
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8005690:	d219      	bcs.n	80056c6 <Circle_Limitation+0x4e>
  {

    uw_temp /= ( uint32_t )( 16777216 );

    /* wtemp min value pHandle->Start_index, max value 127 */
    uw_temp -= pHandle->Start_index;
 8005692:	f890 20b2 	ldrb.w	r2, [r0, #178]	; 0xb2
 8005696:	ebc2 6414 	rsb	r4, r2, r4, lsr #24

    /* uw_temp min value 0, max value 127 - pHandle->Start_index */
    table_element = pHandle->Circle_limit_table[( uint8_t )uw_temp];
 800569a:	b2e4      	uxtb	r4, r4
 800569c:	eb00 0044 	add.w	r0, r0, r4, lsl #1

    sw_temp = Vqd.q * ( int32_t )table_element;
 80056a0:	8882      	ldrh	r2, [r0, #4]
 80056a2:	fb02 f101 	mul.w	r1, r2, r1
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 80056a6:	2900      	cmp	r1, #0

    sw_temp = Vqd.d * ( int32_t )( table_element );
 80056a8:	fb02 f303 	mul.w	r3, r2, r3
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 80056ac:	bfbc      	itt	lt
 80056ae:	f501 41ff 	addlt.w	r1, r1, #32640	; 0x7f80
 80056b2:	317f      	addlt	r1, #127	; 0x7f
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	bfbc      	itt	lt
 80056b8:	f503 43ff 	addlt.w	r3, r3, #32640	; 0x7f80
 80056bc:	337f      	addlt	r3, #127	; 0x7f
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 80056be:	f341 31cf 	sbfx	r1, r1, #15, #16
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 80056c2:	f343 33cf 	sbfx	r3, r3, #15, #16
  }

  return ( local_vqd );
 80056c6:	b289      	uxth	r1, r1
 80056c8:	2000      	movs	r0, #0
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	f361 000f 	bfi	r0, r1, #0, #16
 80056d0:	f363 401f 	bfi	r0, r3, #16, #16
}
 80056d4:	b005      	add	sp, #20
 80056d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056da:	4770      	bx	lr

080056dc <DAC_SetChannelConfig>:
  */
__weak void DAC_SetChannelConfig(UI_Handle_t *pHandle, DAC_Channel_t bChannel,
                              MC_Protocol_REG_t bVariable)
{
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  pDacHandle->bChannel_variable[bChannel] = bVariable;
 80056dc:	4401      	add	r1, r0
 80056de:	f881 2030 	strb.w	r2, [r1, #48]	; 0x30
}
 80056e2:	4770      	bx	lr

080056e4 <DAC_GetChannelConfig>:
  *         MC_PROTOCOL_REG_I_A).
  */
__weak MC_Protocol_REG_t DAC_GetChannelConfig(UI_Handle_t *pHandle, DAC_Channel_t bChannel)
{
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  return (pDacHandle->bChannel_variable[bChannel]);
 80056e4:	4401      	add	r1, r0
}
 80056e6:	f891 0030 	ldrb.w	r0, [r1, #48]	; 0x30
 80056ea:	4770      	bx	lr

080056ec <DAC_SetUserChannelValue>:
  */
__weak void DAC_SetUserChannelValue(UI_Handle_t *pHandle, uint8_t bUserChNumber,
                              int16_t hValue)
{
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  pDacHandle->hUserValue[bUserChNumber] = hValue;
 80056ec:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 80056f0:	864a      	strh	r2, [r1, #50]	; 0x32
}
 80056f2:	4770      	bx	lr

080056f4 <DAC_GetUserChannelValue>:
  * @retval none.
  */
__weak int16_t DAC_GetUserChannelValue(UI_Handle_t *pHandle, uint8_t bUserChNumber)
{
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  return (pDacHandle->hUserValue[bUserChNumber]);
 80056f4:	eb00 0141 	add.w	r1, r0, r1, lsl #1
}
 80056f8:	f9b1 0032 	ldrsh.w	r0, [r1, #50]	; 0x32
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop

08005700 <FCP_Init>:
 * @{
 */

__weak void FCP_Init( FCP_Handle_t * pHandle )
{
  pHandle->RxTimeoutCountdown = 0;
 8005700:	2300      	movs	r3, #0
 8005702:	8243      	strh	r3, [r0, #18]
 8005704:	8283      	strh	r3, [r0, #20]

  pHandle->TxFrame.Code = 0x0;
  pHandle->TxFrame.Size = 0;
  pHandle->TxFrame.FrameCRC = 0;
 8005706:	f8c0 3096 	str.w	r3, [r0, #150]	; 0x96
  pHandle->TxFrameState = FCP_TRANSFER_IDLE;
  pHandle->TxFrameLevel = 0;

  pHandle->RxFrame.Code = 0x0;
  pHandle->RxFrame.Size = 0;
 800570a:	f880 309a 	strb.w	r3, [r0, #154]	; 0x9a
  pHandle->RxFrame.FrameCRC = 0;
 800570e:	f880 311b 	strb.w	r3, [r0, #283]	; 0x11b
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8005712:	f880 311c 	strb.w	r3, [r0, #284]	; 0x11c
  pHandle->RxFrameLevel = 0;
 8005716:	f880 311d 	strb.w	r3, [r0, #285]	; 0x11d
}
 800571a:	4770      	bx	lr

0800571c <FCP_SetClient>:
                    struct MCP_Handle_s * pClient,
                    FCP_SentFrameCallback_t pSentFrameCb,
                    FCP_ReceivedFrameCallback_t pReceviedFrameCb,
                    FCP_RxTimeoutCallback_t pRxTimeoutCb )
{
  if ( MC_NULL != pHandle )
 800571c:	b120      	cbz	r0, 8005728 <FCP_SetClient+0xc>
  {
    pHandle->ClientEntity = pClient;
    pHandle->ClientFrameSentCallback = pSentFrameCb;
 800571e:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->ClientFrameReceivedCallback = pReceviedFrameCb;
 8005722:	6083      	str	r3, [r0, #8]
    pHandle->ClientRxTimeoutCallback = pRxTimeoutCb;
 8005724:	9b00      	ldr	r3, [sp, #0]
 8005726:	60c3      	str	r3, [r0, #12]
  }
}
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop

0800572c <FCP_CalcCRC>:
{
  uint8_t nCRC = 0;
  uint16_t nSum = 0;
  uint8_t idx;

  if( MC_NULL != pFrame )
 800572c:	b190      	cbz	r0, 8005754 <FCP_CalcCRC+0x28>
  {
    nSum += pFrame->Code;
    nSum += pFrame->Size;
 800572e:	7841      	ldrb	r1, [r0, #1]
    nSum += pFrame->Code;
 8005730:	7802      	ldrb	r2, [r0, #0]
    nSum += pFrame->Size;
 8005732:	1853      	adds	r3, r2, r1

    for ( idx = 0; idx < pFrame->Size; idx++ )
 8005734:	b151      	cbz	r1, 800574c <FCP_CalcCRC+0x20>
 8005736:	1e4a      	subs	r2, r1, #1
 8005738:	1c81      	adds	r1, r0, #2
 800573a:	fa51 f282 	uxtab	r2, r1, r2
 800573e:	3001      	adds	r0, #1
    {
      nSum += pFrame->Buffer[idx];
 8005740:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 8005744:	440b      	add	r3, r1
    for ( idx = 0; idx < pFrame->Size; idx++ )
 8005746:	4282      	cmp	r2, r0
      nSum += pFrame->Buffer[idx];
 8005748:	b29b      	uxth	r3, r3
    for ( idx = 0; idx < pFrame->Size; idx++ )
 800574a:	d1f9      	bne.n	8005740 <FCP_CalcCRC+0x14>
    }

    nCRC = (uint8_t)(nSum & 0xFF) ; // Low Byte of nSum
    nCRC += (uint8_t) (nSum >> 8) ; // High Byte of nSum
 800574c:	eb03 2313 	add.w	r3, r3, r3, lsr #8
 8005750:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  }

  return nCRC ;
}
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop

08005758 <HALL_Init>:
            sensors.
  * @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component
  * @retval none
  */
__weak void HALL_Init( HALL_Handle_t * pHandle )
{
 8005758:	b4f0      	push	{r4, r5, r6, r7}
  reliable speed */
  hMinReliableElSpeedUnit /= 4u;

  /* Adjustment factor: maximum measurable speed is x time greater than the
  maximum reliable speed */
  hMaxReliableElSpeedUnit *= 2u;
 800575a:	8a85      	ldrh	r5, [r0, #20]
                                     pHandle->_Super.bElToMecRatio;
 800575c:	7842      	ldrb	r2, [r0, #1]
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 800575e:	8ac6      	ldrh	r6, [r0, #22]
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005760:	e9d0 430a 	ldrd	r4, r3, [r0, #40]	; 0x28
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8005764:	fb16 f602 	smulbb	r6, r6, r2
  hMaxReliableElSpeedUnit *= 2u;
 8005768:	006d      	lsls	r5, r5, #1
 800576a:	fb15 f502 	smulbb	r5, r5, r2
  hMinReliableElSpeedUnit /= 4u;
 800576e:	f3c6 068d 	ubfx	r6, r6, #2, #14

  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8005772:	0c22      	lsrs	r2, r4, #16
  hMaxReliableElSpeedUnit *= 2u;
 8005774:	b2ad      	uxth	r5, r5
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8005776:	f8a0 20c2 	strh.w	r2, [r0, #194]	; 0xc2

  /* SW Init */
  if ( hMinReliableElSpeedUnit == 0u )
 800577a:	2e00      	cmp	r6, #0
 800577c:	d069      	beq.n	8005852 <HALL_Init+0xfa>
  else
  {
    /* Set accordingly the min reliable speed */
    /* 1000 comes from mS 
    * 6 comes from the fact that sensors are toggling each 60 deg = 360/6 deg */
    pHandle->HallTimeout = 1000*SPEED_UNIT / ( 6u * hMinReliableElSpeedUnit );
 800577e:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8005782:	0076      	lsls	r6, r6, #1
 8005784:	f242 7110 	movw	r1, #10000	; 0x2710
 8005788:	fbb1 f1f6 	udiv	r1, r1, r6
 800578c:	b28f      	uxth	r7, r1
  }

  /* Compute the prescaler to the closet value of the TimeOut (in mS )*/
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 800578e:	4e32      	ldr	r6, [pc, #200]	; (8005858 <HALL_Init+0x100>)
 8005790:	f8a0 70c0 	strh.w	r7, [r0, #192]	; 0xc0
 8005794:	fb01 f202 	mul.w	r2, r1, r2
 8005798:	fba6 6202 	umull	r6, r2, r6, r2
  /* Align MaxPeriod to a multiple of Overflow.*/
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;

  pHandle->SatSpeed = hMaxReliableElSpeedUnit;

  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 800579c:	492f      	ldr	r1, [pc, #188]	; (800585c <HALL_Init+0x104>)
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 800579e:	69c6      	ldr	r6, [r0, #28]
  pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 80057a0:	f8a0 50b0 	strh.w	r5, [r0, #176]	; 0xb0
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 80057a4:	0992      	lsrs	r2, r2, #6
 80057a6:	f8a0 20ae 	strh.w	r2, [r0, #174]	; 0xae
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 80057aa:	fba1 4104 	umull	r4, r1, r1, r4
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 80057ae:	b292      	uxth	r2, r2
 80057b0:	0414      	lsls	r4, r2, #16
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 80057b2:	0889      	lsrs	r1, r1, #2
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 80057b4:	f8c0 40b8 	str.w	r4, [r0, #184]	; 0xb8

  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 80057b8:	eb01 0781 	add.w	r7, r1, r1, lsl #2
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 80057bc:	8b44      	ldrh	r4, [r0, #26]
 80057be:	fbb1 f1f4 	udiv	r1, r1, r4
 80057c2:	fb06 f101 	mul.w	r1, r6, r1
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 80057c6:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 80057ca:	007f      	lsls	r7, r7, #1
                       / hMaxReliableElSpeedUnit);
 80057cc:	fbb7 f5f5 	udiv	r5, r7, r5
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 80057d0:	f8c0 50bc 	str.w	r5, [r0, #188]	; 0xbc
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80057d4:	6999      	ldr	r1, [r3, #24]

  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80057d6:	f890 50c6 	ldrb.w	r5, [r0, #198]	; 0xc6

  /* Reset speed reliability */
  pHandle->SensorIsReliable = true;

  /* Set IC filter for Channel 1 (ICF1) */
  LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, ( uint32_t )(pHandle->ICx_Filter) << 20);
 80057da:	f890 7048 	ldrb.w	r7, [r0, #72]	; 0x48
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 80057de:	8c86      	ldrh	r6, [r0, #36]	; 0x24
 80057e0:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 80057e4:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80057e8:	fb04 f405 	mul.w	r4, r4, r5
  pHandle->SensorIsReliable = true;
 80057ec:	2501      	movs	r5, #1
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80057ee:	fb94 f4f6 	sdiv	r4, r4, r6
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 80057f2:	3c01      	subs	r4, #1
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80057f4:	f8a0 40c4 	strh.w	r4, [r0, #196]	; 0xc4
  pHandle->SensorIsReliable = true;
 80057f8:	f880 5049 	strb.w	r5, [r0, #73]	; 0x49
 80057fc:	6199      	str	r1, [r3, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 80057fe:	629a      	str	r2, [r3, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8005800:	695a      	ldr	r2, [r3, #20]
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
  LL_TIM_GenerateEvent_UPDATE ( TIMx );


  /* Clear the TIMx's pending flags */
  WRITE_REG (TIMx->SR, 0);
 8005802:	2100      	movs	r1, #0
 8005804:	432a      	orrs	r2, r5
 8005806:	615a      	str	r2, [r3, #20]
 8005808:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	f042 0204 	orr.w	r2, r2, #4
 8005810:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8005812:	68da      	ldr	r2, [r3, #12]
 8005814:	f042 0202 	orr.w	r2, r2, #2
 8005818:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800581a:	68da      	ldr	r2, [r3, #12]
 800581c:	432a      	orrs	r2, r5
 800581e:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->CNT, Counter);
 8005820:	6259      	str	r1, [r3, #36]	; 0x24
  SET_BIT(TIMx->CCER, Channels);
 8005822:	6a1a      	ldr	r2, [r3, #32]
 8005824:	432a      	orrs	r2, r5
 8005826:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	432a      	orrs	r2, r5
 800582c:	601a      	str	r2, [r3, #0]
  LL_TIM_CC_EnableChannel  ( TIMx, LL_TIM_CHANNEL_CH1 );
  LL_TIM_EnableCounter ( TIMx );


  /* Erase speed buffer */
  bSpeedBufferSize = pHandle->SpeedBufferSize;
 800582e:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26

  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 8005832:	b163      	cbz	r3, 800584e <HALL_Init+0xf6>
 8005834:	3b01      	subs	r3, #1
 8005836:	b2d9      	uxtb	r1, r3
 8005838:	f100 0350 	add.w	r3, r0, #80	; 0x50
  {
    pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 800583c:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8005840:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005844:	304c      	adds	r0, #76	; 0x4c
 8005846:	f840 2f04 	str.w	r2, [r0, #4]!
  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 800584a:	4298      	cmp	r0, r3
 800584c:	d1fb      	bne.n	8005846 <HALL_Init+0xee>
  }
}
 800584e:	bcf0      	pop	{r4, r5, r6, r7}
 8005850:	4770      	bx	lr
 8005852:	2196      	movs	r1, #150	; 0x96
    pHandle->HallTimeout = 150u;
 8005854:	460f      	mov	r7, r1
 8005856:	e79a      	b.n	800578e <HALL_Init+0x36>
 8005858:	10624dd3 	.word	0x10624dd3
 800585c:	aaaaaaab 	.word	0xaaaaaaab

08005860 <HALL_Clear>:
* @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component*
* @retval none
*/
__weak void HALL_Clear( HALL_Handle_t * pHandle )
{
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005860:	6ac2      	ldr	r2, [r0, #44]	; 0x2c

  /* Clear speed error counter */
  pHandle->_Super.bSpeedErrorNumber = 0;
  
  /* Re-initialize partly the timer */
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
 8005862:	f8b0 c0ae 	ldrh.w	ip, [r0, #174]	; 0xae
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8005866:	68d1      	ldr	r1, [r2, #12]
 8005868:	f021 0102 	bic.w	r1, r1, #2
  pHandle->RatioDec = false;
 800586c:	2300      	movs	r3, #0
{
 800586e:	b4f0      	push	{r4, r5, r6, r7}
 8005870:	e9d0 740e 	ldrd	r7, r4, [r0, #56]	; 0x38
 8005874:	e9d0 6510 	ldrd	r6, r5, [r0, #64]	; 0x40
 8005878:	60d1      	str	r1, [r2, #12]
  pHandle->SensorIsReliable = true;
 800587a:	2101      	movs	r1, #1
  pHandle->RatioDec = false;
 800587c:	f880 304a 	strb.w	r3, [r0, #74]	; 0x4a
  pHandle->Direction = POSITIVE;
 8005880:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
  pHandle->RatioInc = false;
 8005884:	f880 304b 	strb.w	r3, [r0, #75]	; 0x4b
  pHandle->SpeedFIFOIdx = 0u;
 8005888:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
  pHandle->FirstCapt = 0u;
 800588c:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  pHandle->_Super.bSpeedErrorNumber = 0;
 8005890:	7003      	strb	r3, [r0, #0]
  pHandle->BufferFilled = 0u;
 8005892:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
  pHandle->_Super.hMecAccelUnitP = 0;
 8005896:	8243      	strh	r3, [r0, #18]
  pHandle->OVFCounter = 0u;
 8005898:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
  pHandle->CompSpeed = 0;
 800589c:	f8a0 30ac 	strh.w	r3, [r0, #172]	; 0xac
  pHandle->SensorIsReliable = true;
 80058a0:	f880 1049 	strb.w	r1, [r0, #73]	; 0x49
  WRITE_REG(TIMx->PSC, Prescaler);
 80058a4:	f8c2 c028 	str.w	ip, [r2, #40]	; 0x28
  WRITE_REG(TIMx->CNT, Counter);
 80058a8:	6253      	str	r3, [r2, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80058aa:	6813      	ldr	r3, [r2, #0]
 80058ac:	f043 0301 	orr.w	r3, r3, #1
 80058b0:	e9d0 c10c 	ldrd	ip, r1, [r0, #48]	; 0x30
 80058b4:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80058b6:	68d3      	ldr	r3, [r2, #12]
 80058b8:	f043 0302 	orr.w	r3, r3, #2
 80058bc:	60d3      	str	r3, [r2, #12]
* @retval none
*/
static void HALL_Init_Electrical_Angle( HALL_Handle_t * pHandle )
{

  if ( pHandle->SensorPlacement == DEGREES_120 )
 80058be:	f890 3020 	ldrb.w	r3, [r0, #32]
 80058c2:	b9e3      	cbnz	r3, 80058fe <HALL_Clear+0x9e>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80058c4:	6933      	ldr	r3, [r6, #16]
 80058c6:	693e      	ldr	r6, [r7, #16]
 80058c8:	f8dc 2010 	ldr.w	r2, [ip, #16]
 80058cc:	ea35 0303 	bics.w	r3, r5, r3
  {
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80058d0:	bf0c      	ite	eq
 80058d2:	2304      	moveq	r3, #4
 80058d4:	2300      	movne	r3, #0
 80058d6:	43b4      	bics	r4, r6
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80058d8:	bf0c      	ite	eq
 80058da:	2402      	moveq	r4, #2
 80058dc:	2400      	movne	r4, #0
 80058de:	4323      	orrs	r3, r4
 80058e0:	ea31 0202 	bics.w	r2, r1, r2
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 80058e4:	bf08      	it	eq
 80058e6:	f043 0301 	orreq.w	r3, r3, #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
  }

  switch ( pHandle->HallState )
 80058ea:	1e5a      	subs	r2, r3, #1
 80058ec:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 80058f0:	2a05      	cmp	r2, #5
 80058f2:	d854      	bhi.n	800599e <HALL_Clear+0x13e>
 80058f4:	e8df f002 	tbb	[pc, r2]
 80058f8:	3f352b21 	.word	0x3f352b21
 80058fc:	1749      	.short	0x1749
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	6933      	ldr	r3, [r6, #16]
 8005902:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8005906:	ea35 0303 	bics.w	r3, r5, r3
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 800590a:	bf0c      	ite	eq
 800590c:	2302      	moveq	r3, #2
 800590e:	2300      	movne	r3, #0
 8005910:	43b1      	bics	r1, r6
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005912:	bf08      	it	eq
 8005914:	f043 0301 	orreq.w	r3, r3, #1
 8005918:	ea34 0202 	bics.w	r2, r4, r2
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 800591c:	bf14      	ite	ne
 800591e:	2204      	movne	r2, #4
 8005920:	2200      	moveq	r2, #0
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005922:	4313      	orrs	r3, r2
 8005924:	e7e1      	b.n	80058ea <HALL_Clear+0x8a>
    case STATE_2:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
                                              S16_60_PHASE_SHIFT / 2 );
      break;
    case STATE_6:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8005926:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005928:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 800592c:	3b3f      	subs	r3, #63	; 0x3f
 800592e:	b21b      	sxth	r3, r3
 8005930:	8083      	strh	r3, [r0, #4]
      pHandle->SensorIsReliable = false;
      break;
  }

  /* Initialize the measured angle */
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005932:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8005936:	bcf0      	pop	{r4, r5, r6, r7}
 8005938:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 800593a:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800593c:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8005940:	333f      	adds	r3, #63	; 0x3f
 8005942:	b21b      	sxth	r3, r3
 8005944:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005946:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800594a:	bcf0      	pop	{r4, r5, r6, r7}
 800594c:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 800594e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005950:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 8005954:	3b2a      	subs	r3, #42	; 0x2a
 8005956:	b21b      	sxth	r3, r3
 8005958:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 800595a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800595e:	bcf0      	pop	{r4, r5, r6, r7}
 8005960:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005962:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005964:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 8005968:	332a      	adds	r3, #42	; 0x2a
 800596a:	b21b      	sxth	r3, r3
 800596c:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 800596e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8005972:	bcf0      	pop	{r4, r5, r6, r7}
 8005974:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8005976:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005978:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 800597c:	3b15      	subs	r3, #21
 800597e:	b21b      	sxth	r3, r3
 8005980:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005982:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8005986:	bcf0      	pop	{r4, r5, r6, r7}
 8005988:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 800598a:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800598c:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8005990:	3315      	adds	r3, #21
 8005992:	b21b      	sxth	r3, r3
 8005994:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005996:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800599a:	bcf0      	pop	{r4, r5, r6, r7}
 800599c:	4770      	bx	lr
      pHandle->SensorIsReliable = false;
 800599e:	2200      	movs	r2, #0
 80059a0:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 80059a4:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80059a8:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 80059ac:	bcf0      	pop	{r4, r5, r6, r7}
 80059ae:	4770      	bx	lr

080059b0 <HALL_CalcElAngle>:
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 80059b0:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 80059b4:	8883      	ldrh	r3, [r0, #4]
 80059b6:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80059ba:	428a      	cmp	r2, r1
 80059bc:	d011      	beq.n	80059e2 <HALL_CalcElAngle+0x32>
{
 80059be:	b430      	push	{r4, r5}
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80059c0:	b291      	uxth	r1, r2
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80059c2:	f8b0 50ac 	ldrh.w	r5, [r0, #172]	; 0xac
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80059c6:	f8b0 40aa 	ldrh.w	r4, [r0, #170]	; 0xaa
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 80059ca:	f8a0 20a0 	strh.w	r2, [r0, #160]	; 0xa0
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80059ce:	440b      	add	r3, r1
 80059d0:	442b      	add	r3, r5
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80059d2:	4421      	add	r1, r4
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80059d4:	b21b      	sxth	r3, r3
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80059d6:	f8a0 10aa 	strh.w	r1, [r0, #170]	; 0xaa
 80059da:	8083      	strh	r3, [r0, #4]
}
 80059dc:	bc30      	pop	{r4, r5}
 80059de:	4618      	mov	r0, r3
 80059e0:	4770      	bx	lr
    pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 80059e2:	f8b0 20a0 	ldrh.w	r2, [r0, #160]	; 0xa0
 80059e6:	4413      	add	r3, r2
 80059e8:	b21b      	sxth	r3, r3
 80059ea:	8083      	strh	r3, [r0, #4]
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	4770      	bx	lr

080059f0 <HALL_CalcAvrgMecSpeedUnit>:
{
 80059f0:	b538      	push	{r3, r4, r5, lr}
 80059f2:	4604      	mov	r4, r0
  if ( pHandle->SensorIsReliable )
 80059f4:	f890 0049 	ldrb.w	r0, [r0, #73]	; 0x49
{
 80059f8:	460d      	mov	r5, r1
  if ( pHandle->SensorIsReliable )
 80059fa:	b180      	cbz	r0, 8005a1e <HALL_CalcAvrgMecSpeedUnit+0x2e>
  TIM_TypeDef * TIMx = pHandle->TIMx;
 80059fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if ( LL_TIM_GetPrescaler ( TIMx ) >= pHandle->HALLMaxRatio )
 80059fe:	f8b4 20ae 	ldrh.w	r2, [r4, #174]	; 0xae
  return (uint32_t)(READ_REG(TIMx->PSC));
 8005a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d811      	bhi.n	8005a2c <HALL_CalcAvrgMecSpeedUnit+0x3c>
      pHandle->_Super.hElSpeedDpp = 0;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	81e3      	strh	r3, [r4, #14]
      *hMecSpeedUnit = 0;
 8005a0c:	800b      	strh	r3, [r1, #0]
    bReliability = SPD_IsMecSpeedReliable( &pHandle->_Super, hMecSpeedUnit );
 8005a0e:	4629      	mov	r1, r5
 8005a10:	4620      	mov	r0, r4
 8005a12:	f000 ffe9 	bl	80069e8 <SPD_IsMecSpeedReliable>
 8005a16:	f9b5 3000 	ldrsh.w	r3, [r5]
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8005a1a:	81a3      	strh	r3, [r4, #12]
}
 8005a1c:	bd38      	pop	{r3, r4, r5, pc}
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8005a1e:	78e3      	ldrb	r3, [r4, #3]
 8005a20:	7023      	strb	r3, [r4, #0]
    *hMecSpeedUnit = 0;
 8005a22:	4603      	mov	r3, r0
    pHandle->_Super.hElSpeedDpp = 0;
 8005a24:	81e0      	strh	r0, [r4, #14]
    *hMecSpeedUnit = 0;
 8005a26:	8008      	strh	r0, [r1, #0]
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8005a28:	81a3      	strh	r3, [r4, #12]
}
 8005a2a:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8005a2c:	f9b4 30a4 	ldrsh.w	r3, [r4, #164]	; 0xa4
 8005a30:	81e3      	strh	r3, [r4, #14]
      if (  pHandle->AvrElSpeedDpp == 0 )
 8005a32:	b1cb      	cbz	r3, 8005a68 <HALL_CalcAvrgMecSpeedUnit+0x78>
        if (  pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8005a34:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d013      	beq.n	8005a64 <HALL_CalcAvrgMecSpeedUnit+0x74>
          if (pHandle->HallMtpa == true)
 8005a3c:	f894 20c7 	ldrb.w	r2, [r4, #199]	; 0xc7
 8005a40:	b1a2      	cbz	r2, 8005a6c <HALL_CalcAvrgMecSpeedUnit+0x7c>
            pHandle->CompSpeed = 0;
 8005a42:	2200      	movs	r2, #0
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8005a44:	8b60      	ldrh	r0, [r4, #26]
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8005a46:	7861      	ldrb	r1, [r4, #1]
 8005a48:	f8a4 20ac 	strh.w	r2, [r4, #172]	; 0xac
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8005a4c:	fb03 f300 	mul.w	r3, r3, r0
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8005a50:	69e2      	ldr	r2, [r4, #28]
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8005a52:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005a56:	005b      	lsls	r3, r3, #1
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8005a58:	fb02 f201 	mul.w	r2, r2, r1
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8005a5c:	fb93 f3f2 	sdiv	r3, r3, r2
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8005a60:	802b      	strh	r3, [r5, #0]
 8005a62:	e7d4      	b.n	8005a0e <HALL_CalcAvrgMecSpeedUnit+0x1e>
          *hMecSpeedUnit = ( int16_t )pHandle->SatSpeed;
 8005a64:	f8b4 30b0 	ldrh.w	r3, [r4, #176]	; 0xb0
 8005a68:	802b      	strh	r3, [r5, #0]
 8005a6a:	e7d0      	b.n	8005a0e <HALL_CalcAvrgMecSpeedUnit+0x1e>
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8005a6c:	f8b4 20aa 	ldrh.w	r2, [r4, #170]	; 0xaa
 8005a70:	88a0      	ldrh	r0, [r4, #4]
              ( int32_t )( pHandle->PWMNbrPSamplingFreq ) );
 8005a72:	f8b4 10c4 	ldrh.w	r1, [r4, #196]	; 0xc4
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8005a76:	1a12      	subs	r2, r2, r0
 8005a78:	b212      	sxth	r2, r2
 8005a7a:	f8a4 20a8 	strh.w	r2, [r4, #168]	; 0xa8
            pHandle->CompSpeed = ( int16_t )
 8005a7e:	fb92 f2f1 	sdiv	r2, r2, r1
 8005a82:	e7df      	b.n	8005a44 <HALL_CalcAvrgMecSpeedUnit+0x54>

08005a84 <HALL_TIMx_CC_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8005a84:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d042      	beq.n	8005b12 <HALL_TIMx_CC_IRQHandler+0x8e>
{
 8005a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ( pHandle->SensorPlacement == DEGREES_120 )
 8005a8e:	f890 e020 	ldrb.w	lr, [r0, #32]
    bPrevHallState = pHandle->HallState;
 8005a92:	f890 10a6 	ldrb.w	r1, [r0, #166]	; 0xa6
    PrevDirection = pHandle->Direction;
 8005a96:	f990 50a2 	ldrsb.w	r5, [r0, #162]	; 0xa2
 8005a9a:	e9d0 c20e 	ldrd	ip, r2, [r0, #56]	; 0x38
 8005a9e:	e9d0 7310 	ldrd	r7, r3, [r0, #64]	; 0x40
 8005aa2:	e9d0 640c 	ldrd	r6, r4, [r0, #48]	; 0x30
    if ( pHandle->SensorPlacement == DEGREES_120 )
 8005aa6:	f1be 0f00 	cmp.w	lr, #0
 8005aaa:	d01d      	beq.n	8005ae8 <HALL_TIMx_CC_IRQHandler+0x64>
 8005aac:	f8dc c010 	ldr.w	ip, [ip, #16]
 8005ab0:	693f      	ldr	r7, [r7, #16]
 8005ab2:	6936      	ldr	r6, [r6, #16]
 8005ab4:	43bb      	bics	r3, r7
                            | (LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1)
 8005ab6:	bf0c      	ite	eq
 8005ab8:	2302      	moveq	r3, #2
 8005aba:	2300      	movne	r3, #0
 8005abc:	43b4      	bics	r4, r6
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 8005abe:	bf08      	it	eq
 8005ac0:	f043 0301 	orreq.w	r3, r3, #1
 8005ac4:	ea32 020c 	bics.w	r2, r2, ip
 8005ac8:	bf14      	ite	ne
 8005aca:	2204      	movne	r2, #4
 8005acc:	2200      	moveq	r2, #0
 8005ace:	4313      	orrs	r3, r2
    switch ( pHandle->HallState )
 8005ad0:	1e5a      	subs	r2, r3, #1
 8005ad2:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005ad6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    switch ( pHandle->HallState )
 8005ad8:	2a05      	cmp	r2, #5
 8005ada:	f200 8102 	bhi.w	8005ce2 <HALL_TIMx_CC_IRQHandler+0x25e>
 8005ade:	e8df f002 	tbb	[pc, r2]
 8005ae2:	c1d3      	.short	0xc1d3
 8005ae4:	1a8fa0af 	.word	0x1a8fa0af
 8005ae8:	f8d7 e010 	ldr.w	lr, [r7, #16]
 8005aec:	f8dc 7010 	ldr.w	r7, [ip, #16]
 8005af0:	6936      	ldr	r6, [r6, #16]
 8005af2:	ea33 030e 	bics.w	r3, r3, lr
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8005af6:	bf0c      	ite	eq
 8005af8:	2304      	moveq	r3, #4
 8005afa:	2300      	movne	r3, #0
 8005afc:	43ba      	bics	r2, r7
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 8005afe:	bf0c      	ite	eq
 8005b00:	2202      	moveq	r2, #2
 8005b02:	2200      	movne	r2, #0
 8005b04:	4313      	orrs	r3, r2
 8005b06:	ea34 0206 	bics.w	r2, r4, r6
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8005b0a:	bf08      	it	eq
 8005b0c:	f043 0301 	orreq.w	r3, r3, #1
 8005b10:	e7de      	b.n	8005ad0 <HALL_TIMx_CC_IRQHandler+0x4c>
}
 8005b12:	2000      	movs	r0, #0
 8005b14:	4770      	bx	lr
        if ( bPrevHallState == STATE_2 )
 8005b16:	2902      	cmp	r1, #2
 8005b18:	f000 8127 	beq.w	8005d6a <HALL_TIMx_CC_IRQHandler+0x2e6>
        else if ( bPrevHallState == STATE_4 )
 8005b1c:	2904      	cmp	r1, #4
 8005b1e:	f000 8111 	beq.w	8005d44 <HALL_TIMx_CC_IRQHandler+0x2c0>
    PrevDirection = pHandle->Direction;
 8005b22:	4629      	mov	r1, r5
    if (pHandle->HallMtpa == true)
 8005b24:	f890 30c7 	ldrb.w	r3, [r0, #199]	; 0xc7
 8005b28:	b113      	cbz	r3, 8005b30 <HALL_TIMx_CC_IRQHandler+0xac>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8005b2a:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
 8005b2e:	8083      	strh	r3, [r0, #4]
    if ( pHandle->FirstCapt == 0u )
 8005b30:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f000 80c1 	beq.w	8005cbc <HALL_TIMx_CC_IRQHandler+0x238>
      if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8005b3a:	f890 304d 	ldrb.w	r3, [r0, #77]	; 0x4d
 8005b3e:	f890 5026 	ldrb.w	r5, [r0, #38]	; 0x26
 8005b42:	42ab      	cmp	r3, r5
 8005b44:	d205      	bcs.n	8005b52 <HALL_TIMx_CC_IRQHandler+0xce>
        pHandle->BufferFilled++;
 8005b46:	f890 304d 	ldrb.w	r3, [r0, #77]	; 0x4d
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8005b52:	6b67      	ldr	r7, [r4, #52]	; 0x34
  return (uint32_t)(READ_REG(TIMx->PSC));
 8005b54:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8005b56:	f890 304e 	ldrb.w	r3, [r0, #78]	; 0x4e
      if ( pHandle->OVFCounter != 0u )
 8005b5a:	f890 604e 	ldrb.w	r6, [r0, #78]	; 0x4e
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8005b5e:	041b      	lsls	r3, r3, #16
      hPrscBuf =  LL_TIM_GetPrescaler ( TIMx );
 8005b60:	b292      	uxth	r2, r2
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8005b62:	fa13 f387 	uxtah	r3, r3, r7
      if ( pHandle->OVFCounter != 0u )
 8005b66:	f006 0cff 	and.w	ip, r6, #255	; 0xff
 8005b6a:	2e00      	cmp	r6, #0
 8005b6c:	f000 80af 	beq.w	8005cce <HALL_TIMx_CC_IRQHandler+0x24a>
        hAux = hPrscBuf + 1u;
 8005b70:	3201      	adds	r2, #1
        if ( pHandle->RatioInc )
 8005b72:	f890 604b 	ldrb.w	r6, [r0, #75]	; 0x4b
        wCaptBuf *= hAux;
 8005b76:	b292      	uxth	r2, r2
 8005b78:	fb03 f302 	mul.w	r3, r3, r2
        if ( pHandle->RatioInc )
 8005b7c:	2e00      	cmp	r6, #0
 8005b7e:	f000 80b7 	beq.w	8005cf0 <HALL_TIMx_CC_IRQHandler+0x26c>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 8005b82:	2200      	movs	r2, #0
 8005b84:	f880 204b 	strb.w	r2, [r0, #75]	; 0x4b
        if ( wCaptBuf < pHandle->MinPeriod )
 8005b88:	f8d0 20bc 	ldr.w	r2, [r0, #188]	; 0xbc
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d832      	bhi.n	8005bf6 <HALL_TIMx_CC_IRQHandler+0x172>
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005b90:	f890 2098 	ldrb.w	r2, [r0, #152]	; 0x98
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8005b94:	f8d0 60b8 	ldr.w	r6, [r0, #184]	; 0xb8
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005b98:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
 8005b9c:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8005ba0:	429e      	cmp	r6, r3
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005ba2:	f8dc 7050 	ldr.w	r7, [ip, #80]	; 0x50
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 8005ba6:	bf88      	it	hi
 8005ba8:	fb01 f603 	mulhi.w	r6, r1, r3
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005bac:	eba4 0407 	sub.w	r4, r4, r7
          pHandle->SpeedFIFOIdx++;
 8005bb0:	f102 0201 	add.w	r2, r2, #1
 8005bb4:	b2d2      	uxtb	r2, r2
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005bb6:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8005bba:	bf8a      	itet	hi
 8005bbc:	19a4      	addhi	r4, r4, r6
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = pHandle->MaxPeriod*pHandle->Direction; 
 8005bbe:	434e      	mulls	r6, r1
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8005bc0:	f8c0 409c 	strhi.w	r4, [r0, #156]	; 0x9c
          if ( pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize )
 8005bc4:	4295      	cmp	r5, r2
 8005bc6:	f8cc 6050 	str.w	r6, [ip, #80]	; 0x50
            pHandle->SpeedFIFOIdx = 0u;
 8005bca:	bf08      	it	eq
 8005bcc:	2200      	moveq	r2, #0
 8005bce:	f880 2098 	strb.w	r2, [r0, #152]	; 0x98
          if ( pHandle->SensorIsReliable) 
 8005bd2:	f890 2049 	ldrb.w	r2, [r0, #73]	; 0x49
 8005bd6:	2a00      	cmp	r2, #0
 8005bd8:	f000 8087 	beq.w	8005cea <HALL_TIMx_CC_IRQHandler+0x266>
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8005bdc:	f890 404d 	ldrb.w	r4, [r0, #77]	; 0x4d
 8005be0:	f8d0 20b4 	ldr.w	r2, [r0, #180]	; 0xb4
 8005be4:	42a5      	cmp	r5, r4
 8005be6:	f240 80a4 	bls.w	8005d32 <HALL_TIMx_CC_IRQHandler+0x2ae>
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 8005bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bee:	fb13 f101 	smulbb	r1, r3, r1
 8005bf2:	f8a0 10a4 	strh.w	r1, [r0, #164]	; 0xa4
      pHandle->OVFCounter = 0u;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
}
 8005bfc:	2000      	movs	r0, #0
 8005bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ( bPrevHallState == STATE_4 )
 8005c00:	2904      	cmp	r1, #4
 8005c02:	f000 80ab 	beq.w	8005d5c <HALL_TIMx_CC_IRQHandler+0x2d8>
        else if ( bPrevHallState == STATE_1 )
 8005c06:	2901      	cmp	r1, #1
 8005c08:	d18b      	bne.n	8005b22 <HALL_TIMx_CC_IRQHandler+0x9e>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8005c0a:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005c0c:	f503 532a 	add.w	r3, r3, #10880	; 0x2a80
 8005c10:	332a      	adds	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 8005c12:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8005c14:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8005c18:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
 8005c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8005c20:	e043      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
        if ( bPrevHallState == STATE_6 )
 8005c22:	2906      	cmp	r1, #6
 8005c24:	f000 80b4 	beq.w	8005d90 <HALL_TIMx_CC_IRQHandler+0x30c>
        else if ( bPrevHallState == STATE_5 )
 8005c28:	2905      	cmp	r1, #5
 8005c2a:	f47f af7a 	bne.w	8005b22 <HALL_TIMx_CC_IRQHandler+0x9e>
          pHandle->Direction = NEGATIVE;
 8005c2e:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 8005c30:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = NEGATIVE;
 8005c32:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 8005c36:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 8005c3a:	f04f 31ff 	mov.w	r1, #4294967295
 8005c3e:	e034      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
        if ( bPrevHallState == STATE_1 )
 8005c40:	2901      	cmp	r1, #1
 8005c42:	f000 809c 	beq.w	8005d7e <HALL_TIMx_CC_IRQHandler+0x2fa>
        else if ( bPrevHallState == STATE_2 )
 8005c46:	2902      	cmp	r1, #2
 8005c48:	f47f af6b 	bne.w	8005b22 <HALL_TIMx_CC_IRQHandler+0x9e>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005c4c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005c4e:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8005c52:	337f      	adds	r3, #127	; 0x7f
          pHandle->Direction = NEGATIVE;
 8005c54:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005c56:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8005c5a:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
 8005c5e:	f04f 31ff 	mov.w	r1, #4294967295
 8005c62:	e022      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
        if ( bPrevHallState == STATE_3 )
 8005c64:	2903      	cmp	r1, #3
 8005c66:	f000 80a7 	beq.w	8005db8 <HALL_TIMx_CC_IRQHandler+0x334>
        else if ( bPrevHallState == STATE_6 )
 8005c6a:	2906      	cmp	r1, #6
 8005c6c:	f47f af59 	bne.w	8005b22 <HALL_TIMx_CC_IRQHandler+0x9e>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005c70:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005c72:	f5a3 43aa 	sub.w	r3, r3, #21760	; 0x5500
 8005c76:	3b55      	subs	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 8005c78:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005c7a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8005c7e:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
 8005c82:	f04f 31ff 	mov.w	r1, #4294967295
 8005c86:	e010      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
        if ( bPrevHallState == STATE_5 )
 8005c88:	2905      	cmp	r1, #5
 8005c8a:	f000 808b 	beq.w	8005da4 <HALL_TIMx_CC_IRQHandler+0x320>
        else if ( bPrevHallState == STATE_3 )
 8005c8e:	2903      	cmp	r1, #3
 8005c90:	f47f af47 	bne.w	8005b22 <HALL_TIMx_CC_IRQHandler+0x9e>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8005c94:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005c96:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 8005c9a:	3355      	adds	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 8005c9c:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8005c9e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8005ca2:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
 8005ca6:	f04f 31ff 	mov.w	r1, #4294967295
    if (pHandle->Direction != PrevDirection)
 8005caa:	428d      	cmp	r5, r1
 8005cac:	f43f af3a 	beq.w	8005b24 <HALL_TIMx_CC_IRQHandler+0xa0>
      pHandle->BufferFilled = 0 ;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0;
 8005cb6:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
 8005cba:	e733      	b.n	8005b24 <HALL_TIMx_CC_IRQHandler+0xa0>
      pHandle->FirstCapt++;
 8005cbc:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8005cc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
}
 8005cca:	2000      	movs	r0, #0
 8005ccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ( pHandle->RatioDec ) /* and don't decrease it again */
 8005cce:	f890 604a 	ldrb.w	r6, [r0, #74]	; 0x4a
 8005cd2:	b1d6      	cbz	r6, 8005d0a <HALL_TIMx_CC_IRQHandler+0x286>
          hAux = hPrscBuf + 2u;
 8005cd4:	3202      	adds	r2, #2
          wCaptBuf *= hAux;
 8005cd6:	b292      	uxth	r2, r2
 8005cd8:	fb03 f302 	mul.w	r3, r3, r2
          pHandle->RatioDec = false;
 8005cdc:	f880 c04a 	strb.w	ip, [r0, #74]	; 0x4a
 8005ce0:	e752      	b.n	8005b88 <HALL_TIMx_CC_IRQHandler+0x104>
        pHandle->SensorIsReliable = false;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	f880 3049 	strb.w	r3, [r0, #73]	; 0x49
        break;
 8005ce8:	e71b      	b.n	8005b22 <HALL_TIMx_CC_IRQHandler+0x9e>
            pHandle->AvrElSpeedDpp = 0;
 8005cea:	f8a0 20a4 	strh.w	r2, [r0, #164]	; 0xa4
 8005cee:	e782      	b.n	8005bf6 <HALL_TIMx_CC_IRQHandler+0x172>
  return (uint32_t)(READ_REG(TIMx->PSC));
 8005cf0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
          if ( LL_TIM_GetPrescaler ( TIMx ) < pHandle->HALLMaxRatio ) /* Avoid OVF w/ very low freq */
 8005cf2:	f8b0 60ae 	ldrh.w	r6, [r0, #174]	; 0xae
 8005cf6:	4296      	cmp	r6, r2
 8005cf8:	f67f af46 	bls.w	8005b88 <HALL_TIMx_CC_IRQHandler+0x104>
 8005cfc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8005cfe:	2601      	movs	r6, #1
            LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) + 1 ); /* To avoid OVF during speed decrease */
 8005d00:	3201      	adds	r2, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8005d02:	62a2      	str	r2, [r4, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8005d04:	f880 604b 	strb.w	r6, [r0, #75]	; 0x4b
 8005d08:	e73e      	b.n	8005b88 <HALL_TIMx_CC_IRQHandler+0x104>
          uint16_t hAux = hPrscBuf + 1u;
 8005d0a:	3201      	adds	r2, #1
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8005d0c:	b2bf      	uxth	r7, r7
          wCaptBuf *= hAux;
 8005d0e:	b292      	uxth	r2, r2
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8005d10:	f5b7 4faa 	cmp.w	r7, #21760	; 0x5500
          wCaptBuf *= hAux;
 8005d14:	fb03 f302 	mul.w	r3, r3, r2
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8005d18:	f4bf af36 	bcs.w	8005b88 <HALL_TIMx_CC_IRQHandler+0x104>
  return (uint32_t)(READ_REG(TIMx->PSC));
 8005d1c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
            if ( LL_TIM_GetPrescaler ( TIMx ) > 0u ) /* or prescaler cannot be further reduced */
 8005d1e:	2a00      	cmp	r2, #0
 8005d20:	f43f af32 	beq.w	8005b88 <HALL_TIMx_CC_IRQHandler+0x104>
 8005d24:	6aa2      	ldr	r2, [r4, #40]	; 0x28
              pHandle->RatioDec = true;
 8005d26:	2601      	movs	r6, #1
              LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) - 1 ); /* Increase accuracy by decreasing prsc */
 8005d28:	3a01      	subs	r2, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8005d2a:	62a2      	str	r2, [r4, #40]	; 0x28
              pHandle->RatioDec = true;
 8005d2c:	f880 604a 	strb.w	r6, [r0, #74]	; 0x4a
 8005d30:	e72a      	b.n	8005b88 <HALL_TIMx_CC_IRQHandler+0x104>
              pHandle->AvrElSpeedDpp = ( int16_t )((int32_t) pHandle->PseudoFreqConv / ( pHandle->ElPeriodSum / pHandle->SpeedBufferSize )); /* Average value */
 8005d32:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8005d36:	fb93 f5f5 	sdiv	r5, r3, r5
 8005d3a:	fb92 f2f5 	sdiv	r2, r2, r5
 8005d3e:	f8a0 20a4 	strh.w	r2, [r0, #164]	; 0xa4
 8005d42:	e758      	b.n	8005bf6 <HALL_TIMx_CC_IRQHandler+0x172>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005d44:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005d46:	f5a3 532a 	sub.w	r3, r3, #10880	; 0x2a80
 8005d4a:	3b2a      	subs	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 8005d4c:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005d4e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8005d52:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
 8005d56:	f04f 31ff 	mov.w	r1, #4294967295
 8005d5a:	e7a6      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
          pHandle->Direction = POSITIVE;
 8005d5c:	2101      	movs	r1, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8005d5e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = POSITIVE;
 8005d60:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8005d64:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 8005d68:	e79f      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005d6a:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005d6c:	f5a3 43aa 	sub.w	r3, r3, #21760	; 0x5500
 8005d70:	3b55      	subs	r3, #85	; 0x55
          pHandle->Direction = POSITIVE;
 8005d72:	2101      	movs	r1, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005d74:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 8005d78:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
 8005d7c:	e795      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8005d7e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = POSITIVE;
 8005d80:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8005d84:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 8005d88:	3355      	adds	r3, #85	; 0x55
 8005d8a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 8005d8e:	e78c      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005d90:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005d92:	f5a3 532a 	sub.w	r3, r3, #10880	; 0x2a80
 8005d96:	3b2a      	subs	r3, #42	; 0x2a
          pHandle->Direction = POSITIVE;
 8005d98:	2101      	movs	r1, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005d9a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 8005d9e:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
 8005da2:	e782      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8005da4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005da6:	f503 532a 	add.w	r3, r3, #10880	; 0x2a80
 8005daa:	332a      	adds	r3, #42	; 0x2a
          pHandle->Direction = POSITIVE;
 8005dac:	2101      	movs	r1, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8005dae:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 8005db2:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
 8005db6:	e778      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>
                                                  + S16_60_PHASE_SHIFT );
 8005db8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005dba:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8005dbe:	337f      	adds	r3, #127	; 0x7f
          pHandle->Direction = POSITIVE;
 8005dc0:	2101      	movs	r1, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT
 8005dc2:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 8005dc6:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
 8005dca:	e76e      	b.n	8005caa <HALL_TIMx_CC_IRQHandler+0x226>

08005dcc <HALL_TIMx_UP_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8005dcc:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8005dd0:	b1e3      	cbz	r3, 8005e0c <HALL_TIMx_UP_IRQHandler+0x40>
{
 8005dd2:	b4f0      	push	{r4, r5, r6, r7}
    pHandle->OVFCounter++;
 8005dd4:	f890 204e 	ldrb.w	r2, [r0, #78]	; 0x4e
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005dd8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 8005dda:	f8b0 40c0 	ldrh.w	r4, [r0, #192]	; 0xc0
 8005dde:	f8b0 30c2 	ldrh.w	r3, [r0, #194]	; 0xc2
    pHandle->OVFCounter++;
 8005de2:	3201      	adds	r2, #1
 8005de4:	b2d2      	uxtb	r2, r2
 8005de6:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
  return (uint32_t)(READ_REG(TIMx->PSC));
 8005dea:	6a8d      	ldr	r5, [r1, #40]	; 0x28
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 8005dec:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
                                      / ( ( LL_TIM_GetPrescaler ( TIMx ) + 1 ) * 1000u ) );
 8005df0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005df4:	fb05 2202 	mla	r2, r5, r2, r2
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 8005df8:	fb03 f304 	mul.w	r3, r3, r4
                                      / ( ( LL_TIM_GetPrescaler ( TIMx ) + 1 ) * 1000u ) );
 8005dfc:	fbb3 f3f2 	udiv	r3, r3, r2
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	4299      	cmp	r1, r3
 8005e04:	d204      	bcs.n	8005e10 <HALL_TIMx_UP_IRQHandler+0x44>
}
 8005e06:	2000      	movs	r0, #0
 8005e08:	bcf0      	pop	{r4, r5, r6, r7}
 8005e0a:	4770      	bx	lr
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	4770      	bx	lr
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8005e10:	f890 7020 	ldrb.w	r7, [r0, #32]
      pHandle->_Super.hElSpeedDpp = 0;
 8005e14:	f04f 0c00 	mov.w	ip, #0
 8005e18:	e9d0 620e 	ldrd	r6, r2, [r0, #56]	; 0x38
 8005e1c:	e9d0 5310 	ldrd	r5, r3, [r0, #64]	; 0x40
 8005e20:	e9d0 410c 	ldrd	r4, r1, [r0, #48]	; 0x30
 8005e24:	f8a0 c00e 	strh.w	ip, [r0, #14]
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8005e28:	b9d7      	cbnz	r7, 8005e60 <HALL_TIMx_UP_IRQHandler+0x94>
 8005e2a:	692f      	ldr	r7, [r5, #16]
 8005e2c:	6935      	ldr	r5, [r6, #16]
 8005e2e:	6924      	ldr	r4, [r4, #16]
 8005e30:	43bb      	bics	r3, r7
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8005e32:	bf0c      	ite	eq
 8005e34:	2304      	moveq	r3, #4
 8005e36:	4663      	movne	r3, ip
 8005e38:	43aa      	bics	r2, r5
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8005e3a:	bf0c      	ite	eq
 8005e3c:	2202      	moveq	r2, #2
 8005e3e:	4662      	movne	r2, ip
 8005e40:	4313      	orrs	r3, r2
 8005e42:	ea31 0204 	bics.w	r2, r1, r4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005e46:	bf08      	it	eq
 8005e48:	f043 0301 	orreq.w	r3, r3, #1
  switch ( pHandle->HallState )
 8005e4c:	1e5a      	subs	r2, r3, #1
 8005e4e:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 8005e52:	2a05      	cmp	r2, #5
 8005e54:	d864      	bhi.n	8005f20 <HALL_TIMx_UP_IRQHandler+0x154>
 8005e56:	e8df f002 	tbb	[pc, r2]
 8005e5a:	555c      	.short	0x555c
 8005e5c:	1440474e 	.word	0x1440474e
 8005e60:	6936      	ldr	r6, [r6, #16]
 8005e62:	692d      	ldr	r5, [r5, #16]
 8005e64:	6924      	ldr	r4, [r4, #16]
 8005e66:	43ab      	bics	r3, r5
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8005e68:	bf0c      	ite	eq
 8005e6a:	2302      	moveq	r3, #2
 8005e6c:	2300      	movne	r3, #0
 8005e6e:	43a1      	bics	r1, r4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005e70:	bf08      	it	eq
 8005e72:	f043 0301 	orreq.w	r3, r3, #1
 8005e76:	43b2      	bics	r2, r6
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8005e78:	bf14      	ite	ne
 8005e7a:	2204      	movne	r2, #4
 8005e7c:	2200      	moveq	r2, #0
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	e7e4      	b.n	8005e4c <HALL_TIMx_UP_IRQHandler+0x80>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8005e82:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005e84:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 8005e88:	3b3f      	subs	r3, #63	; 0x3f
 8005e8a:	b21b      	sxth	r3, r3
 8005e8c:	8083      	strh	r3, [r0, #4]
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8005e8e:	f890 4026 	ldrb.w	r4, [r0, #38]	; 0x26
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005e92:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
      pHandle->OVFCounter = 0u;
 8005e96:	2300      	movs	r3, #0
 8005e98:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
 8005e9c:	f8d0 10b8 	ldr.w	r1, [r0, #184]	; 0xb8
      pHandle->FirstCapt = 0u;
 8005ea0:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8005ea4:	b16c      	cbz	r4, 8005ec2 <HALL_TIMx_UP_IRQHandler+0xf6>
 8005ea6:	1e62      	subs	r2, r4, #1
 8005ea8:	b2d3      	uxtb	r3, r2
 8005eaa:	f100 0250 	add.w	r2, r0, #80	; 0x50
 8005eae:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8005eb2:	f100 034c 	add.w	r3, r0, #76	; 0x4c
        pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 8005eb6:	f843 1f04 	str.w	r1, [r3, #4]!
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d1fb      	bne.n	8005eb6 <HALL_TIMx_UP_IRQHandler+0xea>
 8005ebe:	fb01 f404 	mul.w	r4, r1, r4
      pHandle->BufferFilled = 0 ;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0;
 8005ec8:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8005ecc:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
      pHandle->AvrElSpeedDpp = 0;
 8005ed0:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
}
 8005ed4:	bcf0      	pop	{r4, r5, r6, r7}
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8005eda:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005edc:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8005ee0:	3315      	adds	r3, #21
 8005ee2:	b21b      	sxth	r3, r3
 8005ee4:	8083      	strh	r3, [r0, #4]
 8005ee6:	e7d2      	b.n	8005e8e <HALL_TIMx_UP_IRQHandler+0xc2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8005ee8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005eea:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 8005eee:	3b15      	subs	r3, #21
 8005ef0:	b21b      	sxth	r3, r3
 8005ef2:	8083      	strh	r3, [r0, #4]
 8005ef4:	e7cb      	b.n	8005e8e <HALL_TIMx_UP_IRQHandler+0xc2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005ef6:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005ef8:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 8005efc:	332a      	adds	r3, #42	; 0x2a
 8005efe:	b21b      	sxth	r3, r3
 8005f00:	8083      	strh	r3, [r0, #4]
 8005f02:	e7c4      	b.n	8005e8e <HALL_TIMx_UP_IRQHandler+0xc2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8005f04:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005f06:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 8005f0a:	3b2a      	subs	r3, #42	; 0x2a
 8005f0c:	b21b      	sxth	r3, r3
 8005f0e:	8083      	strh	r3, [r0, #4]
 8005f10:	e7bd      	b.n	8005e8e <HALL_TIMx_UP_IRQHandler+0xc2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8005f12:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005f14:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8005f18:	333f      	adds	r3, #63	; 0x3f
 8005f1a:	b21b      	sxth	r3, r3
 8005f1c:	8083      	strh	r3, [r0, #4]
 8005f1e:	e7b6      	b.n	8005e8e <HALL_TIMx_UP_IRQHandler+0xc2>
      pHandle->SensorIsReliable = false;
 8005f20:	2200      	movs	r2, #0
 8005f22:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8005f26:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
 8005f2a:	e7b0      	b.n	8005e8e <HALL_TIMx_UP_IRQHandler+0xc2>

08005f2c <ICS_GetPhaseCurrents>:
__weak void ICS_GetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
  int32_t aux;
  uint16_t reg;
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005f2c:	6f02      	ldr	r2, [r0, #112]	; 0x70

  /* disable ADC trigger */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  /* Ia = (hPhaseAOffset)-(PHASE_A_ADC_CHANNEL vale)  */
  reg = ( uint16_t )( ( ADC1->JDR1 ) << 1 );
 8005f2e:	4b21      	ldr	r3, [pc, #132]	; (8005fb4 <ICS_GetPhaseCurrents+0x88>)
{
 8005f30:	b470      	push	{r4, r5, r6}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005f32:	68d4      	ldr	r4, [r2, #12]
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseAOffset );
 8005f34:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
  CLEAR_BIT(TIMx->CCER, Channels);
 8005f36:	6a22      	ldr	r2, [r4, #32]
 8005f38:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f3c:	6222      	str	r2, [r4, #32]
  reg = ( uint16_t )( ( ADC1->JDR1 ) << 1 );
 8005f3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c

  /* Saturation of Ia */
  if ( aux < -INT16_MAX )
 8005f40:	4a1d      	ldr	r2, [pc, #116]	; (8005fb8 <ICS_GetPhaseCurrents+0x8c>)
  reg = ( uint16_t )( ( ADC1->JDR1 ) << 1 );
 8005f42:	005b      	lsls	r3, r3, #1
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseAOffset );
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	1b5b      	subs	r3, r3, r5
  if ( aux < -INT16_MAX )
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	da1c      	bge.n	8005f86 <ICS_GetPhaseCurrents+0x5a>
  {
    pStator_Currents->a = -INT16_MAX;
 8005f4c:	800a      	strh	r2, [r1, #0]
 8005f4e:	4615      	mov	r5, r2
 8005f50:	f248 0201 	movw	r2, #32769	; 0x8001
  {
    pStator_Currents->a = ( int16_t )aux;
  }

  /* Ib = (hPhaseBOffset)-(PHASE_B_ADC_CHANNEL value) */
  reg = ( uint16_t )( ( ADC2->JDR1 ) << 1 );
 8005f54:	4b19      	ldr	r3, [pc, #100]	; (8005fbc <ICS_GetPhaseCurrents+0x90>)
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseBOffset );
 8005f56:	6e06      	ldr	r6, [r0, #96]	; 0x60
  reg = ( uint16_t )( ( ADC2->JDR1 ) << 1 );
 8005f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c

  /* Saturation of Ib */
  if ( aux < -INT16_MAX )
 8005f5a:	4c17      	ldr	r4, [pc, #92]	; (8005fb8 <ICS_GetPhaseCurrents+0x8c>)
  reg = ( uint16_t )( ( ADC2->JDR1 ) << 1 );
 8005f5c:	005b      	lsls	r3, r3, #1
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseBOffset );
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	1b9b      	subs	r3, r3, r6
  if ( aux < -INT16_MAX )
 8005f62:	42a3      	cmp	r3, r4
 8005f64:	db21      	blt.n	8005faa <ICS_GetPhaseCurrents+0x7e>
  {
    pStator_Currents->b = -INT16_MAX;
  }
  else  if ( aux > INT16_MAX )
 8005f66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f6a:	da19      	bge.n	8005fa0 <ICS_GetPhaseCurrents+0x74>
  {
    pStator_Currents->b = INT16_MAX;
  }
  else
  {
    pStator_Currents->b = ( int16_t )aux;
 8005f6c:	b21c      	sxth	r4, r3
 8005f6e:	804c      	strh	r4, [r1, #2]
 8005f70:	b29b      	uxth	r3, r3
  }

  pHandle->_Super.Ia = pStator_Currents->a;
  pHandle->_Super.Ib = pStator_Currents->b;
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8005f72:	4413      	add	r3, r2
 8005f74:	425b      	negs	r3, r3
  pHandle->_Super.Ia = pStator_Currents->a;
 8005f76:	f8a0 5048 	strh.w	r5, [r0, #72]	; 0x48
  pHandle->_Super.Ib = pStator_Currents->b;
 8005f7a:	f8a0 404a 	strh.w	r4, [r0, #74]	; 0x4a
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8005f7e:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c

}
 8005f82:	bc70      	pop	{r4, r5, r6}
 8005f84:	4770      	bx	lr
  else  if ( aux > INT16_MAX )
 8005f86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f8a:	db05      	blt.n	8005f98 <ICS_GetPhaseCurrents+0x6c>
    pStator_Currents->a = INT16_MAX;
 8005f8c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8005f90:	461a      	mov	r2, r3
 8005f92:	800b      	strh	r3, [r1, #0]
 8005f94:	461d      	mov	r5, r3
 8005f96:	e7dd      	b.n	8005f54 <ICS_GetPhaseCurrents+0x28>
    pStator_Currents->a = ( int16_t )aux;
 8005f98:	b21d      	sxth	r5, r3
 8005f9a:	800d      	strh	r5, [r1, #0]
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	e7d9      	b.n	8005f54 <ICS_GetPhaseCurrents+0x28>
    pStator_Currents->b = INT16_MAX;
 8005fa0:	f647 74ff 	movw	r4, #32767	; 0x7fff
 8005fa4:	4623      	mov	r3, r4
 8005fa6:	804c      	strh	r4, [r1, #2]
 8005fa8:	e7e3      	b.n	8005f72 <ICS_GetPhaseCurrents+0x46>
    pStator_Currents->b = -INT16_MAX;
 8005faa:	804c      	strh	r4, [r1, #2]
 8005fac:	f248 0301 	movw	r3, #32769	; 0x8001
 8005fb0:	e7df      	b.n	8005f72 <ICS_GetPhaseCurrents+0x46>
 8005fb2:	bf00      	nop
 8005fb4:	40012000 	.word	0x40012000
 8005fb8:	ffff8001 	.word	0xffff8001
 8005fbc:	40012100 	.word	0x40012100

08005fc0 <ICS_HFCurrentsCalibration>:
* @retval Always returns {0,0} in ab_t format
*/
__weak void ICS_HFCurrentsCalibration( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005fc0:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8005fc2:	68da      	ldr	r2, [r3, #12]
 8005fc4:	6a13      	ldr	r3, [r2, #32]
 8005fc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fca:	6213      	str	r3, [r2, #32]

  /* disable ADC trigger */
  LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH4 );

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8005fcc:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 8005fd0:	2b0f      	cmp	r3, #15
 8005fd2:	d814      	bhi.n	8005ffe <ICS_HFCurrentsCalibration+0x3e>
  {
    pHandle->PhaseAOffset += ADC1->JDR1;
 8005fd4:	4a0b      	ldr	r2, [pc, #44]	; (8006004 <ICS_HFCurrentsCalibration+0x44>)
 8005fd6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
{
 8005fd8:	b430      	push	{r4, r5}
    pHandle->PhaseAOffset += ADC1->JDR1;
 8005fda:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
    pHandle->PhaseBOffset += ADC2->JDR1;
 8005fdc:	4c0a      	ldr	r4, [pc, #40]	; (8006008 <ICS_HFCurrentsCalibration+0x48>)
 8005fde:	6e02      	ldr	r2, [r0, #96]	; 0x60
    pHandle->PhaseAOffset += ADC1->JDR1;
 8005fe0:	442b      	add	r3, r5
 8005fe2:	65c3      	str	r3, [r0, #92]	; 0x5c
    pHandle->PhaseBOffset += ADC2->JDR1;
 8005fe4:	6be4      	ldr	r4, [r4, #60]	; 0x3c
    pHandle->PolarizationCounter++;
 8005fe6:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 8005fea:	3301      	adds	r3, #1
 8005fec:	b2db      	uxtb	r3, r3
    pHandle->PhaseBOffset += ADC2->JDR1;
 8005fee:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 8005ff0:	f880 3066 	strb.w	r3, [r0, #102]	; 0x66
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8005ff4:	2300      	movs	r3, #0
    pHandle->PhaseBOffset += ADC2->JDR1;
 8005ff6:	6602      	str	r2, [r0, #96]	; 0x60
  pStator_Currents->b = 0;
}
 8005ff8:	bc30      	pop	{r4, r5}
  pStator_Currents->a = 0;
 8005ffa:	600b      	str	r3, [r1, #0]
}
 8005ffc:	4770      	bx	lr
  pStator_Currents->a = 0;
 8005ffe:	2300      	movs	r3, #0
 8006000:	600b      	str	r3, [r1, #0]
 8006002:	4770      	bx	lr
 8006004:	40012000 	.word	0x40012000
 8006008:	40012100 	.word	0x40012100

0800600c <ICS_Init>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800600c:	6f01      	ldr	r1, [r0, #112]	; 0x70
 800600e:	68cb      	ldr	r3, [r1, #12]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006010:	681a      	ldr	r2, [r3, #0]
{
 8006012:	b410      	push	{r4}
    if ( ( pHandle->pParams_str->EmergencyStop ) != DISABLE )
 8006014:	f891 402c 	ldrb.w	r4, [r1, #44]	; 0x2c
 8006018:	f022 0201 	bic.w	r2, r2, #1
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	b134      	cbz	r4, 800602e <ICS_Init+0x22>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8006020:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006024:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8006026:	68da      	ldr	r2, [r3, #12]
 8006028:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800602c:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800602e:	695a      	ldr	r2, [r3, #20]
 8006030:	f042 0201 	orr.w	r2, r2, #1
 8006034:	615a      	str	r2, [r3, #20]
    if ( pHandle->pParams_str->FreqRatio == 2u )
 8006036:	790a      	ldrb	r2, [r1, #4]
 8006038:	2a02      	cmp	r2, #2
 800603a:	d036      	beq.n	80060aa <ICS_Init+0x9e>
      if ( pHandle->pParams_str->InstanceNbr == 1u )
 800603c:	780a      	ldrb	r2, [r1, #0]
 800603e:	2a01      	cmp	r2, #1
 8006040:	d03f      	beq.n	80060c2 <ICS_Init+0xb6>
  SET_BIT(TIMx->CCER, Channels);
 8006042:	6a1a      	ldr	r2, [r3, #32]
    if ( pHandle->pParams_str->TIMx == TIM1 )
 8006044:	4921      	ldr	r1, [pc, #132]	; (80060cc <ICS_Init+0xc0>)
}
 8006046:	f85d 4b04 	ldr.w	r4, [sp], #4
 800604a:	f442 62aa 	orr.w	r2, r2, #1360	; 0x550
 800604e:	f042 0205 	orr.w	r2, r2, #5
 8006052:	621a      	str	r2, [r3, #32]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8006054:	4a1e      	ldr	r2, [pc, #120]	; (80060d0 <ICS_Init+0xc4>)
    if ( pHandle->pParams_str->TIMx == TIM1 )
 8006056:	428b      	cmp	r3, r1
 8006058:	68d3      	ldr	r3, [r2, #12]
 800605a:	bf0c      	ite	eq
 800605c:	f043 0301 	orreq.w	r3, r3, #1
 8006060:	f043 0302 	orrne.w	r3, r3, #2
 8006064:	60d3      	str	r3, [r2, #12]
      pHandle->ADCTriggerSet = LL_ADC_INJ_TRIG_EXT_TIM1_CH4;
 8006066:	bf08      	it	eq
 8006068:	f44f 1180 	moveq.w	r1, #1048576	; 0x100000
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 800606c:	4b19      	ldr	r3, [pc, #100]	; (80060d4 <ICS_Init+0xc8>)
      pHandle->ADCTriggerSet = LL_ADC_INJ_TRIG_EXT_TIM8_CH4;
 800606e:	bf18      	it	ne
 8006070:	f44f 11f0 	movne.w	r1, #1966080	; 0x1e0000
 8006074:	6681      	str	r1, [r0, #104]	; 0x68
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	4917      	ldr	r1, [pc, #92]	; (80060d8 <ICS_Init+0xcc>)
 800607a:	f042 0201 	orr.w	r2, r2, #1
 800607e:	609a      	str	r2, [r3, #8]
 8006080:	688a      	ldr	r2, [r1, #8]
 8006082:	f042 0201 	orr.w	r2, r2, #1
 8006086:	608a      	str	r2, [r1, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8006088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 800608a:	f06f 0104 	mvn.w	r1, #4
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800608e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006092:	62da      	str	r2, [r3, #44]	; 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8006094:	6019      	str	r1, [r3, #0]
  SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8006096:	685a      	ldr	r2, [r3, #4]
    pHandle->OverCurrentFlag = false;
 8006098:	2100      	movs	r1, #0
 800609a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800609e:	605a      	str	r2, [r3, #4]
 80060a0:	f880 106c 	strb.w	r1, [r0, #108]	; 0x6c
    pHandle->_Super.DTTest = 0u;
 80060a4:	f8a0 104e 	strh.w	r1, [r0, #78]	; 0x4e
}
 80060a8:	4770      	bx	lr
      if ( pHandle->pParams_str->IsHigherFreqTim == HIGHER_FREQ )
 80060aa:	794a      	ldrb	r2, [r1, #5]
 80060ac:	2a01      	cmp	r2, #1
 80060ae:	d108      	bne.n	80060c2 <ICS_Init+0xb6>
        if ( pHandle->pParams_str->RepetitionCounter == 3u )
 80060b0:	7a09      	ldrb	r1, [r1, #8]
 80060b2:	2903      	cmp	r1, #3
 80060b4:	d105      	bne.n	80060c2 <ICS_Init+0xb6>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80060b6:	631a      	str	r2, [r3, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80060b8:	695a      	ldr	r2, [r3, #20]
 80060ba:	f042 0201 	orr.w	r2, r2, #1
 80060be:	615a      	str	r2, [r3, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80060c0:	6319      	str	r1, [r3, #48]	; 0x30
        LL_TIM_SetCounter( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 80060c2:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
 80060c6:	3a01      	subs	r2, #1
  WRITE_REG(TIMx->CNT, Counter);
 80060c8:	625a      	str	r2, [r3, #36]	; 0x24
 80060ca:	e7ba      	b.n	8006042 <ICS_Init+0x36>
 80060cc:	40010000 	.word	0x40010000
 80060d0:	e0042000 	.word	0xe0042000
 80060d4:	40012000 	.word	0x40012000
 80060d8:	40012100 	.word	0x40012100

080060dc <ICS_TurnOnLowSides>:
  * @param pHdl ICS F4xx PWM Current Feedback Handle
  */
__weak void ICS_TurnOnLowSides( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80060dc:	6f01      	ldr	r1, [r0, #112]	; 0x70

  pHandle->_Super.TurnOnLowSidesAction = true;
 80060de:	2201      	movs	r2, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80060e0:	68cb      	ldr	r3, [r1, #12]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80060e2:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 80060e6:	2200      	movs	r2, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80060e8:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80060ec:	635a      	str	r2, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80060ee:	639a      	str	r2, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80060f0:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80060f2:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80060f4:	691a      	ldr	r2, [r3, #16]
 80060f6:	07d2      	lsls	r2, r2, #31
 80060f8:	d5fc      	bpl.n	80060f4 <ICS_TurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80060fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == RESET ) ;

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );
  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80060fc:	7c08      	ldrb	r0, [r1, #16]
 80060fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006102:	2802      	cmp	r0, #2
 8006104:	645a      	str	r2, [r3, #68]	; 0x44
 8006106:	d000      	beq.n	800610a <ICS_TurnOnLowSides+0x2e>
 8006108:	4770      	bx	lr
{
 800610a:	b470      	push	{r4, r5, r6}
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800610c:	69c8      	ldr	r0, [r1, #28]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 800610e:	694d      	ldr	r5, [r1, #20]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8006110:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8006112:	698e      	ldr	r6, [r1, #24]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8006114:	6a0c      	ldr	r4, [r1, #32]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8006116:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006118:	61ae      	str	r6, [r5, #24]
 800611a:	6184      	str	r4, [r0, #24]
 800611c:	619a      	str	r2, [r3, #24]
  }
}
 800611e:	bc70      	pop	{r4, r5, r6}
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop

08006124 <ICS_SwitchOnPWM>:
* @param pHdl ICS F4xx PWM Current Feedback Handle
*/
__weak void ICS_SwitchOnPWM( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006124:	6f01      	ldr	r1, [r0, #112]	; 0x70

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 8006126:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800612a:	68cb      	ldr	r3, [r1, #12]
{
 800612c:	b4f0      	push	{r4, r5, r6, r7}
  pHandle->_Super.TurnOnLowSidesAction = false;
 800612e:	2400      	movs	r4, #0
 8006130:	f880 4042 	strb.w	r4, [r0, #66]	; 0x42
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 8006134:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006136:	f06f 0401 	mvn.w	r4, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod - 5u));
 800613a:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 800613c:	6358      	str	r0, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800613e:	6398      	str	r0, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006140:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006142:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006144:	611c      	str	r4, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006146:	691a      	ldr	r2, [r3, #16]
 8006148:	07d2      	lsls	r2, r2, #31
 800614a:	d5fc      	bpl.n	8006146 <ICS_SwitchOnPWM+0x22>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800614c:	f06f 0201 	mvn.w	r2, #1
 8006150:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006152:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8006154:	7c08      	ldrb	r0, [r1, #16]
 8006156:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800615a:	2802      	cmp	r0, #2
 800615c:	645a      	str	r2, [r3, #68]	; 0x44
 800615e:	d112      	bne.n	8006186 <ICS_SwitchOnPWM+0x62>
 8006160:	e9d1 7405 	ldrd	r7, r4, [r1, #20]
 8006164:	e9d1 6007 	ldrd	r6, r0, [r1, #28]
 8006168:	e9d1 5209 	ldrd	r5, r2, [r1, #36]	; 0x24
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 800616c:	f8d3 c020 	ldr.w	ip, [r3, #32]
 8006170:	f240 5155 	movw	r1, #1365	; 0x555
 8006174:	ea31 010c 	bics.w	r1, r1, ip
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006178:	bf1e      	ittt	ne
 800617a:	0424      	lslne	r4, r4, #16
 800617c:	0400      	lslne	r0, r0, #16
 800617e:	0412      	lslne	r2, r2, #16
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006180:	61bc      	str	r4, [r7, #24]
 8006182:	61b0      	str	r0, [r6, #24]
 8006184:	61aa      	str	r2, [r5, #24]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006186:	f06f 0201 	mvn.w	r2, #1
 800618a:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800618c:	68da      	ldr	r2, [r3, #12]
 800618e:	f042 0201 	orr.w	r2, r2, #1
 8006192:	60da      	str	r2, [r3, #12]
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );

}
 8006194:	bcf0      	pop	{r4, r5, r6, r7}
 8006196:	4770      	bx	lr

08006198 <ICS_SwitchOffPWM>:
* @param pHdl ICS F4xx PWM Current Feedback Handle
*/
__weak void ICS_SwitchOffPWM( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006198:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800619a:	68d3      	ldr	r3, [r2, #12]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800619c:	68d9      	ldr	r1, [r3, #12]
 800619e:	f021 0101 	bic.w	r1, r1, #1
{
 80061a2:	b4f0      	push	{r4, r5, r6, r7}
  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80061a4:	7c14      	ldrb	r4, [r2, #16]
 80061a6:	60d9      	str	r1, [r3, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80061a8:	6c59      	ldr	r1, [r3, #68]	; 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 80061aa:	2500      	movs	r5, #0
 80061ac:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80061b0:	2c02      	cmp	r4, #2
  pHandle->_Super.TurnOnLowSidesAction = false;
 80061b2:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
 80061b6:	6459      	str	r1, [r3, #68]	; 0x44
  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80061b8:	d10b      	bne.n	80061d2 <ICS_SwitchOffPWM+0x3a>
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80061ba:	6994      	ldr	r4, [r2, #24]
 80061bc:	6a10      	ldr	r0, [r2, #32]
 80061be:	6a91      	ldr	r1, [r2, #40]	; 0x28
  {
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80061c0:	6957      	ldr	r7, [r2, #20]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80061c2:	69d6      	ldr	r6, [r2, #28]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80061c4:	6a55      	ldr	r5, [r2, #36]	; 0x24
 80061c6:	0424      	lsls	r4, r4, #16
 80061c8:	0400      	lsls	r0, r0, #16
 80061ca:	0409      	lsls	r1, r1, #16
 80061cc:	61bc      	str	r4, [r7, #24]
 80061ce:	61b0      	str	r0, [r6, #24]
 80061d0:	61a9      	str	r1, [r5, #24]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80061d2:	f06f 0201 	mvn.w	r2, #1
 80061d6:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80061d8:	691a      	ldr	r2, [r3, #16]
 80061da:	07d2      	lsls	r2, r2, #31
 80061dc:	d5fc      	bpl.n	80061d8 <ICS_SwitchOffPWM+0x40>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80061de:	f06f 0201 	mvn.w	r2, #1
 80061e2:	611a      	str	r2, [r3, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  return;
}
 80061e4:	bcf0      	pop	{r4, r5, r6, r7}
 80061e6:	4770      	bx	lr

080061e8 <ICS_CurrentReadingCalibration>:
{
 80061e8:	b538      	push	{r3, r4, r5, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80061ea:	6f03      	ldr	r3, [r0, #112]	; 0x70
  pHandle->_Super.pFctGetPhaseCurrents = &ICS_HFCurrentsCalibration;
 80061ec:	4924      	ldr	r1, [pc, #144]	; (8006280 <ICS_CurrentReadingCalibration+0x98>)
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80061ee:	68dc      	ldr	r4, [r3, #12]
  pHandle->PhaseAOffset = 0u;
 80061f0:	2200      	movs	r2, #0
  pHandle->PolarizationCounter = 0u;
 80061f2:	f880 2066 	strb.w	r2, [r0, #102]	; 0x66
  CLEAR_BIT(TIMx->CCER, Channels);
 80061f6:	6a23      	ldr	r3, [r4, #32]
  pHandle->PhaseAOffset = 0u;
 80061f8:	65c2      	str	r2, [r0, #92]	; 0x5c
 80061fa:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
{
 80061fe:	4605      	mov	r5, r0
 8006200:	f023 0305 	bic.w	r3, r3, #5
  pHandle->PhaseBOffset = 0u;
 8006204:	6602      	str	r2, [r0, #96]	; 0x60
 8006206:	6223      	str	r3, [r4, #32]
  pHandle->_Super.pFctGetPhaseCurrents = &ICS_HFCurrentsCalibration;
 8006208:	6041      	str	r1, [r0, #4]
  ICS_SwitchOnPWM( &pHandle->_Super );
 800620a:	f7ff ff8b 	bl	8006124 <ICS_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 800620e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8006210:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8006214:	7a1a      	ldrb	r2, [r3, #8]
 8006216:	4620      	mov	r0, r4
 8006218:	f105 0366 	add.w	r3, r5, #102	; 0x66
 800621c:	f000 fa06 	bl	800662c <waitForPolarizationEnd>
  ICS_SwitchOffPWM( &pHandle->_Super );
 8006220:	4628      	mov	r0, r5
 8006222:	f7ff ffb9 	bl	8006198 <ICS_SwitchOffPWM>
  pHandle->PhaseBOffset >>= 3;
 8006226:	e9d5 0217 	ldrd	r0, r2, [r5, #92]	; 0x5c
 800622a:	08d2      	lsrs	r2, r2, #3
  pHandle->PhaseAOffset >>= 3;
 800622c:	08c0      	lsrs	r0, r0, #3
  pHandle->PhaseBOffset >>= 3;
 800622e:	e9c5 0217 	strd	r0, r2, [r5, #92]	; 0x5c
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8006232:	69a2      	ldr	r2, [r4, #24]
  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->Half_PWMPeriod );
 8006234:	f8b5 3064 	ldrh.w	r3, [r5, #100]	; 0x64
  pHandle->_Super.pFctGetPhaseCurrents = &ICS_GetPhaseCurrents;
 8006238:	4912      	ldr	r1, [pc, #72]	; (8006284 <ICS_CurrentReadingCalibration+0x9c>)
 800623a:	f022 0208 	bic.w	r2, r2, #8
 800623e:	61a2      	str	r2, [r4, #24]
 8006240:	69a2      	ldr	r2, [r4, #24]
 8006242:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006246:	61a2      	str	r2, [r4, #24]
 8006248:	69e2      	ldr	r2, [r4, #28]
 800624a:	f022 0208 	bic.w	r2, r2, #8
 800624e:	61e2      	str	r2, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006250:	6363      	str	r3, [r4, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006252:	63a3      	str	r3, [r4, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006254:	63e3      	str	r3, [r4, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8006256:	69a3      	ldr	r3, [r4, #24]
 8006258:	f043 0308 	orr.w	r3, r3, #8
 800625c:	61a3      	str	r3, [r4, #24]
 800625e:	69a3      	ldr	r3, [r4, #24]
 8006260:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006264:	61a3      	str	r3, [r4, #24]
 8006266:	69e3      	ldr	r3, [r4, #28]
 8006268:	f043 0308 	orr.w	r3, r3, #8
 800626c:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->CCER, Channels);
 800626e:	6a23      	ldr	r3, [r4, #32]
 8006270:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8006274:	f043 0305 	orr.w	r3, r3, #5
 8006278:	6223      	str	r3, [r4, #32]
 800627a:	6069      	str	r1, [r5, #4]
}
 800627c:	bd38      	pop	{r3, r4, r5, pc}
 800627e:	bf00      	nop
 8006280:	08005fc1 	.word	0x08005fc1
 8006284:	08005f2d 	.word	0x08005f2d

08006288 <ICS_WriteTIMRegisters>:
*/
__weak uint16_t ICS_WriteTIMRegisters( PWMC_Handle_t * pHdl )
{
  uint16_t aux;
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006288:	6f03      	ldr	r3, [r0, #112]	; 0x70

  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->_Super.CntPhA );
  LL_TIM_OC_SetCompareCH2( TIMx, pHandle->_Super.CntPhB );
 800628a:	8e81      	ldrh	r1, [r0, #52]	; 0x34
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800628c:	68db      	ldr	r3, [r3, #12]
  LL_TIM_OC_SetCompareCH3( TIMx, pHandle->_Super.CntPhC );
 800628e:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
{
 8006290:	b410      	push	{r4}
  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->_Super.CntPhA );
 8006292:	8e44      	ldrh	r4, [r0, #50]	; 0x32
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006294:	635c      	str	r4, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006296:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006298:	63da      	str	r2, [r3, #60]	; 0x3c
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 800629a:	6a18      	ldr	r0, [r3, #32]
  else
  {
    aux = MC_NO_ERROR;
  }
  return aux;
}
 800629c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062a0:	f3c0 3000 	ubfx	r0, r0, #12, #1
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop

080062a8 <ICS_TIMx_UP_IRQHandler>:
__weak void * ICS_TIMx_UP_IRQHandler( PWMC_ICS_Handle_t * pHandle )
{
  uint32_t adcinjflags;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;

  adcinjflags = ( ADC1->SR ) & ADC_SR_MASK;
 80062a8:	4a22      	ldr	r2, [pc, #136]	; (8006334 <ICS_TIMx_UP_IRQHandler+0x8c>)
 80062aa:	6813      	ldr	r3, [r2, #0]
{
 80062ac:	b4f0      	push	{r4, r5, r6, r7}
  adcinjflags = ( ADC1->SR ) & ADC_SR_MASK;
 80062ae:	f003 030c 	and.w	r3, r3, #12
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80062b2:	6f05      	ldr	r5, [r0, #112]	; 0x70

  if ( adcinjflags == CONV_STARTED )
 80062b4:	2b08      	cmp	r3, #8
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80062b6:	68e9      	ldr	r1, [r5, #12]
  if ( adcinjflags == CONV_STARTED )
 80062b8:	d026      	beq.n	8006308 <ICS_TIMx_UP_IRQHandler+0x60>
    {
      adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
    }
    while ( adcinjflags != CONV_FINISHED );
  }
  else if ( adcinjflags == FLAGS_CLEARED )
 80062ba:	b94b      	cbnz	r3, 80062d0 <ICS_TIMx_UP_IRQHandler+0x28>
  {
    while ( ( TIMx->CNT ) < ( pHandle->pParams_str->Tw ) )
 80062bc:	886a      	ldrh	r2, [r5, #2]
 80062be:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d3fc      	bcc.n	80062be <ICS_TIMx_UP_IRQHandler+0x16>
    {}
    adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 80062c4:	4a1b      	ldr	r2, [pc, #108]	; (8006334 <ICS_TIMx_UP_IRQHandler+0x8c>)
 80062c6:	6813      	ldr	r3, [r2, #0]
 80062c8:	f003 030c 	and.w	r3, r3, #12

    if ( adcinjflags == CONV_STARTED )
 80062cc:	2b08      	cmp	r3, #8
 80062ce:	d026      	beq.n	800631e <ICS_TIMx_UP_IRQHandler+0x76>
  MODIFY_REG(ADCx->CR2, ADC_CR2_JEXTSEL, (TriggerSource & ADC_CR2_JEXTSEL));
 80062d0:	4f18      	ldr	r7, [pc, #96]	; (8006334 <ICS_TIMx_UP_IRQHandler+0x8c>)
 80062d2:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80062d4:	68ba      	ldr	r2, [r7, #8]
 80062d6:	4e18      	ldr	r6, [pc, #96]	; (8006338 <ICS_TIMx_UP_IRQHandler+0x90>)
 80062d8:	f403 2470 	and.w	r4, r3, #983040	; 0xf0000
 80062dc:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80062e0:	4322      	orrs	r2, r4
 80062e2:	60ba      	str	r2, [r7, #8]
 80062e4:	68b3      	ldr	r3, [r6, #8]
 80062e6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80062ea:	4323      	orrs	r3, r4
 80062ec:	60b3      	str	r3, [r6, #8]
  /* It re-initilize AD converter in run time when using dual MC */
  LL_ADC_INJ_SetTriggerSource(ADC1, pHandle->ADCTriggerSet);
  LL_ADC_INJ_SetTriggerSource(ADC2, pHandle->ADCTriggerSet);

  /* Change channels keeping equal to 1 element the sequencer lenght */
  ADC1->JSQR = ( uint32_t )( pHandle->pParams_str->IaChannel ) << 15;
 80062ee:	79ab      	ldrb	r3, [r5, #6]
 80062f0:	03db      	lsls	r3, r3, #15
 80062f2:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC2->JSQR = ( uint32_t )( pHandle->pParams_str->IbChannel ) << 15;
 80062f4:	79eb      	ldrb	r3, [r5, #7]
 80062f6:	03db      	lsls	r3, r3, #15
 80062f8:	63b3      	str	r3, [r6, #56]	; 0x38
  SET_BIT(TIMx->CCER, Channels);
 80062fa:	6a0b      	ldr	r3, [r1, #32]
 80062fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000

  LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH4 );

  return &( pHandle->_Super.Motor );
}
 8006300:	3046      	adds	r0, #70	; 0x46
 8006302:	620b      	str	r3, [r1, #32]
 8006304:	bcf0      	pop	{r4, r5, r6, r7}
 8006306:	4770      	bx	lr
      adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 8006308:	6813      	ldr	r3, [r2, #0]
 800630a:	f003 030c 	and.w	r3, r3, #12
    while ( adcinjflags != CONV_FINISHED );
 800630e:	2b0c      	cmp	r3, #12
 8006310:	d0de      	beq.n	80062d0 <ICS_TIMx_UP_IRQHandler+0x28>
      adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 8006312:	6813      	ldr	r3, [r2, #0]
 8006314:	f003 030c 	and.w	r3, r3, #12
    while ( adcinjflags != CONV_FINISHED );
 8006318:	2b0c      	cmp	r3, #12
 800631a:	d1f5      	bne.n	8006308 <ICS_TIMx_UP_IRQHandler+0x60>
 800631c:	e7d8      	b.n	80062d0 <ICS_TIMx_UP_IRQHandler+0x28>
        adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 800631e:	6813      	ldr	r3, [r2, #0]
 8006320:	f003 030c 	and.w	r3, r3, #12
      while ( adcinjflags != CONV_FINISHED );
 8006324:	2b0c      	cmp	r3, #12
 8006326:	d0d3      	beq.n	80062d0 <ICS_TIMx_UP_IRQHandler+0x28>
        adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 8006328:	6813      	ldr	r3, [r2, #0]
 800632a:	f003 030c 	and.w	r3, r3, #12
      while ( adcinjflags != CONV_FINISHED );
 800632e:	2b0c      	cmp	r3, #12
 8006330:	d1f5      	bne.n	800631e <ICS_TIMx_UP_IRQHandler+0x76>
 8006332:	e7cd      	b.n	80062d0 <ICS_TIMx_UP_IRQHandler+0x28>
 8006334:	40012000 	.word	0x40012000
 8006338:	40012100 	.word	0x40012100

0800633c <ICS_BRK_IRQHandler>:
 * @retval none
 */
__weak void * ICS_BRK_IRQHandler( PWMC_ICS_Handle_t * pHandle )
{

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800633c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800633e:	7c1a      	ldrb	r2, [r3, #16]
 8006340:	2a02      	cmp	r2, #2
 8006342:	d004      	beq.n	800634e <ICS_BRK_IRQHandler+0x12>
  {
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
  }
  pHandle->OverCurrentFlag = true;
 8006344:	2301      	movs	r3, #1
 8006346:	f880 306c 	strb.w	r3, [r0, #108]	; 0x6c

  return &( pHandle->_Super.Motor );
}
 800634a:	3046      	adds	r0, #70	; 0x46
 800634c:	4770      	bx	lr
{
 800634e:	b4f0      	push	{r4, r5, r6, r7}
 8006350:	6a19      	ldr	r1, [r3, #32]
 8006352:	699c      	ldr	r4, [r3, #24]
 8006354:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8006356:	695f      	ldr	r7, [r3, #20]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8006358:	69de      	ldr	r6, [r3, #28]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800635a:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 800635c:	0424      	lsls	r4, r4, #16
 800635e:	0409      	lsls	r1, r1, #16
 8006360:	0412      	lsls	r2, r2, #16
  pHandle->OverCurrentFlag = true;
 8006362:	2301      	movs	r3, #1
 8006364:	61bc      	str	r4, [r7, #24]
}
 8006366:	3046      	adds	r0, #70	; 0x46
 8006368:	61b1      	str	r1, [r6, #24]
 800636a:	61aa      	str	r2, [r5, #24]
  pHandle->OverCurrentFlag = true;
 800636c:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
}
 8006370:	bcf0      	pop	{r4, r5, r6, r7}
 8006372:	4770      	bx	lr

08006374 <ICS_IsOverCurrentOccurred>:
__weak uint16_t ICS_IsOverCurrentOccurred( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  uint16_t retval = MC_NO_FAULTS;

  if ( pHandle->OverCurrentFlag == true )
 8006374:	f890 306c 	ldrb.w	r3, [r0, #108]	; 0x6c
 8006378:	b90b      	cbnz	r3, 800637e <ICS_IsOverCurrentOccurred+0xa>
  uint16_t retval = MC_NO_FAULTS;
 800637a:	4618      	mov	r0, r3
  {
    retval = MC_BREAK_IN;
    pHandle->OverCurrentFlag = false;
  }
  return retval;
}
 800637c:	4770      	bx	lr
    pHandle->OverCurrentFlag = false;
 800637e:	2300      	movs	r3, #0
 8006380:	f880 306c 	strb.w	r3, [r0, #108]	; 0x6c
    retval = MC_BREAK_IN;
 8006384:	2040      	movs	r0, #64	; 0x40
 8006386:	4770      	bx	lr

08006388 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
 8006388:	b508      	push	{r3, lr}
 800638a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800638e:	2100      	movs	r1, #0
 8006390:	f001 f8e6 	bl	8007560 <memset>
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
  }
  pHandle->hNextMeasBufferIndex = 0u;
 8006394:	2200      	movs	r2, #0
 8006396:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = 0u;

}
 800639a:	bd08      	pop	{r3, pc}

0800639c <MPM_CalcElMotorPower>:
{
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 800639c:	f8b0 2100 	ldrh.w	r2, [r0, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
  pHandle->hNextMeasBufferIndex++;
 80063a0:	1c53      	adds	r3, r2, #1
 80063a2:	b29b      	uxth	r3, r3
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
 80063a4:	2b7f      	cmp	r3, #127	; 0x7f
  {
    pHandle->hNextMeasBufferIndex = 0u;
 80063a6:	bf88      	it	hi
 80063a8:	2300      	movhi	r3, #0
{
 80063aa:	b430      	push	{r4, r5}
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 80063ac:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
 80063b0:	f100 05fe 	add.w	r5, r0, #254	; 0xfe
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 80063b4:	f8a0 2102 	strh.w	r2, [r0, #258]	; 0x102
    pHandle->hNextMeasBufferIndex = 0u;
 80063b8:	f8a0 3100 	strh.w	r3, [r0, #256]	; 0x100
  int32_t wAux = 0;
 80063bc:	2200      	movs	r2, #0
 80063be:	1e83      	subs	r3, r0, #2
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 80063c0:	f933 4f02 	ldrsh.w	r4, [r3, #2]!
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 80063c4:	42ab      	cmp	r3, r5
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 80063c6:	4422      	add	r2, r4
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 80063c8:	d1fa      	bne.n	80063c0 <MPM_CalcElMotorPower+0x24>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 80063ca:	2a00      	cmp	r2, #0
 80063cc:	bfb8      	it	lt
 80063ce:	327f      	addlt	r2, #127	; 0x7f
 80063d0:	11d2      	asrs	r2, r2, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 80063d2:	f8a0 2104 	strh.w	r2, [r0, #260]	; 0x104
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 80063d6:	bc30      	pop	{r4, r5}
 80063d8:	4608      	mov	r0, r1
 80063da:	4770      	bx	lr

080063dc <MPM_GetAvrgElMotorPowerW>:
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
}
 80063dc:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	; 0x104
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop

080063e4 <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 80063e4:	8a03      	ldrh	r3, [r0, #16]
 80063e6:	8b42      	ldrh	r2, [r0, #26]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d306      	bcc.n	80063fa <NTC_SetFaultState+0x16>
  {
    hFault = MC_OVER_TEMP;
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 80063ec:	8b82      	ldrh	r2, [r0, #28]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d801      	bhi.n	80063f6 <NTC_SetFaultState+0x12>
  {
    hFault = MC_NO_ERROR;
  }
  else
  {
    hFault = pHandle->hFaultState;
 80063f2:	8ac0      	ldrh	r0, [r0, #22]
 80063f4:	4770      	bx	lr
    hFault = MC_NO_ERROR;
 80063f6:	2000      	movs	r0, #0
  }
  return hFault;
}
 80063f8:	4770      	bx	lr
    hFault = MC_OVER_TEMP;
 80063fa:	2008      	movs	r0, #8
 80063fc:	4770      	bx	lr
 80063fe:	bf00      	nop

08006400 <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 8006400:	2300      	movs	r3, #0
 8006402:	8203      	strh	r3, [r0, #16]
}
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop

08006408 <NTC_Init>:
  if ( pHandle->bSensorType == REAL_SENSOR )
 8006408:	7803      	ldrb	r3, [r0, #0]
 800640a:	b123      	cbz	r3, 8006416 <NTC_Init+0xe>
    pHandle->hFaultState = MC_NO_ERROR;
 800640c:	2200      	movs	r2, #0
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 800640e:	8a43      	ldrh	r3, [r0, #18]
    pHandle->hFaultState = MC_NO_ERROR;
 8006410:	82c2      	strh	r2, [r0, #22]
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8006412:	8203      	strh	r3, [r0, #16]
 8006414:	4770      	bx	lr
{
 8006416:	b510      	push	{r4, lr}
 8006418:	4604      	mov	r4, r0
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 800641a:	3004      	adds	r0, #4
 800641c:	f7fc f93e 	bl	800269c <RCM_RegisterRegConv>
 8006420:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
    NTC_Clear( pHandle );
 8006424:	4620      	mov	r0, r4
 8006426:	f7ff ffeb 	bl	8006400 <NTC_Clear>
}
 800642a:	bd10      	pop	{r4, pc}

0800642c <NTC_CalcAvTemp>:
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 800642c:	7803      	ldrb	r3, [r0, #0]
 800642e:	b11b      	cbz	r3, 8006438 <NTC_CalcAvTemp+0xc>

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
  }
  else  /* case VIRTUAL_SENSOR */
  {
    pHandle->hFaultState = MC_NO_ERROR;
 8006430:	2300      	movs	r3, #0
 8006432:	82c3      	strh	r3, [r0, #22]
 8006434:	4618      	mov	r0, r3
  }

  return ( pHandle->hFaultState );
}
 8006436:	4770      	bx	lr
{
 8006438:	b510      	push	{r4, lr}
 800643a:	4604      	mov	r4, r0
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 800643c:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8006440:	f7fc f9e8 	bl	8002814 <RCM_ExecRegularConv>
    if ( hAux != 0xFFFFu )
 8006444:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006448:	4298      	cmp	r0, r3
 800644a:	d007      	beq.n	800645c <NTC_CalcAvTemp+0x30>
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 800644c:	8b22      	ldrh	r2, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 800644e:	8a23      	ldrh	r3, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8006450:	1e51      	subs	r1, r2, #1
      wtemp += hAux;
 8006452:	fb01 0003 	mla	r0, r1, r3, r0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 8006456:	fbb0 f0f2 	udiv	r0, r0, r2
      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 800645a:	8220      	strh	r0, [r4, #16]
    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 800645c:	4620      	mov	r0, r4
 800645e:	f7ff ffc1 	bl	80063e4 <NTC_SetFaultState>
 8006462:	82e0      	strh	r0, [r4, #22]
}
 8006464:	bd10      	pop	{r4, pc}
 8006466:	bf00      	nop

08006468 <NTC_GetAvTemp_C>:
  */
__weak int16_t NTC_GetAvTemp_C( NTC_Handle_t * pHandle )
{
  int32_t wTemp;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8006468:	7803      	ldrb	r3, [r0, #0]
 800646a:	b113      	cbz	r3, 8006472 <NTC_GetAvTemp_C+0xa>
    wTemp *= pHandle->hSensitivity;
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
  }
  else
  {
    wTemp = pHandle->hExpectedTemp_C;
 800646c:	8a80      	ldrh	r0, [r0, #20]
  }
  return ( ( int16_t )wTemp );
}
 800646e:	b200      	sxth	r0, r0
 8006470:	4770      	bx	lr
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
 8006472:	8a03      	ldrh	r3, [r0, #16]
    wTemp -= ( int32_t )( pHandle->wV0 );
 8006474:	6a01      	ldr	r1, [r0, #32]
    wTemp *= pHandle->hSensitivity;
 8006476:	f9b0 201e 	ldrsh.w	r2, [r0, #30]
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 800647a:	8c80      	ldrh	r0, [r0, #36]	; 0x24
    wTemp -= ( int32_t )( pHandle->wV0 );
 800647c:	1a5b      	subs	r3, r3, r1
    wTemp *= pHandle->hSensitivity;
 800647e:	fb03 f302 	mul.w	r3, r3, r2
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8006482:	2b00      	cmp	r3, #0
 8006484:	bfbc      	itt	lt
 8006486:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
 800648a:	33ff      	addlt	r3, #255	; 0xff
 800648c:	eb00 4023 	add.w	r0, r0, r3, asr #16
}
 8006490:	b200      	sxth	r0, r0
 8006492:	4770      	bx	lr

08006494 <PID_HandleInit>:
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
  pHandle->wIntegralTerm = 0x00000000UL;
 8006494:	2300      	movs	r3, #0
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8006496:	6801      	ldr	r1, [r0, #0]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8006498:	8c02      	ldrh	r2, [r0, #32]
  pHandle->hKpGain =  pHandle->hDefKpGain;
 800649a:	6041      	str	r1, [r0, #4]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 800649c:	8442      	strh	r2, [r0, #34]	; 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 800649e:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 80064a0:	6283      	str	r3, [r0, #40]	; 0x28
}
 80064a2:	4770      	bx	lr

080064a4 <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 80064a4:	8081      	strh	r1, [r0, #4]
}
 80064a6:	4770      	bx	lr

080064a8 <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 80064a8:	80c1      	strh	r1, [r0, #6]
}
 80064aa:	4770      	bx	lr

080064ac <PID_GetKP>:
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
}
 80064ac:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop

080064b4 <PID_GetKI>:
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
}
 80064b4:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop

080064bc <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 80064bc:	6081      	str	r1, [r0, #8]

  return;
}
 80064be:	4770      	bx	lr

080064c0 <PID_GetKPDivisor>:
 * @retval Kp gain divisor
 */
__weak uint16_t PID_GetKPDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpDivisor );
}
 80064c0:	8b00      	ldrh	r0, [r0, #24]
 80064c2:	4770      	bx	lr

080064c4 <PID_GetKIDivisor>:
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
}
 80064c4:	8b40      	ldrh	r0, [r0, #26]
 80064c6:	4770      	bx	lr

080064c8 <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 80064c8:	8441      	strh	r1, [r0, #34]	; 0x22
}
 80064ca:	4770      	bx	lr

080064cc <PID_GetKD>:
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
}
 80064cc:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 80064d0:	4770      	bx	lr
 80064d2:	bf00      	nop

080064d4 <PI_Controller>:
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80064d4:	f9b0 2004 	ldrsh.w	r2, [r0, #4]

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 80064d8:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
{
 80064dc:	b4f0      	push	{r4, r5, r6, r7}
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80064de:	fb01 f202 	mul.w	r2, r1, r2
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 80064e2:	f9b0 5014 	ldrsh.w	r5, [r0, #20]
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 80064e6:	f9b0 6016 	ldrsh.w	r6, [r0, #22]
  if ( pHandle->hKiGain == 0 )
 80064ea:	b18b      	cbz	r3, 8006510 <PI_Controller+0x3c>
 80064ec:	e9d0 7402 	ldrd	r7, r4, [r0, #8]
  {
    pHandle->wIntegralTerm = 0;
  }
  else
  {
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 80064f0:	fb01 f103 	mul.w	r1, r1, r3
    wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;

    if ( wIntegral_sum_temp < 0 )
 80064f4:	187b      	adds	r3, r7, r1
 80064f6:	d424      	bmi.n	8006542 <PI_Controller+0x6e>
        }
      }
    }
    else
    {
      if ( pHandle->wIntegralTerm < 0 )
 80064f8:	2f00      	cmp	r7, #0
 80064fa:	da04      	bge.n	8006506 <PI_Controller+0x32>
      {
        if ( wIntegral_Term < 0 )
        {
          wIntegral_sum_temp = -INT32_MAX;
 80064fc:	4f16      	ldr	r7, [pc, #88]	; (8006558 <PI_Controller+0x84>)
 80064fe:	ea33 0321 	bics.w	r3, r3, r1, asr #32
 8006502:	bf28      	it	cs
 8006504:	463b      	movcs	r3, r7
        }
      }
    }

    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8006506:	42a3      	cmp	r3, r4
 8006508:	dc03      	bgt.n	8006512 <PI_Controller+0x3e>
    {
      pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
    }
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 800650a:	6904      	ldr	r4, [r0, #16]
 800650c:	429c      	cmp	r4, r3
 800650e:	dc00      	bgt.n	8006512 <PI_Controller+0x3e>
 8006510:	461c      	mov	r4, r3
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 8006512:	8b81      	ldrh	r1, [r0, #28]
 8006514:	8bc3      	ldrh	r3, [r0, #30]
 8006516:	410a      	asrs	r2, r1
 8006518:	fa44 f303 	asr.w	r3, r4, r3
 800651c:	4413      	add	r3, r2
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 800651e:	429d      	cmp	r5, r3
 8006520:	db08      	blt.n	8006534 <PI_Controller+0x60>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
    wOutput_32 = hUpperOutputLimit;
  }
  else if ( wOutput_32 < hLowerOutputLimit )
 8006522:	429e      	cmp	r6, r3
 8006524:	dd02      	ble.n	800652c <PI_Controller+0x58>
  {

    wDischarge = hLowerOutputLimit - wOutput_32;
 8006526:	1af3      	subs	r3, r6, r3
 8006528:	441c      	add	r4, r3
 800652a:	4633      	mov	r3, r6
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 800652c:	6084      	str	r4, [r0, #8]

  return ( ( int16_t )( wOutput_32 ) );
 800652e:	b218      	sxth	r0, r3
}
 8006530:	bcf0      	pop	{r4, r5, r6, r7}
 8006532:	4770      	bx	lr
    wDischarge = hUpperOutputLimit - wOutput_32;
 8006534:	1aeb      	subs	r3, r5, r3
 8006536:	441c      	add	r4, r3
 8006538:	462b      	mov	r3, r5
  pHandle->wIntegralTerm += wDischarge;
 800653a:	6084      	str	r4, [r0, #8]
  return ( ( int16_t )( wOutput_32 ) );
 800653c:	b218      	sxth	r0, r3
}
 800653e:	bcf0      	pop	{r4, r5, r6, r7}
 8006540:	4770      	bx	lr
      if ( pHandle->wIntegralTerm > 0 )
 8006542:	2f00      	cmp	r7, #0
 8006544:	dddf      	ble.n	8006506 <PI_Controller+0x32>
        if ( wIntegral_Term > 0 )
 8006546:	2900      	cmp	r1, #0
 8006548:	dddd      	ble.n	8006506 <PI_Controller+0x32>
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 800654a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800654e:	429c      	cmp	r4, r3
 8006550:	d1df      	bne.n	8006512 <PI_Controller+0x3e>
          wIntegral_sum_temp = INT32_MAX;
 8006552:	4623      	mov	r3, r4
 8006554:	e7dc      	b.n	8006510 <PI_Controller+0x3c>
 8006556:	bf00      	nop
 8006558:	80000001 	.word	0x80000001

0800655c <PQD_CalcElMotorPower>:
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{

  int32_t wAux, wAux2, wAux3;
  qd_t Iqd = pHandle->pFOCVars->Iqd;
 800655c:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
{
 8006560:	b570      	push	{r4, r5, r6, lr}
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8006562:	8b0c      	ldrh	r4, [r1, #24]
 8006564:	89cd      	ldrh	r5, [r1, #14]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8006566:	898a      	ldrh	r2, [r1, #12]
 8006568:	8acb      	ldrh	r3, [r1, #22]
{
 800656a:	4606      	mov	r6, r0
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 800656c:	fb15 f504 	smulbb	r5, r5, r4
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8006570:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
 8006574:	f8d6 4108 	ldr.w	r4, [r6, #264]	; 0x108
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8006578:	fb12 5503 	smlabb	r5, r2, r3, r5
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 800657c:	f7ff f876 	bl	800566c <VBS_GetAvBusVoltage_V>
  wAux /= 65536;
 8006580:	1e2a      	subs	r2, r5, #0
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8006582:	4b0f      	ldr	r3, [pc, #60]	; (80065c0 <PQD_CalcElMotorPower+0x64>)

  wAux3 = wAux * wAux2;
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 8006584:	490f      	ldr	r1, [pc, #60]	; (80065c4 <PQD_CalcElMotorPower+0x68>)
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8006586:	fb04 f000 	mul.w	r0, r4, r0
  wAux /= 65536;
 800658a:	bfb8      	it	lt
 800658c:	f502 427f 	addlt.w	r2, r2, #65280	; 0xff00
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8006590:	fb83 4300 	smull	r4, r3, r3, r0
  wAux /= 65536;
 8006594:	bfb8      	it	lt
 8006596:	32ff      	addlt	r2, #255	; 0xff
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8006598:	17c0      	asrs	r0, r0, #31
  wAux /= 65536;
 800659a:	1412      	asrs	r2, r2, #16
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 800659c:	ebc0 13a3 	rsb	r3, r0, r3, asr #6
  wAux3 = wAux * wAux2;
 80065a0:	fb03 f302 	mul.w	r3, r3, r2
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 80065a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80065a8:	005b      	lsls	r3, r3, #1
  wAux3 /= 65536;
 80065aa:	fb81 2103 	smull	r2, r1, r1, r3
 80065ae:	17db      	asrs	r3, r3, #31

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 80065b0:	4630      	mov	r0, r6
 80065b2:	ebc3 41a1 	rsb	r1, r3, r1, asr #18

}
 80065b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 80065ba:	f7ff beef 	b.w	800639c <MPM_CalcElMotorPower>
 80065be:	bf00      	nop
 80065c0:	1b4e81b5 	.word	0x1b4e81b5
 80065c4:	66666667 	.word	0x66666667

080065c8 <startTimers>:
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
*/
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 80065c8:	4b17      	ldr	r3, [pc, #92]	; (8006628 <startTimers+0x60>)
 80065ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  uint32_t isTIM2ClockOn;
  uint32_t trigOut;

  isTIM2ClockOn = LL_APB1_GRP1_IsEnabledClock ( LL_APB1_GRP1_PERIPH_TIM2 );
  if ( isTIM2ClockOn == 0 )
 80065cc:	07d2      	lsls	r2, r2, #31
 80065ce:	d514      	bpl.n	80065fa <startTimers+0x32>
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_APB1_GRP1_DisableClock ( LL_APB1_GRP1_PERIPH_TIM2 );
  }
  else
  {
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
 80065d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80065d4:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80065d6:	6859      	ldr	r1, [r3, #4]
 80065d8:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 80065dc:	f041 0120 	orr.w	r1, r1, #32
 80065e0:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80065e2:	6959      	ldr	r1, [r3, #20]
 80065e4:	f041 0101 	orr.w	r1, r1, #1
 80065e8:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80065ea:	6859      	ldr	r1, [r3, #4]
 80065ec:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80065f0:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 80065f4:	430a      	orrs	r2, r1
 80065f6:	605a      	str	r2, [r3, #4]
 80065f8:	4770      	bx	lr
  SET_BIT(RCC->APB1ENR, Periphs);
 80065fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065fc:	f042 0201 	orr.w	r2, r2, #1
 8006600:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8006602:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8006604:	b082      	sub	sp, #8
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006606:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800660a:	f002 0201 	and.w	r2, r2, #1
 800660e:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8006610:	9a01      	ldr	r2, [sp, #4]
 8006612:	694a      	ldr	r2, [r1, #20]
 8006614:	f042 0201 	orr.w	r2, r2, #1
 8006618:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 800661a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800661c:	f022 0201 	bic.w	r2, r2, #1
 8006620:	641a      	str	r2, [r3, #64]	; 0x40
    LL_TIM_SetTriggerOutput( TIM2, LL_TIM_TRGO_UPDATE );
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_TIM_SetTriggerOutput( TIM2, trigOut );
  }
}
 8006622:	b002      	add	sp, #8
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	40023800 	.word	0x40023800

0800662c <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 800662c:	b470      	push	{r4, r5, r6}
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR | TIM_CR1_CMS));
 800662e:	6804      	ldr	r4, [r0, #0]
  uint16_t hCalibrationPeriodCounter;
  uint16_t hMaxPeriodsNumber;

  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
 8006630:	f004 0460 	and.w	r4, r4, #96	; 0x60
 8006634:	3201      	adds	r2, #1
 8006636:	2c60      	cmp	r4, #96	; 0x60
  {
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
  }
  else
  {
	hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 8006638:	bf18      	it	ne
 800663a:	0852      	lsrne	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800663c:	f06f 0602 	mvn.w	r6, #2
 8006640:	0155      	lsls	r5, r2, #5
 8006642:	6106      	str	r6, [r0, #16]
  }

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 8006644:	2400      	movs	r4, #0
  while (*cnt < NB_CONVERSIONS)
 8006646:	e002      	b.n	800664e <waitForPolarizationEnd+0x22>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8006648:	6902      	ldr	r2, [r0, #16]
 800664a:	0792      	lsls	r2, r2, #30
 800664c:	d404      	bmi.n	8006658 <waitForPolarizationEnd+0x2c>
 800664e:	781a      	ldrb	r2, [r3, #0]
 8006650:	2a0f      	cmp	r2, #15
 8006652:	d9f9      	bls.n	8006648 <waitForPolarizationEnd+0x1c>
          break;
        }
      }
    }
  }
}
 8006654:	bc70      	pop	{r4, r5, r6}
 8006656:	4770      	bx	lr
      hCalibrationPeriodCounter++;
 8006658:	3401      	adds	r4, #1
 800665a:	b2a4      	uxth	r4, r4
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 800665c:	42a5      	cmp	r5, r4
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800665e:	6106      	str	r6, [r0, #16]
 8006660:	d8f5      	bhi.n	800664e <waitForPolarizationEnd+0x22>
        if (*cnt < NB_CONVERSIONS)
 8006662:	781a      	ldrb	r2, [r3, #0]
 8006664:	2a0f      	cmp	r2, #15
 8006666:	d8f2      	bhi.n	800664e <waitForPolarizationEnd+0x22>
          *SWerror = 1u;
 8006668:	2301      	movs	r3, #1
 800666a:	800b      	strh	r3, [r1, #0]
          break;
 800666c:	e7f2      	b.n	8006654 <waitForPolarizationEnd+0x28>
 800666e:	bf00      	nop

08006670 <PWMC_GetPhaseCurrents>:
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 8006670:	6843      	ldr	r3, [r0, #4]
 8006672:	4718      	bx	r3

08006674 <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
 8006674:	b470      	push	{r4, r5, r6}
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8006676:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800667a:	8e03      	ldrh	r3, [r0, #48]	; 0x30
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800667c:	140c      	asrs	r4, r1, #16
{
 800667e:	b083      	sub	sp, #12
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8006680:	fb02 f404 	mul.w	r4, r2, r4
{
 8006684:	9101      	str	r1, [sp, #4]
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8006686:	ebc4 74c4 	rsb	r4, r4, r4, lsl #31
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800668a:	b209      	sxth	r1, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800668c:	0064      	lsls	r4, r4, #1
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800668e:	fb03 f101 	mul.w	r1, r3, r1

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
  wZ = ( wUBeta - wUAlpha ) / 2;
 8006692:	1a63      	subs	r3, r4, r1
  wY = ( wUBeta + wUAlpha ) / 2;
 8006694:	4421      	add	r1, r4
 8006696:	eb01 75d1 	add.w	r5, r1, r1, lsr #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 800669a:	eb03 76d3 	add.w	r6, r3, r3, lsr #31

  /* Sector calculation from wX, wY, wZ */
  if ( wY < 0 )
 800669e:	106d      	asrs	r5, r5, #1
 80066a0:	ea4f 0292 	mov.w	r2, r2, lsr #2
  wZ = ( wUBeta - wUAlpha ) / 2;
 80066a4:	ea4f 0666 	mov.w	r6, r6, asr #1
  if ( wY < 0 )
 80066a8:	d46e      	bmi.n	8006788 <PWMC_SetPhaseVoltage+0x114>
        pHandle->highDuty = wTimePhA;
      }
  }
  else /* wY > 0 */
  {
    if ( wZ >= 0 )
 80066aa:	2e00      	cmp	r6, #0
 80066ac:	db4c      	blt.n	8006748 <PWMC_SetPhaseVoltage+0xd4>
    {
      pHandle->Sector = SECTOR_2;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80066ae:	1bad      	subs	r5, r5, r6
 80066b0:	bf44      	itt	mi
 80066b2:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 80066b6:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	bfbc      	itt	lt
 80066be:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 80066c2:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 80066c6:	2900      	cmp	r1, #0
 80066c8:	bfb8      	it	lt
 80066ca:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80066ce:	eb02 42a5 	add.w	r2, r2, r5, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 80066d2:	bfb8      	it	lt
 80066d4:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      pHandle->Sector = SECTOR_2;
 80066d8:	2401      	movs	r4, #1
      wTimePhB = wTimePhA + wZ / 131072;
 80066da:	eb02 43a3 	add.w	r3, r2, r3, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 80066de:	eba2 41a1 	sub.w	r1, r2, r1, asr #18
      pHandle->Sector = SECTOR_2;
 80066e2:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      pHandle->lowDuty = wTimePhB;
      pHandle->midDuty = wTimePhA;
      pHandle->highDuty = wTimePhC;
 80066e6:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
      pHandle->lowDuty = wTimePhB;
 80066ea:	8783      	strh	r3, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 80066ec:	87c2      	strh	r2, [r0, #62]	; 0x3e

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
  
  if ( pHandle->DTTest == 1u )
 80066ee:	f8b0 404e 	ldrh.w	r4, [r0, #78]	; 0x4e
 80066f2:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 80066f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80066fa:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 80066fe:	b292      	uxth	r2, r2
 8006700:	b29b      	uxth	r3, r3
 8006702:	b289      	uxth	r1, r1
 8006704:	2c01      	cmp	r4, #1
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8006706:	8642      	strh	r2, [r0, #50]	; 0x32
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 8006708:	8683      	strh	r3, [r0, #52]	; 0x34
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 800670a:	86c1      	strh	r1, [r0, #54]	; 0x36
  if ( pHandle->DTTest == 1u )
 800670c:	d118      	bne.n	8006740 <PWMC_SetPhaseVoltage+0xcc>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 800670e:	f9b0 5048 	ldrsh.w	r5, [r0, #72]	; 0x48
 8006712:	f8b0 4054 	ldrh.w	r4, [r0, #84]	; 0x54
 8006716:	2d00      	cmp	r5, #0
    {
      pHandle->CntPhA += pHandle->DTCompCnt;
 8006718:	bfcc      	ite	gt
 800671a:	1912      	addgt	r2, r2, r4
    }
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
 800671c:	1b12      	suble	r2, r2, r4
 800671e:	b292      	uxth	r2, r2
    }

    if ( pHandle->Ib > 0 )
 8006720:	f9b0 504a 	ldrsh.w	r5, [r0, #74]	; 0x4a
 8006724:	8642      	strh	r2, [r0, #50]	; 0x32
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ic > 0 )
 8006726:	f9b0 204c 	ldrsh.w	r2, [r0, #76]	; 0x4c
    if ( pHandle->Ib > 0 )
 800672a:	2d00      	cmp	r5, #0
      pHandle->CntPhB += pHandle->DTCompCnt;
 800672c:	bfcc      	ite	gt
 800672e:	191b      	addgt	r3, r3, r4
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8006730:	1b1b      	suble	r3, r3, r4
    if ( pHandle->Ic > 0 )
 8006732:	2a00      	cmp	r2, #0
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8006734:	b29b      	uxth	r3, r3
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 8006736:	bfcc      	ite	gt
 8006738:	1909      	addgt	r1, r1, r4
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 800673a:	1b09      	suble	r1, r1, r4
 800673c:	8683      	strh	r3, [r0, #52]	; 0x34
 800673e:	86c1      	strh	r1, [r0, #54]	; 0x36
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8006740:	6983      	ldr	r3, [r0, #24]
}
 8006742:	b003      	add	sp, #12
 8006744:	bc70      	pop	{r4, r5, r6}
  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8006746:	4718      	bx	r3
      if ( wX <= 0 )
 8006748:	2c00      	cmp	r4, #0
 800674a:	dd3c      	ble.n	80067c6 <PWMC_SetPhaseVoltage+0x152>
        wTimePhB = wTimePhA + wZ / 131072;
 800674c:	2b00      	cmp	r3, #0
 800674e:	bfb8      	it	lt
 8006750:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_1;
 8006754:	f04f 0100 	mov.w	r1, #0
        wTimePhB = wTimePhA + wZ / 131072;
 8006758:	bfb8      	it	lt
 800675a:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 800675e:	1ba5      	subs	r5, r4, r6
        pHandle->Sector = SECTOR_1;
 8006760:	f880 103a 	strb.w	r1, [r0, #58]	; 0x3a
        wTimePhC = wTimePhB - wX / 131072;
 8006764:	1e21      	subs	r1, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8006766:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 800676a:	bfb8      	it	lt
 800676c:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8006770:	eb02 43a3 	add.w	r3, r2, r3, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8006774:	bfb8      	it	lt
 8006776:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 800677a:	eba3 4161 	sub.w	r1, r3, r1, asr #17
        pHandle->highDuty = wTimePhC;
 800677e:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
        pHandle->lowDuty = wTimePhA;
 8006782:	8782      	strh	r2, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 8006784:	87c3      	strh	r3, [r0, #62]	; 0x3e
 8006786:	e7b2      	b.n	80066ee <PWMC_SetPhaseVoltage+0x7a>
    if ( wZ < 0 )
 8006788:	2e00      	cmp	r6, #0
 800678a:	db5d      	blt.n	8006848 <PWMC_SetPhaseVoltage+0x1d4>
      if ( wX <= 0 )
 800678c:	2c00      	cmp	r4, #0
 800678e:	dd38      	ble.n	8006802 <PWMC_SetPhaseVoltage+0x18e>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8006790:	1b2d      	subs	r5, r5, r4
 8006792:	bf44      	itt	mi
 8006794:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8006798:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 800679c:	2900      	cmp	r1, #0
 800679e:	bfb8      	it	lt
 80067a0:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 80067a4:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhA - wY / 131072;
 80067a8:	bfb8      	it	lt
 80067aa:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_3;
 80067ae:	2302      	movs	r3, #2
        wTimePhC = wTimePhA - wY / 131072;
 80067b0:	eba2 41a1 	sub.w	r1, r2, r1, asr #18
        pHandle->Sector = SECTOR_3;
 80067b4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
        wTimePhB = wTimePhC + wX / 131072;
 80067b8:	eb01 4364 	add.w	r3, r1, r4, asr #17
        pHandle->lowDuty = wTimePhB;
 80067bc:	8783      	strh	r3, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 80067be:	87c1      	strh	r1, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhA;
 80067c0:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
 80067c4:	e793      	b.n	80066ee <PWMC_SetPhaseVoltage+0x7a>
        wTimePhC = wTimePhA - wY / 131072;
 80067c6:	2900      	cmp	r1, #0
 80067c8:	bfb8      	it	lt
 80067ca:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_6;
 80067ce:	f04f 0305 	mov.w	r3, #5
        wTimePhC = wTimePhA - wY / 131072;
 80067d2:	bfb8      	it	lt
 80067d4:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 80067d8:	1b2d      	subs	r5, r5, r4
        pHandle->Sector = SECTOR_6;
 80067da:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
        wTimePhB = wTimePhC + wX / 131072;
 80067de:	1e23      	subs	r3, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 80067e0:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 80067e4:	bfb8      	it	lt
 80067e6:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhC = wTimePhA - wY / 131072;
 80067ea:	eba2 41a1 	sub.w	r1, r2, r1, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 80067ee:	bfb8      	it	lt
 80067f0:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 80067f4:	eb01 4363 	add.w	r3, r1, r3, asr #17
        pHandle->highDuty = wTimePhB;
 80067f8:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
        pHandle->lowDuty = wTimePhA;
 80067fc:	8782      	strh	r2, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 80067fe:	87c1      	strh	r1, [r0, #62]	; 0x3e
 8006800:	e775      	b.n	80066ee <PWMC_SetPhaseVoltage+0x7a>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8006802:	1ba5      	subs	r5, r4, r6
 8006804:	bf44      	itt	mi
 8006806:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 800680a:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 800680e:	2b00      	cmp	r3, #0
 8006810:	bfb8      	it	lt
 8006812:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_4;
 8006816:	f04f 0103 	mov.w	r1, #3
        wTimePhB = wTimePhA + wZ / 131072;
 800681a:	bfb8      	it	lt
 800681c:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_4;
 8006820:	f880 103a 	strb.w	r1, [r0, #58]	; 0x3a
        wTimePhC = wTimePhB - wX / 131072;
 8006824:	1e21      	subs	r1, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8006826:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 800682a:	bfb8      	it	lt
 800682c:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8006830:	eb02 43a3 	add.w	r3, r2, r3, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8006834:	bfb8      	it	lt
 8006836:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 800683a:	eba3 4161 	sub.w	r1, r3, r1, asr #17
        pHandle->lowDuty = wTimePhC;
 800683e:	8781      	strh	r1, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 8006840:	87c3      	strh	r3, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhA;
 8006842:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
 8006846:	e752      	b.n	80066ee <PWMC_SetPhaseVoltage+0x7a>
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8006848:	1bad      	subs	r5, r5, r6
 800684a:	bf44      	itt	mi
 800684c:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8006850:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8006854:	2b00      	cmp	r3, #0
 8006856:	bfbc      	itt	lt
 8006858:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 800685c:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8006860:	2900      	cmp	r1, #0
 8006862:	bfb8      	it	lt
 8006864:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8006868:	eb02 42a5 	add.w	r2, r2, r5, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 800686c:	bfb8      	it	lt
 800686e:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      pHandle->Sector = SECTOR_5;
 8006872:	2404      	movs	r4, #4
      wTimePhB = wTimePhA + wZ / 131072;
 8006874:	eb02 43a3 	add.w	r3, r2, r3, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8006878:	eba2 41a1 	sub.w	r1, r2, r1, asr #18
      pHandle->Sector = SECTOR_5;
 800687c:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      pHandle->lowDuty = wTimePhC;
 8006880:	8781      	strh	r1, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 8006882:	87c2      	strh	r2, [r0, #62]	; 0x3e
      pHandle->highDuty = wTimePhB;
 8006884:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
 8006888:	e731      	b.n	80066ee <PWMC_SetPhaseVoltage+0x7a>
 800688a:	bf00      	nop

0800688c <PWMC_SwitchOffPWM>:
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
  pHandle->pFctSwitchOffPwm( pHandle );
 800688c:	6883      	ldr	r3, [r0, #8]
 800688e:	4718      	bx	r3

08006890 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 8006890:	b510      	push	{r4, lr}
 8006892:	4604      	mov	r4, r0
 8006894:	b082      	sub	sp, #8
  bool retVal = false;
  if ( action == CRC_START )
 8006896:	b1a1      	cbz	r1, 80068c2 <PWMC_CurrentReadingCalibr+0x32>
    {
      pHandle->pFctCurrReadingCalib( pHandle );
      retVal = true;
    }
  }
  else if ( action == CRC_EXEC )
 8006898:	2901      	cmp	r1, #1
 800689a:	d002      	beq.n	80068a2 <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 800689c:	2000      	movs	r0, #0
  }
  else
  {
  }
  return retVal;
}
 800689e:	b002      	add	sp, #8
 80068a0:	bd10      	pop	{r4, pc}
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 80068a2:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80068a6:	b1d3      	cbz	r3, 80068de <PWMC_CurrentReadingCalibr+0x4e>
      pHandle->OffCalibrWaitTimeCounter--;
 80068a8:	3b01      	subs	r3, #1
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	9101      	str	r1, [sp, #4]
 80068ae:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1f2      	bne.n	800689c <PWMC_CurrentReadingCalibr+0xc>
        pHandle->pFctCurrReadingCalib( pHandle );
 80068b6:	6903      	ldr	r3, [r0, #16]
 80068b8:	4798      	blx	r3
        retVal = true;
 80068ba:	9901      	ldr	r1, [sp, #4]
 80068bc:	4608      	mov	r0, r1
}
 80068be:	b002      	add	sp, #8
 80068c0:	bd10      	pop	{r4, pc}
    PWMC_SwitchOffPWM( pHandle );
 80068c2:	f7ff ffe3 	bl	800688c <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 80068c6:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80068ca:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
    if ( pHandle->OffCalibrWaitTicks == 0u )
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1e4      	bne.n	800689c <PWMC_CurrentReadingCalibr+0xc>
      pHandle->pFctCurrReadingCalib( pHandle );
 80068d2:	4620      	mov	r0, r4
 80068d4:	6923      	ldr	r3, [r4, #16]
 80068d6:	4798      	blx	r3
      retVal = true;
 80068d8:	2001      	movs	r0, #1
}
 80068da:	b002      	add	sp, #8
 80068dc:	bd10      	pop	{r4, pc}
      retVal = true;
 80068de:	4608      	mov	r0, r1
}
 80068e0:	b002      	add	sp, #8
 80068e2:	bd10      	pop	{r4, pc}

080068e4 <PWMC_CheckOverCurrent>:
/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 80068e4:	69c3      	ldr	r3, [r0, #28]
 80068e6:	4718      	bx	r3

080068e8 <RVBS_Clear>:
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 80068e8:	8b42      	ldrh	r2, [r0, #26]
 80068ea:	8b81      	ldrh	r1, [r0, #28]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 80068ec:	8b03      	ldrh	r3, [r0, #24]
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 80068ee:	440a      	add	r2, r1
 80068f0:	0852      	lsrs	r2, r2, #1
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 80068f2:	b18b      	cbz	r3, 8006918 <RVBS_Clear+0x30>
{
 80068f4:	b410      	push	{r4}
  {
    pHandle->aBuffer[index] = aux;
 80068f6:	6a04      	ldr	r4, [r0, #32]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 80068f8:	2300      	movs	r3, #0
    pHandle->aBuffer[index] = aux;
 80068fa:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 80068fe:	3301      	adds	r3, #1
 8006900:	8b01      	ldrh	r1, [r0, #24]
 8006902:	b29b      	uxth	r3, r3
 8006904:	4299      	cmp	r1, r3
 8006906:	d8f8      	bhi.n	80068fa <RVBS_Clear+0x12>
  }
  pHandle->_Super.LatestConv = aux;
  pHandle->_Super.AvBusVoltage_d = aux;
  pHandle->index = 0;
 8006908:	2300      	movs	r3, #0
  pHandle->_Super.LatestConv = aux;
 800690a:	8082      	strh	r2, [r0, #4]
  pHandle->_Super.AvBusVoltage_d = aux;
 800690c:	80c2      	strh	r2, [r0, #6]
  pHandle->index = 0;
 800690e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
}
 8006912:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006916:	4770      	bx	lr
  pHandle->index = 0;
 8006918:	2300      	movs	r3, #0
  pHandle->_Super.LatestConv = aux;
 800691a:	8082      	strh	r2, [r0, #4]
  pHandle->_Super.AvBusVoltage_d = aux;
 800691c:	80c2      	strh	r2, [r0, #6]
  pHandle->index = 0;
 800691e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
 8006922:	4770      	bx	lr

08006924 <RVBS_Init>:
{
 8006924:	b510      	push	{r4, lr}
 8006926:	4604      	mov	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 8006928:	300c      	adds	r0, #12
 800692a:	f7fb feb7 	bl	800269c <RCM_RegisterRegConv>
 800692e:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
  RVBS_Clear( pHandle );
 8006932:	4620      	mov	r0, r4
 8006934:	f7ff ffd8 	bl	80068e8 <RVBS_Clear>
}
 8006938:	bd10      	pop	{r4, pc}
 800693a:	bf00      	nop

0800693c <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 800693c:	88c3      	ldrh	r3, [r0, #6]
 800693e:	8b42      	ldrh	r2, [r0, #26]
 8006940:	429a      	cmp	r2, r3
 8006942:	d305      	bcc.n	8006950 <RVBS_CheckFaultState+0x14>
  {
    fault = MC_OVER_VOLT;
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 8006944:	8b80      	ldrh	r0, [r0, #28]
  {
    fault = MC_UNDER_VOLT;
  }
  else
  {
    fault = MC_NO_ERROR;
 8006946:	4298      	cmp	r0, r3
 8006948:	bf8c      	ite	hi
 800694a:	2004      	movhi	r0, #4
 800694c:	2000      	movls	r0, #0
 800694e:	4770      	bx	lr
    fault = MC_OVER_VOLT;
 8006950:	2002      	movs	r0, #2
  }
  return fault;
}
 8006952:	4770      	bx	lr

08006954 <RVBS_CalcAvVbus>:
{
 8006954:	b570      	push	{r4, r5, r6, lr}
 8006956:	4604      	mov	r4, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8006958:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 800695c:	f7fb ff5a 	bl	8002814 <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 8006960:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006964:	4298      	cmp	r0, r3
 8006966:	d01b      	beq.n	80069a0 <RVBS_CalcAvVbus+0x4c>
    pHandle->aBuffer[pHandle->index] = hAux;
 8006968:	6a26      	ldr	r6, [r4, #32]
 800696a:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 800696e:	f826 0013 	strh.w	r0, [r6, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8006972:	8b25      	ldrh	r5, [r4, #24]
 8006974:	b1cd      	cbz	r5, 80069aa <RVBS_CalcAvVbus+0x56>
 8006976:	2300      	movs	r3, #0
    wtemp = 0;
 8006978:	461a      	mov	r2, r3
      wtemp += pHandle->aBuffer[i];
 800697a:	f836 1013 	ldrh.w	r1, [r6, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 800697e:	3301      	adds	r3, #1
 8006980:	b2db      	uxtb	r3, r3
 8006982:	42ab      	cmp	r3, r5
      wtemp += pHandle->aBuffer[i];
 8006984:	440a      	add	r2, r1
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8006986:	d3f8      	bcc.n	800697a <RVBS_CalcAvVbus+0x26>
    wtemp /= pHandle->LowPassFilterBW;
 8006988:	fbb2 f2f5 	udiv	r2, r2, r5
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 800698c:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8006990:	80e2      	strh	r2, [r4, #6]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8006992:	3d01      	subs	r5, #1
 8006994:	42ab      	cmp	r3, r5
    pHandle->_Super.LatestConv = hAux;
 8006996:	80a0      	strh	r0, [r4, #4]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8006998:	da09      	bge.n	80069ae <RVBS_CalcAvVbus+0x5a>
      pHandle->index++;
 800699a:	3301      	adds	r3, #1
 800699c:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 80069a0:	4620      	mov	r0, r4
 80069a2:	f7ff ffcb 	bl	800693c <RVBS_CheckFaultState>
 80069a6:	8120      	strh	r0, [r4, #8]
}
 80069a8:	bd70      	pop	{r4, r5, r6, pc}
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 80069aa:	80e5      	strh	r5, [r4, #6]
    pHandle->_Super.LatestConv = hAux;
 80069ac:	80a0      	strh	r0, [r4, #4]
      pHandle->index = 0;
 80069ae:	2300      	movs	r3, #0
 80069b0:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 80069b4:	4620      	mov	r0, r4
 80069b6:	f7ff ffc1 	bl	800693c <RVBS_CheckFaultState>
 80069ba:	8120      	strh	r0, [r4, #8]
}
 80069bc:	bd70      	pop	{r4, r5, r6, pc}
 80069be:	bf00      	nop

080069c0 <REMNG_Init>:
  * @param  pHandle related Handle of struct RampMngr_Handle_t
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
 80069c0:	2300      	movs	r3, #0
  pHandle->TargetFinal = 0;
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
  pHandle->ScalingFactor = 1u;
 80069c2:	2201      	movs	r2, #1
 80069c4:	6142      	str	r2, [r0, #20]
  pHandle->TargetFinal = 0;
 80069c6:	e9c0 3301 	strd	r3, r3, [r0, #4]
  pHandle->IncDecAmount = 0;
 80069ca:	e9c0 3303 	strd	r3, r3, [r0, #12]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
#endif

}
 80069ce:	4770      	bx	lr

080069d0 <SPD_GetElAngle>:
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
}
 80069d0:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop

080069d8 <SPD_GetAvrgMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
}
 80069d8:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop

080069e0 <SPD_GetInstElSpeedDpp>:
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
}
 80069e0:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop

080069e8 <SPD_IsMecSpeedReliable>:
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 80069e8:	f9b1 1000 	ldrsh.w	r1, [r1]
{
 80069ec:	b430      	push	{r4, r5}
 80069ee:	b28a      	uxth	r2, r1
  if ( *pMecSpeedUnit < 0 )
 80069f0:	2900      	cmp	r1, #0
  {
    hAux = -( *pMecSpeedUnit );
 80069f2:	bfb8      	it	lt
 80069f4:	4252      	neglt	r2, r2
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 80069f6:	8ac5      	ldrh	r5, [r0, #22]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 80069f8:	78c4      	ldrb	r4, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 80069fa:	7803      	ldrb	r3, [r0, #0]
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 80069fc:	8a81      	ldrh	r1, [r0, #20]
    hAux = -( *pMecSpeedUnit );
 80069fe:	bfb8      	it	lt
 8006a00:	b292      	uxthlt	r2, r2
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8006a02:	4295      	cmp	r5, r2
 8006a04:	d819      	bhi.n	8006a3a <SPD_IsMecSpeedReliable+0x52>
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8006a06:	4291      	cmp	r1, r2
 8006a08:	bf2c      	ite	cs
 8006a0a:	2200      	movcs	r2, #0
 8006a0c:	2201      	movcc	r2, #1
  {
    SpeedError = true;
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 8006a0e:	f9b0 5012 	ldrsh.w	r5, [r0, #18]
 8006a12:	b2a9      	uxth	r1, r5
 8006a14:	2d00      	cmp	r5, #0
  {
    hAux = -( pHandle->hMecAccelUnitP );
 8006a16:	bfb8      	it	lt
 8006a18:	4249      	neglt	r1, r1
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8006a1a:	8b05      	ldrh	r5, [r0, #24]
    hAux = -( pHandle->hMecAccelUnitP );
 8006a1c:	bfb8      	it	lt
 8006a1e:	b289      	uxthlt	r1, r1
  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8006a20:	428d      	cmp	r5, r1
 8006a22:	d300      	bcc.n	8006a26 <SPD_IsMecSpeedReliable+0x3e>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 8006a24:	b15a      	cbz	r2, 8006a3e <SPD_IsMecSpeedReliable+0x56>
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 8006a26:	429c      	cmp	r4, r3
 8006a28:	d901      	bls.n	8006a2e <SPD_IsMecSpeedReliable+0x46>
    {
      bSpeedErrorNumber++;
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	b2db      	uxtb	r3, r3
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8006a2e:	7003      	strb	r3, [r0, #0]

  return ( SpeedSensorReliability );
}
 8006a30:	1b18      	subs	r0, r3, r4
 8006a32:	bf18      	it	ne
 8006a34:	2001      	movne	r0, #1
 8006a36:	bc30      	pop	{r4, r5}
 8006a38:	4770      	bx	lr
    SpeedError = true;
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	e7e7      	b.n	8006a0e <SPD_IsMecSpeedReliable+0x26>
      bSpeedErrorNumber = 0u;
 8006a3e:	429c      	cmp	r4, r3
 8006a40:	bf88      	it	hi
 8006a42:	2300      	movhi	r3, #0
 8006a44:	e7f3      	b.n	8006a2e <SPD_IsMecSpeedReliable+0x46>
 8006a46:	bf00      	nop

08006a48 <SPD_GetS16Speed>:
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
  wAux *= INT16_MAX;
 8006a48:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8006a4c:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
  wAux *= INT16_MAX;
 8006a50:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8006a54:	fb93 f0f0 	sdiv	r0, r3, r0
  return ( int16_t )wAux;
}
 8006a58:	b200      	sxth	r0, r0
 8006a5a:	4770      	bx	lr

08006a5c <STC_Init>:
  *         It can be equal to MC_NULL if the STC is used only in torque
  *         mode.
  * @retval none.
  */
__weak void STC_Init( SpeednTorqCtrl_Handle_t * pHandle, PID_Handle_t * pPI, SpeednPosFdbk_Handle_t * SPD_Handle )
{
 8006a5c:	b430      	push	{r4, r5}

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8006a5e:	f9b0 502c 	ldrsh.w	r5, [r0, #44]	; 0x2c
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8006a62:	f9b0 402e 	ldrsh.w	r4, [r0, #46]	; 0x2e
  pHandle->PISpeed = pPI;
 8006a66:	6101      	str	r1, [r0, #16]
  pHandle->TargetFinal = 0;
 8006a68:	2300      	movs	r3, #0
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8006a6a:	042d      	lsls	r5, r5, #16
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8006a6c:	0424      	lsls	r4, r4, #16
  pHandle->Mode = pHandle->ModeDefault;
 8006a6e:	f890 102a 	ldrb.w	r1, [r0, #42]	; 0x2a
  pHandle->SPD = SPD_Handle;
 8006a72:	6142      	str	r2, [r0, #20]
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8006a74:	e9c0 5401 	strd	r5, r4, [r0, #4]
  pHandle->Mode = pHandle->ModeDefault;
 8006a78:	7001      	strb	r1, [r0, #0]
  pHandle->TargetFinal = 0;
 8006a7a:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
 8006a7c:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8006a7e:	6183      	str	r3, [r0, #24]
}
 8006a80:	bc30      	pop	{r4, r5}
 8006a82:	4770      	bx	lr

08006a84 <STC_GetSpeedSensor>:
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
}
 8006a84:	6940      	ldr	r0, [r0, #20]
 8006a86:	4770      	bx	lr

08006a88 <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 8006a88:	7803      	ldrb	r3, [r0, #0]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d000      	beq.n	8006a90 <STC_Clear+0x8>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
  }
}
 8006a8e:	4770      	bx	lr
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 8006a90:	6900      	ldr	r0, [r0, #16]
 8006a92:	2100      	movs	r1, #0
 8006a94:	f7ff bd12 	b.w	80064bc <PID_SetIntegralTerm>

08006a98 <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 8006a98:	6840      	ldr	r0, [r0, #4]
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	bfbc      	itt	lt
 8006a9e:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8006aa2:	30ff      	addlt	r0, #255	; 0xff
}
 8006aa4:	1400      	asrs	r0, r0, #16
 8006aa6:	4770      	bx	lr

08006aa8 <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 8006aa8:	6880      	ldr	r0, [r0, #8]
 8006aaa:	2800      	cmp	r0, #0
 8006aac:	bfbc      	itt	lt
 8006aae:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8006ab2:	30ff      	addlt	r0, #255	; 0xff
}
 8006ab4:	1400      	asrs	r0, r0, #16
 8006ab6:	4770      	bx	lr

08006ab8 <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8006ab8:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 8006aba:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8006abc:	60c3      	str	r3, [r0, #12]
}
 8006abe:	4770      	bx	lr

08006ac0 <STC_ExecRamp>:
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8006ac0:	7803      	ldrb	r3, [r0, #0]
{
 8006ac2:	b570      	push	{r4, r5, r6, lr}
 8006ac4:	4604      	mov	r4, r0
 8006ac6:	460d      	mov	r5, r1
 8006ac8:	4616      	mov	r6, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8006aca:	b313      	cbz	r3, 8006b12 <STC_ExecRamp+0x52>
    }
#endif
  }
  else
  {
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8006acc:	6840      	ldr	r0, [r0, #4]

#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8006ace:	8be3      	ldrh	r3, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	bfbc      	itt	lt
 8006ad4:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8006ad8:	30ff      	addlt	r0, #255	; 0xff
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8006ada:	428b      	cmp	r3, r1
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8006adc:	ea4f 4020 	mov.w	r0, r0, asr #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8006ae0:	db1c      	blt.n	8006b1c <STC_ExecRamp+0x5c>
    {
      AllowedRange = false;
    }
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 8006ae2:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	; 0x24
 8006ae6:	428b      	cmp	r3, r1
 8006ae8:	dc18      	bgt.n	8006b1c <STC_ExecRamp+0x5c>
    {
      AllowedRange = false;
    }
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 8006aea:	8c23      	ldrh	r3, [r4, #32]
 8006aec:	428b      	cmp	r3, r1
 8006aee:	dd03      	ble.n	8006af8 <STC_ExecRamp+0x38>
    {
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 8006af0:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 8006af4:	428b      	cmp	r3, r1
 8006af6:	db11      	blt.n	8006b1c <STC_ExecRamp+0x5c>
  }

  if ( AllowedRange == true )
  {
    /* Interrupts the execution of any previous ramp command */
    if ( hDurationms == 0u )
 8006af8:	b9c6      	cbnz	r6, 8006b2c <STC_ExecRamp+0x6c>
    {
      if ( pHandle->Mode == STC_SPEED_MODE )
 8006afa:	7823      	ldrb	r3, [r4, #0]
 8006afc:	042d      	lsls	r5, r5, #16
 8006afe:	2b01      	cmp	r3, #1
      }
      else
      {
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
      }
      pHandle->RampRemainingStep = 0u;
 8006b00:	f04f 0300 	mov.w	r3, #0
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 8006b04:	bf0c      	ite	eq
 8006b06:	6065      	streq	r5, [r4, #4]
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 8006b08:	60a5      	strne	r5, [r4, #8]
      pHandle->RampRemainingStep = 0u;
 8006b0a:	60e3      	str	r3, [r4, #12]
      pHandle->IncDecAmount = 0;
 8006b0c:	61a3      	str	r3, [r4, #24]
 8006b0e:	2001      	movs	r0, #1
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 8006b10:	bd70      	pop	{r4, r5, r6, pc}
    hCurrentReference = STC_GetTorqueRef( pHandle );
 8006b12:	f7ff ffc9 	bl	8006aa8 <STC_GetTorqueRef>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 8006b16:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006b18:	42ab      	cmp	r3, r5
 8006b1a:	da01      	bge.n	8006b20 <STC_ExecRamp+0x60>
      AllowedRange = false;
 8006b1c:	2000      	movs	r0, #0
}
 8006b1e:	bd70      	pop	{r4, r5, r6, pc}
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 8006b20:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 8006b24:	42ab      	cmp	r3, r5
 8006b26:	dcf9      	bgt.n	8006b1c <STC_ExecRamp+0x5c>
    if ( hDurationms == 0u )
 8006b28:	2e00      	cmp	r6, #0
 8006b2a:	d0e6      	beq.n	8006afa <STC_ExecRamp+0x3a>
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 8006b2c:	8ba3      	ldrh	r3, [r4, #28]
      wAux /= 1000u;
 8006b2e:	4a08      	ldr	r2, [pc, #32]	; (8006b50 <STC_ExecRamp+0x90>)
      pHandle->TargetFinal = hTargetFinal;
 8006b30:	8065      	strh	r5, [r4, #2]
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 8006b32:	fb06 f303 	mul.w	r3, r6, r3
      wAux /= 1000u;
 8006b36:	fba2 2303 	umull	r2, r3, r2, r3
 8006b3a:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8006b3c:	3301      	adds	r3, #1
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 8006b3e:	1a2d      	subs	r5, r5, r0
 8006b40:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep++;
 8006b42:	60e3      	str	r3, [r4, #12]
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 8006b44:	fb95 f5f3 	sdiv	r5, r5, r3
      pHandle->IncDecAmount = wAux1;
 8006b48:	2001      	movs	r0, #1
 8006b4a:	61a5      	str	r5, [r4, #24]
}
 8006b4c:	bd70      	pop	{r4, r5, r6, pc}
 8006b4e:	bf00      	nop
 8006b50:	10624dd3 	.word	0x10624dd3

08006b54 <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 8006b54:	2300      	movs	r3, #0
 8006b56:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8006b58:	6183      	str	r3, [r0, #24]
}
 8006b5a:	4770      	bx	lr

08006b5c <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference( SpeednTorqCtrl_Handle_t * pHandle )
{
 8006b5c:	b570      	push	{r4, r5, r6, lr}
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
  {
    wCurrentReference = pHandle->TorqueRef;
 8006b5e:	e9d0 1501 	ldrd	r1, r5, [r0, #4]
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8006b62:	7802      	ldrb	r2, [r0, #0]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 8006b64:	68c3      	ldr	r3, [r0, #12]
    wCurrentReference = pHandle->SpeedRefUnitExt;
 8006b66:	2a00      	cmp	r2, #0
 8006b68:	bf18      	it	ne
 8006b6a:	460d      	movne	r5, r1
  if ( pHandle->RampRemainingStep > 1u )
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d910      	bls.n	8006b92 <STC_CalcTorqueReference+0x36>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 8006b70:	6981      	ldr	r1, [r0, #24]

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 8006b72:	3b01      	subs	r3, #1
 8006b74:	60c3      	str	r3, [r0, #12]
    wCurrentReference += pHandle->IncDecAmount;
 8006b76:	440d      	add	r5, r1
 8006b78:	2d00      	cmp	r5, #0
 8006b7a:	4629      	mov	r1, r5
 8006b7c:	bfbc      	itt	lt
 8006b7e:	f505 417f 	addlt.w	r1, r5, #65280	; 0xff00
 8006b82:	31ff      	addlt	r1, #255	; 0xff
  else
  {
    /* Do nothing. */
  }

  if ( pHandle->Mode == STC_SPEED_MODE )
 8006b84:	2a01      	cmp	r2, #1
 8006b86:	ea4f 4621 	mov.w	r6, r1, asr #16
 8006b8a:	d009      	beq.n	8006ba0 <STC_CalcTorqueReference+0x44>
    pHandle->SpeedRefUnitExt = wCurrentReference;
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
  }
  else
  {
    pHandle->TorqueRef = wCurrentReference;
 8006b8c:	6085      	str	r5, [r0, #8]
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 8006b8e:	b230      	sxth	r0, r6
  }

  return hTorqueReference;
}
 8006b90:	bd70      	pop	{r4, r5, r6, pc}
  else if ( pHandle->RampRemainingStep == 1u )
 8006b92:	d1f1      	bne.n	8006b78 <STC_CalcTorqueReference+0x1c>
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8006b94:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8006b98:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8006b9a:	042d      	lsls	r5, r5, #16
    pHandle->RampRemainingStep = 0u;
 8006b9c:	60c3      	str	r3, [r0, #12]
 8006b9e:	e7eb      	b.n	8006b78 <STC_CalcTorqueReference+0x1c>
 8006ba0:	4604      	mov	r4, r0
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 8006ba2:	6940      	ldr	r0, [r0, #20]
 8006ba4:	f7ff ff18 	bl	80069d8 <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 8006ba8:	1a30      	subs	r0, r6, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 8006baa:	b201      	sxth	r1, r0
 8006bac:	6920      	ldr	r0, [r4, #16]
 8006bae:	f7ff fc91 	bl	80064d4 <PI_Controller>
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8006bb2:	0403      	lsls	r3, r0, #16
 8006bb4:	e9c4 5301 	strd	r5, r3, [r4, #4]
}
 8006bb8:	bd70      	pop	{r4, r5, r6, pc}
 8006bba:	bf00      	nop

08006bbc <STC_GetMecSpeedRefUnitDefault>:
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
}
 8006bbc:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop

08006bc4 <STC_GetMaxAppPositiveMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak uint16_t STC_GetMaxAppPositiveMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MaxAppPositiveMecSpeedUnit;
}
 8006bc4:	8bc0      	ldrh	r0, [r0, #30]
 8006bc6:	4770      	bx	lr

08006bc8 <STC_GetMinAppNegativeMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak int16_t STC_GetMinAppNegativeMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MinAppNegativeMecSpeedUnit;
}
 8006bc8:	f9b0 0024 	ldrsh.w	r0, [r0, #36]	; 0x24
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop

08006bd0 <STC_GetDefaultIqdref>:
  * @retval default values of Iqdref.
  */
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
 8006bd0:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 8006bd4:	2000      	movs	r0, #0
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	f362 000f 	bfi	r0, r2, #0, #16
 8006bdc:	0c1b      	lsrs	r3, r3, #16
{
 8006bde:	b082      	sub	sp, #8
  return IqdRefDefault;
 8006be0:	f363 401f 	bfi	r0, r3, #16, #16
}
 8006be4:	b002      	add	sp, #8
 8006be6:	4770      	bx	lr

08006be8 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 8006be8:	b510      	push	{r4, lr}
 8006bea:	4604      	mov	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 8006bec:	6940      	ldr	r0, [r0, #20]
 8006bee:	f7ff fef3 	bl	80069d8 <SPD_GetAvrgMecSpeedUnit>
 8006bf2:	0400      	lsls	r0, r0, #16
 8006bf4:	6060      	str	r0, [r4, #4]
}
 8006bf6:	bd10      	pop	{r4, pc}

08006bf8 <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 8006bfc:	f8c0 3002 	str.w	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
}
 8006c00:	4770      	bx	lr
 8006c02:	bf00      	nop

08006c04 <STM_FaultProcessing>:
                             hResetErrors )
{
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8006c04:	8843      	ldrh	r3, [r0, #2]
{
 8006c06:	b430      	push	{r4, r5}
  pHandle->hFaultOccurred |= hSetErrors;
 8006c08:	8885      	ldrh	r5, [r0, #4]
{
 8006c0a:	4604      	mov	r4, r0
  State_t LocalState =  pHandle->bState;
 8006c0c:	7800      	ldrb	r0, [r0, #0]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8006c0e:	430b      	orrs	r3, r1
 8006c10:	ea23 0202 	bic.w	r2, r3, r2
  pHandle->hFaultOccurred |= hSetErrors;
 8006c14:	4329      	orrs	r1, r5

  if ( LocalState == FAULT_NOW )
 8006c16:	280a      	cmp	r0, #10
  pHandle->hFaultOccurred |= hSetErrors;
 8006c18:	80a1      	strh	r1, [r4, #4]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8006c1a:	8062      	strh	r2, [r4, #2]
  if ( LocalState == FAULT_NOW )
 8006c1c:	d006      	beq.n	8006c2c <STM_FaultProcessing+0x28>
      LocalState = FAULT_OVER;
    }
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 8006c1e:	b90a      	cbnz	r2, 8006c24 <STM_FaultProcessing+0x20>
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 8006c20:	bc30      	pop	{r4, r5}
 8006c22:	4770      	bx	lr
      pHandle->bState = FAULT_NOW;
 8006c24:	200a      	movs	r0, #10
 8006c26:	7020      	strb	r0, [r4, #0]
}
 8006c28:	bc30      	pop	{r4, r5}
 8006c2a:	4770      	bx	lr
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 8006c2c:	2a00      	cmp	r2, #0
 8006c2e:	d1f7      	bne.n	8006c20 <STM_FaultProcessing+0x1c>
      pHandle->bState = FAULT_OVER;
 8006c30:	200b      	movs	r0, #11
 8006c32:	7020      	strb	r0, [r4, #0]
}
 8006c34:	bc30      	pop	{r4, r5}
 8006c36:	4770      	bx	lr

08006c38 <STM_NextState>:
{
 8006c38:	b508      	push	{r3, lr}
  switch ( bCurrentState )
 8006c3a:	7803      	ldrb	r3, [r0, #0]
 8006c3c:	2b14      	cmp	r3, #20
 8006c3e:	d819      	bhi.n	8006c74 <STM_NextState+0x3c>
 8006c40:	e8df f003 	tbb	[pc, r3]
 8006c44:	240d1257 	.word	0x240d1257
 8006c48:	3c0d352e 	.word	0x3c0d352e
 8006c4c:	1818423f 	.word	0x1818423f
 8006c50:	4a650b47 	.word	0x4a650b47
 8006c54:	53505e4d 	.word	0x53505e4d
 8006c58:	39          	.byte	0x39
 8006c59:	00          	.byte	0x00
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8006c5a:	290e      	cmp	r1, #14
 8006c5c:	d001      	beq.n	8006c62 <STM_NextState+0x2a>
      if ( bState == ANY_STOP )
 8006c5e:	2907      	cmp	r1, #7
 8006c60:	d108      	bne.n	8006c74 <STM_NextState+0x3c>
    pHandle->bState = bNewState;
 8006c62:	7001      	strb	r1, [r0, #0]
 8006c64:	2001      	movs	r0, #1
}
 8006c66:	bd08      	pop	{r3, pc}
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 8006c68:	2907      	cmp	r1, #7
 8006c6a:	d0fa      	beq.n	8006c62 <STM_NextState+0x2a>
 8006c6c:	f1a1 030d 	sub.w	r3, r1, #13
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d9f6      	bls.n	8006c62 <STM_NextState+0x2a>
 8006c74:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d00f      	beq.n	8006c9c <STM_NextState+0x64>
 8006c7c:	2907      	cmp	r1, #7
 8006c7e:	d00d      	beq.n	8006c9c <STM_NextState+0x64>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 8006c80:	2200      	movs	r2, #0
 8006c82:	2180      	movs	r1, #128	; 0x80
 8006c84:	f7ff ffbe 	bl	8006c04 <STM_FaultProcessing>
 8006c88:	2000      	movs	r0, #0
}
 8006c8a:	bd08      	pop	{r3, pc}
           ( bState == OFFSET_CALIB ) || ( bState == IDLE_ALIGNMENT ) )
 8006c8c:	2911      	cmp	r1, #17
 8006c8e:	d8f7      	bhi.n	8006c80 <STM_NextState+0x48>
 8006c90:	4b21      	ldr	r3, [pc, #132]	; (8006d18 <STM_NextState+0xe0>)
 8006c92:	40cb      	lsrs	r3, r1
 8006c94:	07da      	lsls	r2, r3, #31
 8006c96:	d4e4      	bmi.n	8006c62 <STM_NextState+0x2a>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8006c98:	2903      	cmp	r1, #3
 8006c9a:	d1f1      	bne.n	8006c80 <STM_NextState+0x48>
 8006c9c:	2000      	movs	r0, #0
}
 8006c9e:	bd08      	pop	{r3, pc}
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8006ca0:	2913      	cmp	r1, #19
 8006ca2:	d0de      	beq.n	8006c62 <STM_NextState+0x2a>
 8006ca4:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 8006ca8:	2b05      	cmp	r3, #5
 8006caa:	d1e5      	bne.n	8006c78 <STM_NextState+0x40>
 8006cac:	e7d9      	b.n	8006c62 <STM_NextState+0x2a>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 8006cae:	1f8b      	subs	r3, r1, #6
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	d8df      	bhi.n	8006c74 <STM_NextState+0x3c>
 8006cb4:	e7d5      	b.n	8006c62 <STM_NextState+0x2a>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 8006cb6:	2912      	cmp	r1, #18
 8006cb8:	d1d1      	bne.n	8006c5e <STM_NextState+0x26>
 8006cba:	e7d2      	b.n	8006c62 <STM_NextState+0x2a>
      if ( bState == STOP )
 8006cbc:	2908      	cmp	r1, #8
 8006cbe:	d1d9      	bne.n	8006c74 <STM_NextState+0x3c>
 8006cc0:	e7cf      	b.n	8006c62 <STM_NextState+0x2a>
      if ( bState == STOP_IDLE )
 8006cc2:	2909      	cmp	r1, #9
 8006cc4:	d1d6      	bne.n	8006c74 <STM_NextState+0x3c>
 8006cc6:	e7cc      	b.n	8006c62 <STM_NextState+0x2a>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 8006cc8:	2900      	cmp	r1, #0
 8006cca:	d0ca      	beq.n	8006c62 <STM_NextState+0x2a>
 8006ccc:	290c      	cmp	r1, #12
 8006cce:	d1d1      	bne.n	8006c74 <STM_NextState+0x3c>
 8006cd0:	e7c7      	b.n	8006c62 <STM_NextState+0x2a>
      if ( bState == IDLE )
 8006cd2:	2900      	cmp	r1, #0
 8006cd4:	d1ce      	bne.n	8006c74 <STM_NextState+0x3c>
 8006cd6:	e7c4      	b.n	8006c62 <STM_NextState+0x2a>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 8006cd8:	2902      	cmp	r1, #2
 8006cda:	d1c0      	bne.n	8006c5e <STM_NextState+0x26>
 8006cdc:	e7c1      	b.n	8006c62 <STM_NextState+0x2a>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8006cde:	2911      	cmp	r1, #17
 8006ce0:	d1bd      	bne.n	8006c5e <STM_NextState+0x26>
 8006ce2:	e7be      	b.n	8006c62 <STM_NextState+0x2a>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 8006ce4:	2904      	cmp	r1, #4
 8006ce6:	d1ba      	bne.n	8006c5e <STM_NextState+0x26>
 8006ce8:	e7bb      	b.n	8006c62 <STM_NextState+0x2a>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8006cea:	1f0b      	subs	r3, r1, #4
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d8b6      	bhi.n	8006c5e <STM_NextState+0x26>
 8006cf0:	e7b7      	b.n	8006c62 <STM_NextState+0x2a>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8006cf2:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d0b3      	beq.n	8006c62 <STM_NextState+0x2a>
           || ( bState == ICLWAIT ) )
 8006cfa:	290c      	cmp	r1, #12
 8006cfc:	d1be      	bne.n	8006c7c <STM_NextState+0x44>
 8006cfe:	e7b0      	b.n	8006c62 <STM_NextState+0x2a>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 8006d00:	2914      	cmp	r1, #20
 8006d02:	d8b7      	bhi.n	8006c74 <STM_NextState+0x3c>
 8006d04:	4b05      	ldr	r3, [pc, #20]	; (8006d1c <STM_NextState+0xe4>)
 8006d06:	40cb      	lsrs	r3, r1
 8006d08:	07db      	lsls	r3, r3, #31
 8006d0a:	d4aa      	bmi.n	8006c62 <STM_NextState+0x2a>
 8006d0c:	e7b2      	b.n	8006c74 <STM_NextState+0x3c>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 8006d0e:	f001 03f7 	and.w	r3, r1, #247	; 0xf7
 8006d12:	2b07      	cmp	r3, #7
 8006d14:	d1ae      	bne.n	8006c74 <STM_NextState+0x3c>
 8006d16:	e7a4      	b.n	8006c62 <STM_NextState+0x2a>
 8006d18:	00030092 	.word	0x00030092
 8006d1c:	00140080 	.word	0x00140080

08006d20 <STM_GetState>:
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
}
 8006d20:	7800      	ldrb	r0, [r0, #0]
 8006d22:	4770      	bx	lr

08006d24 <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 8006d24:	7803      	ldrb	r3, [r0, #0]
 8006d26:	2b0b      	cmp	r3, #11
 8006d28:	d001      	beq.n	8006d2e <STM_FaultAcknowledged+0xa>
  bool bToBeReturned = false;
 8006d2a:	2000      	movs	r0, #0
    pHandle->hFaultOccurred = MC_NO_FAULTS;
    bToBeReturned = true;
  }

  return ( bToBeReturned );
}
 8006d2c:	4770      	bx	lr
    pHandle->bState = STOP_IDLE;
 8006d2e:	2209      	movs	r2, #9
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8006d30:	2300      	movs	r3, #0
    pHandle->bState = STOP_IDLE;
 8006d32:	7002      	strb	r2, [r0, #0]
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8006d34:	8083      	strh	r3, [r0, #4]
    bToBeReturned = true;
 8006d36:	2001      	movs	r0, #1
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop

08006d3c <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 8006d3c:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 8006d3e:	8840      	ldrh	r0, [r0, #2]

  return LocalFaultState;
}
 8006d40:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8006d44:	4770      	bx	lr
 8006d46:	bf00      	nop

08006d48 <UFCP_Init>:

__weak void UFCP_Init( UFCP_Handle_t * pHandle )
{

  /* Initialize generic component part */
  FCP_Init( & pHandle->_Super );
 8006d48:	f7fe bcda 	b.w	8005700 <FCP_Init>

08006d4c <UFCP_TX_IRQ_Handler>:
 */
__weak void UFCP_TX_IRQ_Handler( UFCP_Handle_t * pHandle )
{
  FCP_Handle_t * pBaseHandle = & pHandle->_Super;

  if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState )
 8006d4c:	f890 2097 	ldrb.w	r2, [r0, #151]	; 0x97
 8006d50:	b192      	cbz	r2, 8006d78 <UFCP_TX_IRQ_Handler+0x2c>
  {
    uint16_t tx_data;

    switch ( pBaseHandle->TxFrameLevel )
 8006d52:	f890 1098 	ldrb.w	r1, [r0, #152]	; 0x98
 8006d56:	f8d0 2120 	ldr.w	r2, [r0, #288]	; 0x120
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	b199      	cbz	r1, 8006d86 <UFCP_TX_IRQ_Handler+0x3a>
 8006d5e:	2901      	cmp	r1, #1
 8006d60:	d00b      	beq.n	8006d7a <UFCP_TX_IRQ_Handler+0x2e>
      case 1:
        tx_data = (uint16_t) pBaseHandle->TxFrame.Size;
        break;

      default:
        if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8006d62:	7d40      	ldrb	r0, [r0, #21]
 8006d64:	3001      	adds	r0, #1
 8006d66:	4281      	cmp	r1, r0
 8006d68:	dc0f      	bgt.n	8006d8a <UFCP_TX_IRQ_Handler+0x3e>
        {
          tx_data = (uint16_t) pBaseHandle->TxFrame.Buffer[ pBaseHandle->TxFrameLevel - FCP_HEADER_SIZE ];
 8006d6a:	1858      	adds	r0, r3, r1
    /* Send the data byte */
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);

    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
    {
      pBaseHandle->TxFrameLevel++;
 8006d6c:	3101      	adds	r1, #1
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 8006d6e:	7d00      	ldrb	r0, [r0, #20]
 8006d70:	6050      	str	r0, [r2, #4]
 8006d72:	f883 1098 	strb.w	r1, [r3, #152]	; 0x98

      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
    }

  } /* end of if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState ) */
}
 8006d76:	4770      	bx	lr
 8006d78:	4770      	bx	lr
        tx_data = (uint16_t) pBaseHandle->TxFrame.Size;
 8006d7a:	7d40      	ldrb	r0, [r0, #21]
 8006d7c:	6050      	str	r0, [r2, #4]
      pBaseHandle->TxFrameLevel++;
 8006d7e:	3101      	adds	r1, #1
 8006d80:	f883 1098 	strb.w	r1, [r3, #152]	; 0x98
}
 8006d84:	4770      	bx	lr
        tx_data = (uint16_t) pBaseHandle->TxFrame.Code;
 8006d86:	7d00      	ldrb	r0, [r0, #20]
        break;
 8006d88:	e7f8      	b.n	8006d7c <UFCP_TX_IRQ_Handler+0x30>
{
 8006d8a:	b430      	push	{r4, r5}
 8006d8c:	f893 1096 	ldrb.w	r1, [r3, #150]	; 0x96
 8006d90:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8006d92:	68d1      	ldr	r1, [r2, #12]
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 8006d94:	e9d3 0400 	ldrd	r0, r4, [r3]
      pBaseHandle->TxFrameState = FCP_TRANSFER_IDLE;
 8006d98:	2500      	movs	r5, #0
 8006d9a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006d9e:	60d1      	str	r1, [r2, #12]
 8006da0:	f883 5097 	strb.w	r5, [r3, #151]	; 0x97
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 8006da4:	4623      	mov	r3, r4
}
 8006da6:	bc30      	pop	{r4, r5}
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 8006da8:	4718      	bx	r3
 8006daa:	bf00      	nop

08006dac <UFCP_Receive>:

__weak uint8_t UFCP_Receive( FCP_Handle_t * pHandle )
{
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->RxFrameState )
 8006dac:	f890 311c 	ldrb.w	r3, [r0, #284]	; 0x11c
 8006db0:	b10b      	cbz	r3, 8006db6 <UFCP_Receive+0xa>
    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 8006db2:	2001      	movs	r0, #1
  }

  return ret_val;
}
 8006db4:	4770      	bx	lr
    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
 8006db6:	f8d0 2120 	ldr.w	r2, [r0, #288]	; 0x120
    pHandle->RxFrameLevel = 0;
 8006dba:	f880 311d 	strb.w	r3, [r0, #285]	; 0x11d
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8006dbe:	68d3      	ldr	r3, [r2, #12]
    pHandle->RxFrameState = FCP_TRANSFER_ONGOING;
 8006dc0:	2101      	movs	r1, #1
 8006dc2:	f043 0320 	orr.w	r3, r3, #32
 8006dc6:	f880 111c 	strb.w	r1, [r0, #284]	; 0x11c
    ret_val = FCP_STATUS_WAITING_TRANSFER;
 8006dca:	2002      	movs	r0, #2
 8006dcc:	60d3      	str	r3, [r2, #12]
 8006dce:	4770      	bx	lr

08006dd0 <UFCP_Send>:

__weak uint8_t UFCP_Send( FCP_Handle_t * pHandle, uint8_t code, uint8_t *buffer, uint8_t size)
{
 8006dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd4:	4604      	mov	r4, r0
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 8006dd6:	f890 0097 	ldrb.w	r0, [r0, #151]	; 0x97
 8006dda:	b110      	cbz	r0, 8006de2 <UFCP_Send+0x12>
    LL_USART_EnableIT_TXE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 8006ddc:	2001      	movs	r0, #1
  }

  return ret_val;
}
 8006dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while ( size-- ) *dest++ = *buffer++;
 8006de2:	1e58      	subs	r0, r3, #1
    pHandle->TxFrame.Code = code;
 8006de4:	7521      	strb	r1, [r4, #20]
    pHandle->TxFrame.Size = size;
 8006de6:	7563      	strb	r3, [r4, #21]
    while ( size-- ) *dest++ = *buffer++;
 8006de8:	b2c1      	uxtb	r1, r0
    uint8_t *dest = pHandle->TxFrame.Buffer;
 8006dea:	f104 0716 	add.w	r7, r4, #22
    while ( size-- ) *dest++ = *buffer++;
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d05d      	beq.n	8006eae <UFCP_Send+0xde>
 8006df2:	1d10      	adds	r0, r2, #4
 8006df4:	f104 051a 	add.w	r5, r4, #26
 8006df8:	4295      	cmp	r5, r2
 8006dfa:	bf88      	it	hi
 8006dfc:	42b8      	cmphi	r0, r7
 8006dfe:	d86b      	bhi.n	8006ed8 <UFCP_Send+0x108>
 8006e00:	2b0b      	cmp	r3, #11
 8006e02:	d969      	bls.n	8006ed8 <UFCP_Send+0x108>
 8006e04:	4250      	negs	r0, r2
 8006e06:	f000 0003 	and.w	r0, r0, #3
 8006e0a:	1cc5      	adds	r5, r0, #3
 8006e0c:	42a9      	cmp	r1, r5
 8006e0e:	d339      	bcc.n	8006e84 <UFCP_Send+0xb4>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	d06c      	beq.n	8006eee <UFCP_Send+0x11e>
 8006e14:	7811      	ldrb	r1, [r2, #0]
 8006e16:	75a1      	strb	r1, [r4, #22]
 8006e18:	2801      	cmp	r0, #1
 8006e1a:	f1a3 0102 	sub.w	r1, r3, #2
 8006e1e:	b2c9      	uxtb	r1, r1
 8006e20:	f102 0c01 	add.w	ip, r2, #1
 8006e24:	f104 0717 	add.w	r7, r4, #23
 8006e28:	d012      	beq.n	8006e50 <UFCP_Send+0x80>
 8006e2a:	7851      	ldrb	r1, [r2, #1]
 8006e2c:	75e1      	strb	r1, [r4, #23]
 8006e2e:	2803      	cmp	r0, #3
 8006e30:	f1a3 0103 	sub.w	r1, r3, #3
 8006e34:	b2c9      	uxtb	r1, r1
 8006e36:	f102 0c02 	add.w	ip, r2, #2
 8006e3a:	f104 0718 	add.w	r7, r4, #24
 8006e3e:	d107      	bne.n	8006e50 <UFCP_Send+0x80>
 8006e40:	7891      	ldrb	r1, [r2, #2]
 8006e42:	7621      	strb	r1, [r4, #24]
 8006e44:	1f19      	subs	r1, r3, #4
 8006e46:	b2c9      	uxtb	r1, r1
 8006e48:	f102 0c03 	add.w	ip, r2, #3
 8006e4c:	f104 0719 	add.w	r7, r4, #25
 8006e50:	1a1b      	subs	r3, r3, r0
 8006e52:	b2dd      	uxtb	r5, r3
 8006e54:	f100 0316 	add.w	r3, r0, #22
 8006e58:	4402      	add	r2, r0
 8006e5a:	ea4f 0895 	mov.w	r8, r5, lsr #2
 8006e5e:	18e0      	adds	r0, r4, r3
 8006e60:	2300      	movs	r3, #0
 8006e62:	3301      	adds	r3, #1
 8006e64:	b2de      	uxtb	r6, r3
 8006e66:	f852 eb04 	ldr.w	lr, [r2], #4
 8006e6a:	f840 eb04 	str.w	lr, [r0], #4
 8006e6e:	45b0      	cmp	r8, r6
 8006e70:	d8f7      	bhi.n	8006e62 <UFCP_Send+0x92>
 8006e72:	f005 03fc 	and.w	r3, r5, #252	; 0xfc
 8006e76:	1ac9      	subs	r1, r1, r3
 8006e78:	429d      	cmp	r5, r3
 8006e7a:	b2c9      	uxtb	r1, r1
 8006e7c:	eb0c 0203 	add.w	r2, ip, r3
 8006e80:	441f      	add	r7, r3
 8006e82:	d014      	beq.n	8006eae <UFCP_Send+0xde>
 8006e84:	7813      	ldrb	r3, [r2, #0]
 8006e86:	703b      	strb	r3, [r7, #0]
 8006e88:	b189      	cbz	r1, 8006eae <UFCP_Send+0xde>
 8006e8a:	7853      	ldrb	r3, [r2, #1]
 8006e8c:	707b      	strb	r3, [r7, #1]
 8006e8e:	2901      	cmp	r1, #1
 8006e90:	d00d      	beq.n	8006eae <UFCP_Send+0xde>
 8006e92:	7893      	ldrb	r3, [r2, #2]
 8006e94:	70bb      	strb	r3, [r7, #2]
 8006e96:	2902      	cmp	r1, #2
 8006e98:	d009      	beq.n	8006eae <UFCP_Send+0xde>
 8006e9a:	78d3      	ldrb	r3, [r2, #3]
 8006e9c:	70fb      	strb	r3, [r7, #3]
 8006e9e:	2903      	cmp	r1, #3
 8006ea0:	d005      	beq.n	8006eae <UFCP_Send+0xde>
 8006ea2:	7913      	ldrb	r3, [r2, #4]
 8006ea4:	713b      	strb	r3, [r7, #4]
 8006ea6:	2904      	cmp	r1, #4
 8006ea8:	d001      	beq.n	8006eae <UFCP_Send+0xde>
 8006eaa:	7953      	ldrb	r3, [r2, #5]
 8006eac:	717b      	strb	r3, [r7, #5]
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 8006eae:	f104 0014 	add.w	r0, r4, #20
 8006eb2:	f7fe fc3b 	bl	800572c <FCP_CalcCRC>
    LL_USART_EnableIT_TXE(pActualHandle->USARTx);
 8006eb6:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 8006eba:	f884 0096 	strb.w	r0, [r4, #150]	; 0x96
    pHandle->TxFrameLevel = 0;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8006ec4:	68d3      	ldr	r3, [r2, #12]
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 8006ec6:	2101      	movs	r1, #1
 8006ec8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ecc:	f884 1097 	strb.w	r1, [r4, #151]	; 0x97
 8006ed0:	2002      	movs	r0, #2
 8006ed2:	60d3      	str	r3, [r2, #12]
}
 8006ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ed8:	3101      	adds	r1, #1
 8006eda:	4411      	add	r1, r2
 8006edc:	f104 0315 	add.w	r3, r4, #21
    while ( size-- ) *dest++ = *buffer++;
 8006ee0:	f812 0b01 	ldrb.w	r0, [r2], #1
 8006ee4:	f803 0f01 	strb.w	r0, [r3, #1]!
 8006ee8:	428a      	cmp	r2, r1
 8006eea:	d1f9      	bne.n	8006ee0 <UFCP_Send+0x110>
 8006eec:	e7df      	b.n	8006eae <UFCP_Send+0xde>
 8006eee:	4694      	mov	ip, r2
 8006ef0:	e7ae      	b.n	8006e50 <UFCP_Send+0x80>
 8006ef2:	bf00      	nop

08006ef4 <UFCP_RX_IRQ_Handler>:
  if ( FCP_TRANSFER_IDLE != pBaseHandle->RxFrameState )
 8006ef4:	f890 311c 	ldrb.w	r3, [r0, #284]	; 0x11c
 8006ef8:	b1b3      	cbz	r3, 8006f28 <UFCP_RX_IRQ_Handler+0x34>
{
 8006efa:	b530      	push	{r4, r5, lr}
    switch ( pBaseHandle->RxFrameLevel )
 8006efc:	f890 311d 	ldrb.w	r3, [r0, #285]	; 0x11d
 8006f00:	4604      	mov	r4, r0
{
 8006f02:	b083      	sub	sp, #12
    uint8_t rx_byte = (uint8_t) rx_data;
 8006f04:	b2c8      	uxtb	r0, r1
    switch ( pBaseHandle->RxFrameLevel )
 8006f06:	b1e3      	cbz	r3, 8006f42 <UFCP_RX_IRQ_Handler+0x4e>
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d00f      	beq.n	8006f2c <UFCP_RX_IRQ_Handler+0x38>
        if ( pBaseHandle->RxFrameLevel < pBaseHandle->RxFrame.Size + FCP_HEADER_SIZE )
 8006f0c:	f894 109a 	ldrb.w	r1, [r4, #154]	; 0x9a
 8006f10:	3101      	adds	r1, #1
 8006f12:	428b      	cmp	r3, r1
 8006f14:	dc1f      	bgt.n	8006f56 <UFCP_RX_IRQ_Handler+0x62>
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8006f16:	18e1      	adds	r1, r4, r3
          pBaseHandle->RxFrameLevel++;
 8006f18:	3301      	adds	r3, #1
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8006f1a:	f881 0099 	strb.w	r0, [r1, #153]	; 0x99
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8006f1e:	4823      	ldr	r0, [pc, #140]	; (8006fac <UFCP_RX_IRQ_Handler+0xb8>)
          pBaseHandle->RxFrameLevel++;
 8006f20:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
}
 8006f24:	b003      	add	sp, #12
 8006f26:	bd30      	pop	{r4, r5, pc}
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8006f28:	4820      	ldr	r0, [pc, #128]	; (8006fac <UFCP_RX_IRQ_Handler+0xb8>)
}
 8006f2a:	4770      	bx	lr
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 8006f2c:	060b      	lsls	r3, r1, #24
        pBaseHandle->RxFrame.Size = rx_byte;
 8006f2e:	f884 009a 	strb.w	r0, [r4, #154]	; 0x9a
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8006f32:	481e      	ldr	r0, [pc, #120]	; (8006fac <UFCP_RX_IRQ_Handler+0xb8>)
        pBaseHandle->RxFrameLevel++;
 8006f34:	bf54      	ite	pl
 8006f36:	2302      	movpl	r3, #2
          pBaseHandle->RxFrameLevel =0 ;
 8006f38:	2300      	movmi	r3, #0
 8006f3a:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
}
 8006f3e:	b003      	add	sp, #12
 8006f40:	bd30      	pop	{r4, r5, pc}
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 8006f42:	8a21      	ldrh	r1, [r4, #16]
        pBaseHandle->RxFrame.Code = rx_byte;
 8006f44:	f884 0099 	strb.w	r0, [r4, #153]	; 0x99
        ret_val = (void *) & UFCP_Usart_Timeout_start;
 8006f48:	4819      	ldr	r0, [pc, #100]	; (8006fb0 <UFCP_RX_IRQ_Handler+0xbc>)
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 8006f4a:	8261      	strh	r1, [r4, #18]
        pBaseHandle->RxFrameLevel++;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
}
 8006f52:	b003      	add	sp, #12
 8006f54:	bd30      	pop	{r4, r5, pc}
          LL_USART_DisableIT_RXNE(pHandle->USARTx);
 8006f56:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
          pBaseHandle->RxFrame.FrameCRC = rx_byte;
 8006f5a:	f884 011b 	strb.w	r0, [r4, #283]	; 0x11b
  CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8006f5e:	68cb      	ldr	r3, [r1, #12]
          pBaseHandle->RxTimeoutCountdown = 0;
 8006f60:	2200      	movs	r2, #0
 8006f62:	f023 0320 	bic.w	r3, r3, #32
 8006f66:	8262      	strh	r2, [r4, #18]
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 8006f68:	f104 0099 	add.w	r0, r4, #153	; 0x99
 8006f6c:	60cb      	str	r3, [r1, #12]
          pBaseHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8006f6e:	f884 211c 	strb.w	r2, [r4, #284]	; 0x11c
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 8006f72:	f7fe fbdb 	bl	800572c <FCP_CalcCRC>
 8006f76:	f894 311b 	ldrb.w	r3, [r4, #283]	; 0x11b
 8006f7a:	4283      	cmp	r3, r0
 8006f7c:	d10a      	bne.n	8006f94 <UFCP_RX_IRQ_Handler+0xa0>
            pBaseHandle->ClientFrameReceivedCallback( pBaseHandle->ClientEntity,
 8006f7e:	6820      	ldr	r0, [r4, #0]
 8006f80:	68a5      	ldr	r5, [r4, #8]
 8006f82:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 8006f86:	f894 1099 	ldrb.w	r1, [r4, #153]	; 0x99
 8006f8a:	f104 029b 	add.w	r2, r4, #155	; 0x9b
 8006f8e:	47a8      	blx	r5
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 8006f90:	4808      	ldr	r0, [pc, #32]	; (8006fb4 <UFCP_RX_IRQ_Handler+0xc0>)
 8006f92:	e7c7      	b.n	8006f24 <UFCP_RX_IRQ_Handler+0x30>
            error_code = FCP_MSG_RX_BAD_CRC;
 8006f94:	aa02      	add	r2, sp, #8
 8006f96:	230a      	movs	r3, #10
 8006f98:	f802 3d01 	strb.w	r3, [r2, #-1]!
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8006f9c:	4620      	mov	r0, r4
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	21ff      	movs	r1, #255	; 0xff
 8006fa2:	f7ff ff15 	bl	8006dd0 <UFCP_Send>
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 8006fa6:	4803      	ldr	r0, [pc, #12]	; (8006fb4 <UFCP_RX_IRQ_Handler+0xc0>)
  return ret_val;
 8006fa8:	e7bc      	b.n	8006f24 <UFCP_RX_IRQ_Handler+0x30>
 8006faa:	bf00      	nop
 8006fac:	08008004 	.word	0x08008004
 8006fb0:	08008006 	.word	0x08008006
 8006fb4:	08008008 	.word	0x08008008

08006fb8 <UFCP_OVR_IRQ_Handler>:
{
 8006fb8:	b500      	push	{lr}
 8006fba:	b083      	sub	sp, #12
  error_code = UFCP_MSG_OVERRUN;
 8006fbc:	aa02      	add	r2, sp, #8
 8006fbe:	2308      	movs	r3, #8
 8006fc0:	f802 3d01 	strb.w	r3, [r2, #-1]!
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8006fc4:	21ff      	movs	r1, #255	; 0xff
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	f7ff ff02 	bl	8006dd0 <UFCP_Send>
}
 8006fcc:	b003      	add	sp, #12
 8006fce:	f85d fb04 	ldr.w	pc, [sp], #4
 8006fd2:	bf00      	nop

08006fd4 <UFCP_AbortReceive>:

__weak void UFCP_AbortReceive( FCP_Handle_t * pHandle )
{
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	f880 311c 	strb.w	r3, [r0, #284]	; 0x11c
}
 8006fda:	4770      	bx	lr

08006fdc <RUC_SetPhaseDurationms>:
 8006fdc:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8006fe0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006fe4:	818a      	strh	r2, [r1, #12]
 8006fe6:	4770      	bx	lr

08006fe8 <RUC_SetPhaseFinalMecSpeedUnit>:
 8006fe8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8006fec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006ff0:	81ca      	strh	r2, [r1, #14]
 8006ff2:	4770      	bx	lr

08006ff4 <RUC_SetPhaseFinalTorque>:
 8006ff4:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8006ff8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006ffc:	820a      	strh	r2, [r1, #16]
 8006ffe:	4770      	bx	lr

08007000 <RUC_GetPhaseDurationms>:
 8007000:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8007004:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007008:	8988      	ldrh	r0, [r1, #12]
 800700a:	4770      	bx	lr

0800700c <RUC_GetPhaseFinalMecSpeedUnit>:
 800700c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8007010:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007014:	f9b1 000e 	ldrsh.w	r0, [r1, #14]
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop

0800701c <RUC_GetPhaseFinalTorque>:
 800701c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8007020:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007024:	f9b1 0010 	ldrsh.w	r0, [r1, #16]
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop

0800702c <RUC_GetNumberOfPhases>:
 800702c:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop

08007034 <STO_PLL_CalcElAngle>:
 8007034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007038:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	; 0x2e
 800703c:	f8d0 e068 	ldr.w	lr, [r0, #104]	; 0x68
 8007040:	4604      	mov	r4, r0
 8007042:	03d8      	lsls	r0, r3, #15
 8007044:	1ac2      	subs	r2, r0, r3
 8007046:	4596      	cmp	lr, r2
 8007048:	b089      	sub	sp, #36	; 0x24
 800704a:	f340 80c1 	ble.w	80071d0 <STO_PLL_CalcElAngle+0x19c>
 800704e:	66a2      	str	r2, [r4, #104]	; 0x68
 8007050:	4696      	mov	lr, r2
 8007052:	f8b4 511e 	ldrh.w	r5, [r4, #286]	; 0x11e
 8007056:	f8d4 c06c 	ldr.w	ip, [r4, #108]	; 0x6c
 800705a:	fa4e f605 	asr.w	r6, lr, r5
 800705e:	9603      	str	r6, [sp, #12]
 8007060:	4562      	cmp	r2, ip
 8007062:	b236      	sxth	r6, r6
 8007064:	9601      	str	r6, [sp, #4]
 8007066:	f280 80c8 	bge.w	80071fa <STO_PLL_CalcElAngle+0x1c6>
 800706a:	66e2      	str	r2, [r4, #108]	; 0x6c
 800706c:	4694      	mov	ip, r2
 800706e:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	; 0x2c
 8007072:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8007074:	03de      	lsls	r6, r3, #15
 8007076:	fa4c f205 	asr.w	r2, ip, r5
 800707a:	1af5      	subs	r5, r6, r3
 800707c:	9204      	str	r2, [sp, #16]
 800707e:	42a8      	cmp	r0, r5
 8007080:	b212      	sxth	r2, r2
 8007082:	9202      	str	r2, [sp, #8]
 8007084:	f340 80b3 	ble.w	80071ee <STO_PLL_CalcElAngle+0x1ba>
 8007088:	6625      	str	r5, [r4, #96]	; 0x60
 800708a:	4628      	mov	r0, r5
 800708c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800708e:	4295      	cmp	r5, r2
 8007090:	f280 80a7 	bge.w	80071e2 <STO_PLL_CalcElAngle+0x1ae>
 8007094:	6665      	str	r5, [r4, #100]	; 0x64
 8007096:	462a      	mov	r2, r5
 8007098:	f8b4 311c 	ldrh.w	r3, [r4, #284]	; 0x11c
 800709c:	f8b1 a006 	ldrh.w	sl, [r1, #6]
 80070a0:	890d      	ldrh	r5, [r1, #8]
 80070a2:	f9b1 8002 	ldrsh.w	r8, [r1, #2]
 80070a6:	888e      	ldrh	r6, [r1, #4]
 80070a8:	f9b1 7000 	ldrsh.w	r7, [r1]
 80070ac:	f9b4 9020 	ldrsh.w	r9, [r4, #32]
 80070b0:	9901      	ldr	r1, [sp, #4]
 80070b2:	f8a4 1070 	strh.w	r1, [r4, #112]	; 0x70
 80070b6:	fa40 f103 	asr.w	r1, r0, r3
 80070ba:	fa42 f303 	asr.w	r3, r2, r3
 80070be:	1b8e      	subs	r6, r1, r6
 80070c0:	fb11 f109 	smulbb	r1, r1, r9
 80070c4:	fb13 f909 	smulbb	r9, r3, r9
 80070c8:	eba3 030a 	sub.w	r3, r3, sl
 80070cc:	9305      	str	r3, [sp, #20]
 80070ce:	f9b4 b022 	ldrsh.w	fp, [r4, #34]	; 0x22
 80070d2:	9b02      	ldr	r3, [sp, #8]
 80070d4:	f9b4 a028 	ldrsh.w	sl, [r4, #40]	; 0x28
 80070d8:	f8a4 3072 	strh.w	r3, [r4, #114]	; 0x72
 80070dc:	b236      	sxth	r6, r6
 80070de:	1a41      	subs	r1, r0, r1
 80070e0:	fb05 f707 	mul.w	r7, r5, r7
 80070e4:	f9bd 3014 	ldrsh.w	r3, [sp, #20]
 80070e8:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 80070ea:	eba2 0209 	sub.w	r2, r2, r9
 80070ee:	fb0b 1106 	mla	r1, fp, r6, r1
 80070f2:	143f      	asrs	r7, r7, #16
 80070f4:	fb0b 2b03 	mla	fp, fp, r3, r2
 80070f8:	fb0a 1107 	mla	r1, sl, r7, r1
 80070fc:	fb05 f508 	mul.w	r5, r5, r8
 8007100:	9a01      	ldr	r2, [sp, #4]
 8007102:	9f02      	ldr	r7, [sp, #8]
 8007104:	f9b4 802a 	ldrsh.w	r8, [r4, #42]	; 0x2a
 8007108:	f9b4 9026 	ldrsh.w	r9, [r4, #38]	; 0x26
 800710c:	142d      	asrs	r5, r5, #16
 800710e:	fb0a b505 	mla	r5, sl, r5, fp
 8007112:	4107      	asrs	r7, r0
 8007114:	f9b4 a00e 	ldrsh.w	sl, [r4, #14]
 8007118:	f9b4 b024 	ldrsh.w	fp, [r4, #36]	; 0x24
 800711c:	fa42 f000 	asr.w	r0, r2, r0
 8007120:	fb06 e609 	mla	r6, r6, r9, lr
 8007124:	fb09 c303 	mla	r3, r9, r3, ip
 8007128:	fb07 f708 	mul.w	r7, r7, r8
 800712c:	fb00 f008 	mul.w	r0, r0, r8
 8007130:	fb07 670a 	mla	r7, r7, sl, r6
 8007134:	fb00 361a 	mls	r6, r0, sl, r3
 8007138:	9b01      	ldr	r3, [sp, #4]
 800713a:	f994 2124 	ldrsb.w	r2, [r4, #292]	; 0x124
 800713e:	fb0b 1813 	mls	r8, fp, r3, r1
 8007142:	9b02      	ldr	r3, [sp, #8]
 8007144:	fb0b 5513 	mls	r5, fp, r3, r5
 8007148:	2a00      	cmp	r2, #0
 800714a:	d147      	bne.n	80071dc <STO_PLL_CalcElAngle+0x1a8>
 800714c:	f1ba 0f00 	cmp.w	sl, #0
 8007150:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007154:	bfb4      	ite	lt
 8007156:	4691      	movlt	r9, r2
 8007158:	f04f 0901 	movge.w	r9, #1
 800715c:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8007160:	f7fa fa5a 	bl	8001618 <MCM_Trig_Functions>
 8007164:	9b04      	ldr	r3, [sp, #16]
 8007166:	9a03      	ldr	r2, [sp, #12]
 8007168:	fb13 f309 	smulbb	r3, r3, r9
 800716c:	fb12 f109 	smulbb	r1, r2, r9
 8007170:	425b      	negs	r3, r3
 8007172:	fb10 f303 	smulbb	r3, r0, r3
 8007176:	fb10 f021 	smultb	r0, r0, r1
 800717a:	f343 33cf 	sbfx	r3, r3, #15, #16
 800717e:	f340 31cf 	sbfx	r1, r0, #15, #16
 8007182:	1a59      	subs	r1, r3, r1
 8007184:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8007188:	f7ff f9a4 	bl	80064d4 <PI_Controller>
 800718c:	f894 30f4 	ldrb.w	r3, [r4, #244]	; 0xf4
 8007190:	f894 210e 	ldrb.w	r2, [r4, #270]	; 0x10e
 8007194:	8220      	strh	r0, [r4, #16]
 8007196:	3301      	adds	r3, #1
 8007198:	b2db      	uxtb	r3, r3
 800719a:	429a      	cmp	r2, r3
 800719c:	bf0a      	itet	eq
 800719e:	2200      	moveq	r2, #0
 80071a0:	461a      	movne	r2, r3
 80071a2:	4613      	moveq	r3, r2
 80071a4:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 80071a8:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	; 0x74
 80071ac:	f8a4 110c 	strh.w	r1, [r4, #268]	; 0x10c
 80071b0:	f8a2 0074 	strh.w	r0, [r2, #116]	; 0x74
 80071b4:	88a2      	ldrh	r2, [r4, #4]
 80071b6:	f884 30f4 	strb.w	r3, [r4, #244]	; 0xf4
 80071ba:	4410      	add	r0, r2
 80071bc:	b200      	sxth	r0, r0
 80071be:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
 80071c2:	e9c4 5719 	strd	r5, r7, [r4, #100]	; 0x64
 80071c6:	66e6      	str	r6, [r4, #108]	; 0x6c
 80071c8:	80a0      	strh	r0, [r4, #4]
 80071ca:	b009      	add	sp, #36	; 0x24
 80071cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d0:	1a1d      	subs	r5, r3, r0
 80071d2:	45ae      	cmp	lr, r5
 80071d4:	bfdc      	itt	le
 80071d6:	66a5      	strle	r5, [r4, #104]	; 0x68
 80071d8:	46ae      	movle	lr, r5
 80071da:	e73a      	b.n	8007052 <STO_PLL_CalcElAngle+0x1e>
 80071dc:	fa1f f982 	uxth.w	r9, r2
 80071e0:	e7bc      	b.n	800715c <STO_PLL_CalcElAngle+0x128>
 80071e2:	1b9b      	subs	r3, r3, r6
 80071e4:	429a      	cmp	r2, r3
 80071e6:	bfdc      	itt	le
 80071e8:	6663      	strle	r3, [r4, #100]	; 0x64
 80071ea:	461a      	movle	r2, r3
 80071ec:	e754      	b.n	8007098 <STO_PLL_CalcElAngle+0x64>
 80071ee:	1b9a      	subs	r2, r3, r6
 80071f0:	4290      	cmp	r0, r2
 80071f2:	bfdc      	itt	le
 80071f4:	6622      	strle	r2, [r4, #96]	; 0x60
 80071f6:	4610      	movle	r0, r2
 80071f8:	e748      	b.n	800708c <STO_PLL_CalcElAngle+0x58>
 80071fa:	1a1b      	subs	r3, r3, r0
 80071fc:	459c      	cmp	ip, r3
 80071fe:	bfdc      	itt	le
 8007200:	66e3      	strle	r3, [r4, #108]	; 0x6c
 8007202:	469c      	movle	ip, r3
 8007204:	e733      	b.n	800706e <STO_PLL_CalcElAngle+0x3a>
 8007206:	bf00      	nop

08007208 <STO_PLL_CalcAvrgMecSpeedUnit>:
 8007208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800720a:	f890 c10e 	ldrb.w	ip, [r0, #270]	; 0x10e
 800720e:	f1bc 0f00 	cmp.w	ip, #0
 8007212:	f000 8095 	beq.w	8007340 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
 8007216:	f10c 37ff 	add.w	r7, ip, #4294967295
 800721a:	b2fb      	uxtb	r3, r7
 800721c:	f100 0672 	add.w	r6, r0, #114	; 0x72
 8007220:	f100 0774 	add.w	r7, r0, #116	; 0x74
 8007224:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 8007228:	4632      	mov	r2, r6
 800722a:	2300      	movs	r3, #0
 800722c:	f932 5f02 	ldrsh.w	r5, [r2, #2]!
 8007230:	4297      	cmp	r7, r2
 8007232:	442b      	add	r3, r5
 8007234:	d1fa      	bne.n	800722c <STO_PLL_CalcAvrgMecSpeedUnit+0x24>
 8007236:	fb93 f5fc 	sdiv	r5, r3, ip
 800723a:	2400      	movs	r4, #0
 800723c:	f936 3f02 	ldrsh.w	r3, [r6, #2]!
 8007240:	1b5b      	subs	r3, r3, r5
 8007242:	42b2      	cmp	r2, r6
 8007244:	fb03 4403 	mla	r4, r3, r3, r4
 8007248:	d1f8      	bne.n	800723c <STO_PLL_CalcAvrgMecSpeedUnit+0x34>
 800724a:	fb94 f4fc 	sdiv	r4, r4, ip
 800724e:	fb05 fc05 	mul.w	ip, r5, r5
 8007252:	f8b0 2110 	ldrh.w	r2, [r0, #272]	; 0x110
 8007256:	8b43      	ldrh	r3, [r0, #26]
 8007258:	7887      	ldrb	r7, [r0, #2]
 800725a:	f890 6104 	ldrb.w	r6, [r0, #260]	; 0x104
 800725e:	fb0c fc02 	mul.w	ip, ip, r2
 8007262:	ea4f 1cec 	mov.w	ip, ip, asr #7
 8007266:	fb05 f303 	mul.w	r3, r5, r3
 800726a:	45a4      	cmp	ip, r4
 800726c:	69c2      	ldr	r2, [r0, #28]
 800726e:	bfd4      	ite	le
 8007270:	2500      	movle	r5, #0
 8007272:	2501      	movgt	r5, #1
 8007274:	fb03 f307 	mul.w	r3, r3, r7
 8007278:	fb93 f3f2 	sdiv	r3, r3, r2
 800727c:	7842      	ldrb	r2, [r0, #1]
 800727e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007282:	b21a      	sxth	r2, r3
 8007284:	800a      	strh	r2, [r1, #0]
 8007286:	f880 50f5 	strb.w	r5, [r0, #245]	; 0xf5
 800728a:	8182      	strh	r2, [r0, #12]
 800728c:	f890 50f8 	ldrb.w	r5, [r0, #248]	; 0xf8
 8007290:	b99e      	cbnz	r6, 80072ba <STO_PLL_CalcAvrgMecSpeedUnit+0xb2>
 8007292:	b355      	cbz	r5, 80072ea <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
 8007294:	45a4      	cmp	ip, r4
 8007296:	dc25      	bgt.n	80072e4 <STO_PLL_CalcAvrgMecSpeedUnit+0xdc>
 8007298:	f890 30f7 	ldrb.w	r3, [r0, #247]	; 0xf7
 800729c:	f890 2117 	ldrb.w	r2, [r0, #279]	; 0x117
 80072a0:	3301      	adds	r3, #1
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	429a      	cmp	r2, r3
 80072a6:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
 80072aa:	d81e      	bhi.n	80072ea <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
 80072ac:	2300      	movs	r3, #0
 80072ae:	78c2      	ldrb	r2, [r0, #3]
 80072b0:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
 80072b4:	7002      	strb	r2, [r0, #0]
 80072b6:	4618      	mov	r0, r3
 80072b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	f8b0 211a 	ldrh.w	r2, [r0, #282]	; 0x11a
 80072c0:	bfb8      	it	lt
 80072c2:	425b      	neglt	r3, r3
 80072c4:	429a      	cmp	r2, r3
 80072c6:	dc14      	bgt.n	80072f2 <STO_PLL_CalcAvrgMecSpeedUnit+0xea>
 80072c8:	2200      	movs	r2, #0
 80072ca:	4613      	mov	r3, r2
 80072cc:	4616      	mov	r6, r2
 80072ce:	f880 20f9 	strb.w	r2, [r0, #249]	; 0xf9
 80072d2:	f8c0 60fc 	str.w	r6, [r0, #252]	; 0xfc
 80072d6:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 80072da:	b135      	cbz	r5, 80072ea <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
 80072dc:	45a4      	cmp	ip, r4
 80072de:	dddb      	ble.n	8007298 <STO_PLL_CalcAvrgMecSpeedUnit+0x90>
 80072e0:	2a00      	cmp	r2, #0
 80072e2:	d0d9      	beq.n	8007298 <STO_PLL_CalcAvrgMecSpeedUnit+0x90>
 80072e4:	2300      	movs	r3, #0
 80072e6:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
 80072ea:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80072ee:	f7ff bb7b 	b.w	80069e8 <SPD_IsMecSpeedReliable>
 80072f2:	f890 2119 	ldrb.w	r2, [r0, #281]	; 0x119
 80072f6:	f9b0 e014 	ldrsh.w	lr, [r0, #20]
 80072fa:	f9b0 7070 	ldrsh.w	r7, [r0, #112]	; 0x70
 80072fe:	f9b0 6072 	ldrsh.w	r6, [r0, #114]	; 0x72
 8007302:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8007306:	fb93 f3fe 	sdiv	r3, r3, lr
 800730a:	fb03 f202 	mul.w	r2, r3, r2
 800730e:	2a00      	cmp	r2, #0
 8007310:	bfb8      	it	lt
 8007312:	323f      	addlt	r2, #63	; 0x3f
 8007314:	1192      	asrs	r2, r2, #6
 8007316:	fb02 f303 	mul.w	r3, r2, r3
 800731a:	fb07 f707 	mul.w	r7, r7, r7
 800731e:	2b00      	cmp	r3, #0
 8007320:	fb06 7606 	mla	r6, r6, r6, r7
 8007324:	461a      	mov	r2, r3
 8007326:	f890 7118 	ldrb.w	r7, [r0, #280]	; 0x118
 800732a:	bfb8      	it	lt
 800732c:	f103 023f 	addlt.w	r2, r3, #63	; 0x3f
 8007330:	1192      	asrs	r2, r2, #6
 8007332:	fb07 3212 	mls	r2, r7, r2, r3
 8007336:	4296      	cmp	r6, r2
 8007338:	bfd4      	ite	le
 800733a:	2200      	movle	r2, #0
 800733c:	2201      	movgt	r2, #1
 800733e:	e7c6      	b.n	80072ce <STO_PLL_CalcAvrgMecSpeedUnit+0xc6>
 8007340:	4664      	mov	r4, ip
 8007342:	4665      	mov	r5, ip
 8007344:	e785      	b.n	8007252 <STO_PLL_CalcAvrgMecSpeedUnit+0x4a>
 8007346:	bf00      	nop

08007348 <STO_PLL_CalcAvrgElSpeedDpp>:
 8007348:	f890 10f4 	ldrb.w	r1, [r0, #244]	; 0xf4
 800734c:	f890 310f 	ldrb.w	r3, [r0, #271]	; 0x10f
 8007350:	b470      	push	{r4, r5, r6}
 8007352:	f890 410e 	ldrb.w	r4, [r0, #270]	; 0x10e
 8007356:	f8d0 5108 	ldr.w	r5, [r0, #264]	; 0x108
 800735a:	eb00 0241 	add.w	r2, r0, r1, lsl #1
 800735e:	b2a6      	uxth	r6, r4
 8007360:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	; 0x74
 8007364:	1af3      	subs	r3, r6, r3
 8007366:	b29b      	uxth	r3, r3
 8007368:	442a      	add	r2, r5
 800736a:	b19b      	cbz	r3, 8007394 <STO_PLL_CalcAvrgElSpeedDpp+0x4c>
 800736c:	440b      	add	r3, r1
 800736e:	b29b      	uxth	r3, r3
 8007370:	b219      	sxth	r1, r3
 8007372:	428c      	cmp	r4, r1
 8007374:	bfdc      	itt	le
 8007376:	1b9b      	suble	r3, r3, r6
 8007378:	b219      	sxthle	r1, r3
 800737a:	eb00 0341 	add.w	r3, r0, r1, lsl #1
 800737e:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	; 0x74
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	f8b0 2120 	ldrh.w	r2, [r0, #288]	; 0x120
 8007388:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800738c:	4113      	asrs	r3, r2
 800738e:	81c3      	strh	r3, [r0, #14]
 8007390:	bc70      	pop	{r4, r5, r6}
 8007392:	4770      	bx	lr
 8007394:	f9b0 310c 	ldrsh.w	r3, [r0, #268]	; 0x10c
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	e7f3      	b.n	8007384 <STO_PLL_CalcAvrgElSpeedDpp+0x3c>

0800739c <STO_PLL_Clear>:
 800739c:	b510      	push	{r4, lr}
 800739e:	f890 210e 	ldrb.w	r2, [r0, #270]	; 0x10e
 80073a2:	2100      	movs	r1, #0
 80073a4:	4604      	mov	r4, r0
 80073a6:	e9c0 1118 	strd	r1, r1, [r0, #96]	; 0x60
 80073aa:	e9c0 111a 	strd	r1, r1, [r0, #104]	; 0x68
 80073ae:	8081      	strh	r1, [r0, #4]
 80073b0:	81c1      	strh	r1, [r0, #14]
 80073b2:	f8a0 10f6 	strh.w	r1, [r0, #246]	; 0xf6
 80073b6:	f880 10f8 	strb.w	r1, [r0, #248]	; 0xf8
 80073ba:	f880 10f9 	strb.w	r1, [r0, #249]	; 0xf9
 80073be:	f8c0 10fc 	str.w	r1, [r0, #252]	; 0xfc
 80073c2:	f8c0 1100 	str.w	r1, [r0, #256]	; 0x100
 80073c6:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
 80073ca:	f880 1122 	strb.w	r1, [r0, #290]	; 0x122
 80073ce:	f880 1123 	strb.w	r1, [r0, #291]	; 0x123
 80073d2:	b132      	cbz	r2, 80073e2 <STO_PLL_Clear+0x46>
 80073d4:	3a01      	subs	r2, #1
 80073d6:	b2d2      	uxtb	r2, r2
 80073d8:	3201      	adds	r2, #1
 80073da:	0052      	lsls	r2, r2, #1
 80073dc:	3074      	adds	r0, #116	; 0x74
 80073de:	f000 f8bf 	bl	8007560 <memset>
 80073e2:	2100      	movs	r1, #0
 80073e4:	f884 10f4 	strb.w	r1, [r4, #244]	; 0xf4
 80073e8:	f8a4 110c 	strh.w	r1, [r4, #268]	; 0x10c
 80073ec:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80073f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073f4:	f7ff b862 	b.w	80064bc <PID_SetIntegralTerm>

080073f8 <STO_PLL_Init>:
 80073f8:	b538      	push	{r3, r4, r5, lr}
 80073fa:	4604      	mov	r4, r0
 80073fc:	f9b0 502e 	ldrsh.w	r5, [r0, #46]	; 0x2e
 8007400:	4b18      	ldr	r3, [pc, #96]	; (8007464 <STO_PLL_Init+0x6c>)
 8007402:	f890 0116 	ldrb.w	r0, [r0, #278]	; 0x116
 8007406:	fb93 f3f5 	sdiv	r3, r3, r5
 800740a:	2200      	movs	r2, #0
 800740c:	2101      	movs	r1, #1
 800740e:	b21b      	sxth	r3, r3
 8007410:	f884 00f6 	strb.w	r0, [r4, #246]	; 0xf6
 8007414:	8662      	strh	r2, [r4, #50]	; 0x32
 8007416:	f884 1104 	strb.w	r1, [r4, #260]	; 0x104
 800741a:	b303      	cbz	r3, 800745e <STO_PLL_Init+0x66>
 800741c:	4608      	mov	r0, r1
 800741e:	e000      	b.n	8007422 <STO_PLL_Init+0x2a>
 8007420:	4611      	mov	r1, r2
 8007422:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8007426:	1c4a      	adds	r2, r1, #1
 8007428:	105b      	asrs	r3, r3, #1
 800742a:	ea4f 0040 	mov.w	r0, r0, lsl #1
 800742e:	b292      	uxth	r2, r2
 8007430:	d1f6      	bne.n	8007420 <STO_PLL_Init+0x28>
 8007432:	b200      	sxth	r0, r0
 8007434:	fb05 f200 	mul.w	r2, r5, r0
 8007438:	8661      	strh	r1, [r4, #50]	; 0x32
 800743a:	4b0b      	ldr	r3, [pc, #44]	; (8007468 <STO_PLL_Init+0x70>)
 800743c:	8620      	strh	r0, [r4, #48]	; 0x30
 800743e:	fb83 1302 	smull	r1, r3, r3, r2
 8007442:	17d2      	asrs	r2, r2, #31
 8007444:	ebc2 2223 	rsb	r2, r2, r3, asr #8
 8007448:	8562      	strh	r2, [r4, #42]	; 0x2a
 800744a:	4620      	mov	r0, r4
 800744c:	f7ff ffa6 	bl	800739c <STO_PLL_Clear>
 8007450:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8007454:	f7ff f81e 	bl	8006494 <PID_HandleInit>
 8007458:	2300      	movs	r3, #0
 800745a:	8263      	strh	r3, [r4, #18]
 800745c:	bd38      	pop	{r3, r4, r5, pc}
 800745e:	462a      	mov	r2, r5
 8007460:	4608      	mov	r0, r1
 8007462:	e7ea      	b.n	800743a <STO_PLL_Init+0x42>
 8007464:	000fea5e 	.word	0x000fea5e
 8007468:	06488dc5 	.word	0x06488dc5

0800746c <STO_PLL_GetEstimatedBemf>:
 800746c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800746e:	2000      	movs	r0, #0
 8007470:	b29a      	uxth	r2, r3
 8007472:	f362 000f 	bfi	r0, r2, #0, #16
 8007476:	0c1b      	lsrs	r3, r3, #16
 8007478:	b082      	sub	sp, #8
 800747a:	f363 401f 	bfi	r0, r3, #16, #16
 800747e:	b002      	add	sp, #8
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop

08007484 <STO_PLL_GetEstimatedCurrent>:
 8007484:	e9d0 2318 	ldrd	r2, r3, [r0, #96]	; 0x60
 8007488:	b410      	push	{r4}
 800748a:	f8b0 411c 	ldrh.w	r4, [r0, #284]	; 0x11c
 800748e:	4122      	asrs	r2, r4
 8007490:	b292      	uxth	r2, r2
 8007492:	4123      	asrs	r3, r4
 8007494:	2100      	movs	r1, #0
 8007496:	b29b      	uxth	r3, r3
 8007498:	f362 010f 	bfi	r1, r2, #0, #16
 800749c:	f363 411f 	bfi	r1, r3, #16, #16
 80074a0:	b083      	sub	sp, #12
 80074a2:	4608      	mov	r0, r1
 80074a4:	b003      	add	sp, #12
 80074a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <STO_PLL_GetObserverGains>:
 80074ac:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
 80074b0:	800b      	strh	r3, [r1, #0]
 80074b2:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	; 0x26
 80074b6:	8013      	strh	r3, [r2, #0]
 80074b8:	4770      	bx	lr
 80074ba:	bf00      	nop

080074bc <STO_PLL_SetObserverGains>:
 80074bc:	8441      	strh	r1, [r0, #34]	; 0x22
 80074be:	84c2      	strh	r2, [r0, #38]	; 0x26
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop

080074c4 <STO_GetPLLGains>:
 80074c4:	b570      	push	{r4, r5, r6, lr}
 80074c6:	f100 0434 	add.w	r4, r0, #52	; 0x34
 80074ca:	4620      	mov	r0, r4
 80074cc:	460e      	mov	r6, r1
 80074ce:	4615      	mov	r5, r2
 80074d0:	f7fe ffec 	bl	80064ac <PID_GetKP>
 80074d4:	8030      	strh	r0, [r6, #0]
 80074d6:	4620      	mov	r0, r4
 80074d8:	f7fe ffec 	bl	80064b4 <PID_GetKI>
 80074dc:	8028      	strh	r0, [r5, #0]
 80074de:	bd70      	pop	{r4, r5, r6, pc}

080074e0 <STO_SetPLLGains>:
 80074e0:	b538      	push	{r3, r4, r5, lr}
 80074e2:	f100 0434 	add.w	r4, r0, #52	; 0x34
 80074e6:	4615      	mov	r5, r2
 80074e8:	4620      	mov	r0, r4
 80074ea:	f7fe ffdb 	bl	80064a4 <PID_SetKP>
 80074ee:	4629      	mov	r1, r5
 80074f0:	4620      	mov	r0, r4
 80074f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074f6:	f7fe bfd7 	b.w	80064a8 <PID_SetKI>
 80074fa:	bf00      	nop

080074fc <STO_PLL_GetEstimatedBemfLevel>:
 80074fc:	f8d0 0100 	ldr.w	r0, [r0, #256]	; 0x100
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop

08007504 <STO_PLL_GetObservedBemfLevel>:
 8007504:	f8d0 00fc 	ldr.w	r0, [r0, #252]	; 0xfc
 8007508:	4770      	bx	lr
 800750a:	bf00      	nop

0800750c <__errno>:
 800750c:	4b01      	ldr	r3, [pc, #4]	; (8007514 <__errno+0x8>)
 800750e:	6818      	ldr	r0, [r3, #0]
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop
 8007514:	20000708 	.word	0x20000708

08007518 <__libc_init_array>:
 8007518:	b570      	push	{r4, r5, r6, lr}
 800751a:	4e0d      	ldr	r6, [pc, #52]	; (8007550 <__libc_init_array+0x38>)
 800751c:	4c0d      	ldr	r4, [pc, #52]	; (8007554 <__libc_init_array+0x3c>)
 800751e:	1ba4      	subs	r4, r4, r6
 8007520:	10a4      	asrs	r4, r4, #2
 8007522:	2500      	movs	r5, #0
 8007524:	42a5      	cmp	r5, r4
 8007526:	d109      	bne.n	800753c <__libc_init_array+0x24>
 8007528:	4e0b      	ldr	r6, [pc, #44]	; (8007558 <__libc_init_array+0x40>)
 800752a:	4c0c      	ldr	r4, [pc, #48]	; (800755c <__libc_init_array+0x44>)
 800752c:	f000 fc26 	bl	8007d7c <_init>
 8007530:	1ba4      	subs	r4, r4, r6
 8007532:	10a4      	asrs	r4, r4, #2
 8007534:	2500      	movs	r5, #0
 8007536:	42a5      	cmp	r5, r4
 8007538:	d105      	bne.n	8007546 <__libc_init_array+0x2e>
 800753a:	bd70      	pop	{r4, r5, r6, pc}
 800753c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007540:	4798      	blx	r3
 8007542:	3501      	adds	r5, #1
 8007544:	e7ee      	b.n	8007524 <__libc_init_array+0xc>
 8007546:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800754a:	4798      	blx	r3
 800754c:	3501      	adds	r5, #1
 800754e:	e7f2      	b.n	8007536 <__libc_init_array+0x1e>
 8007550:	08008048 	.word	0x08008048
 8007554:	08008048 	.word	0x08008048
 8007558:	08008048 	.word	0x08008048
 800755c:	0800804c 	.word	0x0800804c

08007560 <memset>:
 8007560:	4402      	add	r2, r0
 8007562:	4603      	mov	r3, r0
 8007564:	4293      	cmp	r3, r2
 8007566:	d100      	bne.n	800756a <memset+0xa>
 8007568:	4770      	bx	lr
 800756a:	f803 1b01 	strb.w	r1, [r3], #1
 800756e:	e7f9      	b.n	8007564 <memset+0x4>

08007570 <siprintf>:
 8007570:	b40e      	push	{r1, r2, r3}
 8007572:	b500      	push	{lr}
 8007574:	b09c      	sub	sp, #112	; 0x70
 8007576:	ab1d      	add	r3, sp, #116	; 0x74
 8007578:	9002      	str	r0, [sp, #8]
 800757a:	9006      	str	r0, [sp, #24]
 800757c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007580:	4809      	ldr	r0, [pc, #36]	; (80075a8 <siprintf+0x38>)
 8007582:	9107      	str	r1, [sp, #28]
 8007584:	9104      	str	r1, [sp, #16]
 8007586:	4909      	ldr	r1, [pc, #36]	; (80075ac <siprintf+0x3c>)
 8007588:	f853 2b04 	ldr.w	r2, [r3], #4
 800758c:	9105      	str	r1, [sp, #20]
 800758e:	6800      	ldr	r0, [r0, #0]
 8007590:	9301      	str	r3, [sp, #4]
 8007592:	a902      	add	r1, sp, #8
 8007594:	f000 f866 	bl	8007664 <_svfiprintf_r>
 8007598:	9b02      	ldr	r3, [sp, #8]
 800759a:	2200      	movs	r2, #0
 800759c:	701a      	strb	r2, [r3, #0]
 800759e:	b01c      	add	sp, #112	; 0x70
 80075a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80075a4:	b003      	add	sp, #12
 80075a6:	4770      	bx	lr
 80075a8:	20000708 	.word	0x20000708
 80075ac:	ffff0208 	.word	0xffff0208

080075b0 <__ssputs_r>:
 80075b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075b4:	688e      	ldr	r6, [r1, #8]
 80075b6:	429e      	cmp	r6, r3
 80075b8:	4682      	mov	sl, r0
 80075ba:	460c      	mov	r4, r1
 80075bc:	4690      	mov	r8, r2
 80075be:	4699      	mov	r9, r3
 80075c0:	d837      	bhi.n	8007632 <__ssputs_r+0x82>
 80075c2:	898a      	ldrh	r2, [r1, #12]
 80075c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075c8:	d031      	beq.n	800762e <__ssputs_r+0x7e>
 80075ca:	6825      	ldr	r5, [r4, #0]
 80075cc:	6909      	ldr	r1, [r1, #16]
 80075ce:	1a6f      	subs	r7, r5, r1
 80075d0:	6965      	ldr	r5, [r4, #20]
 80075d2:	2302      	movs	r3, #2
 80075d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80075d8:	fb95 f5f3 	sdiv	r5, r5, r3
 80075dc:	f109 0301 	add.w	r3, r9, #1
 80075e0:	443b      	add	r3, r7
 80075e2:	429d      	cmp	r5, r3
 80075e4:	bf38      	it	cc
 80075e6:	461d      	movcc	r5, r3
 80075e8:	0553      	lsls	r3, r2, #21
 80075ea:	d530      	bpl.n	800764e <__ssputs_r+0x9e>
 80075ec:	4629      	mov	r1, r5
 80075ee:	f000 fb2b 	bl	8007c48 <_malloc_r>
 80075f2:	4606      	mov	r6, r0
 80075f4:	b950      	cbnz	r0, 800760c <__ssputs_r+0x5c>
 80075f6:	230c      	movs	r3, #12
 80075f8:	f8ca 3000 	str.w	r3, [sl]
 80075fc:	89a3      	ldrh	r3, [r4, #12]
 80075fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007602:	81a3      	strh	r3, [r4, #12]
 8007604:	f04f 30ff 	mov.w	r0, #4294967295
 8007608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800760c:	463a      	mov	r2, r7
 800760e:	6921      	ldr	r1, [r4, #16]
 8007610:	f000 faa8 	bl	8007b64 <memcpy>
 8007614:	89a3      	ldrh	r3, [r4, #12]
 8007616:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800761a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800761e:	81a3      	strh	r3, [r4, #12]
 8007620:	6126      	str	r6, [r4, #16]
 8007622:	6165      	str	r5, [r4, #20]
 8007624:	443e      	add	r6, r7
 8007626:	1bed      	subs	r5, r5, r7
 8007628:	6026      	str	r6, [r4, #0]
 800762a:	60a5      	str	r5, [r4, #8]
 800762c:	464e      	mov	r6, r9
 800762e:	454e      	cmp	r6, r9
 8007630:	d900      	bls.n	8007634 <__ssputs_r+0x84>
 8007632:	464e      	mov	r6, r9
 8007634:	4632      	mov	r2, r6
 8007636:	4641      	mov	r1, r8
 8007638:	6820      	ldr	r0, [r4, #0]
 800763a:	f000 fa9e 	bl	8007b7a <memmove>
 800763e:	68a3      	ldr	r3, [r4, #8]
 8007640:	1b9b      	subs	r3, r3, r6
 8007642:	60a3      	str	r3, [r4, #8]
 8007644:	6823      	ldr	r3, [r4, #0]
 8007646:	441e      	add	r6, r3
 8007648:	6026      	str	r6, [r4, #0]
 800764a:	2000      	movs	r0, #0
 800764c:	e7dc      	b.n	8007608 <__ssputs_r+0x58>
 800764e:	462a      	mov	r2, r5
 8007650:	f000 fb54 	bl	8007cfc <_realloc_r>
 8007654:	4606      	mov	r6, r0
 8007656:	2800      	cmp	r0, #0
 8007658:	d1e2      	bne.n	8007620 <__ssputs_r+0x70>
 800765a:	6921      	ldr	r1, [r4, #16]
 800765c:	4650      	mov	r0, sl
 800765e:	f000 faa5 	bl	8007bac <_free_r>
 8007662:	e7c8      	b.n	80075f6 <__ssputs_r+0x46>

08007664 <_svfiprintf_r>:
 8007664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007668:	461d      	mov	r5, r3
 800766a:	898b      	ldrh	r3, [r1, #12]
 800766c:	061f      	lsls	r7, r3, #24
 800766e:	b09d      	sub	sp, #116	; 0x74
 8007670:	4680      	mov	r8, r0
 8007672:	460c      	mov	r4, r1
 8007674:	4616      	mov	r6, r2
 8007676:	d50f      	bpl.n	8007698 <_svfiprintf_r+0x34>
 8007678:	690b      	ldr	r3, [r1, #16]
 800767a:	b96b      	cbnz	r3, 8007698 <_svfiprintf_r+0x34>
 800767c:	2140      	movs	r1, #64	; 0x40
 800767e:	f000 fae3 	bl	8007c48 <_malloc_r>
 8007682:	6020      	str	r0, [r4, #0]
 8007684:	6120      	str	r0, [r4, #16]
 8007686:	b928      	cbnz	r0, 8007694 <_svfiprintf_r+0x30>
 8007688:	230c      	movs	r3, #12
 800768a:	f8c8 3000 	str.w	r3, [r8]
 800768e:	f04f 30ff 	mov.w	r0, #4294967295
 8007692:	e0c8      	b.n	8007826 <_svfiprintf_r+0x1c2>
 8007694:	2340      	movs	r3, #64	; 0x40
 8007696:	6163      	str	r3, [r4, #20]
 8007698:	2300      	movs	r3, #0
 800769a:	9309      	str	r3, [sp, #36]	; 0x24
 800769c:	2320      	movs	r3, #32
 800769e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076a2:	2330      	movs	r3, #48	; 0x30
 80076a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076a8:	9503      	str	r5, [sp, #12]
 80076aa:	f04f 0b01 	mov.w	fp, #1
 80076ae:	4637      	mov	r7, r6
 80076b0:	463d      	mov	r5, r7
 80076b2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80076b6:	b10b      	cbz	r3, 80076bc <_svfiprintf_r+0x58>
 80076b8:	2b25      	cmp	r3, #37	; 0x25
 80076ba:	d13e      	bne.n	800773a <_svfiprintf_r+0xd6>
 80076bc:	ebb7 0a06 	subs.w	sl, r7, r6
 80076c0:	d00b      	beq.n	80076da <_svfiprintf_r+0x76>
 80076c2:	4653      	mov	r3, sl
 80076c4:	4632      	mov	r2, r6
 80076c6:	4621      	mov	r1, r4
 80076c8:	4640      	mov	r0, r8
 80076ca:	f7ff ff71 	bl	80075b0 <__ssputs_r>
 80076ce:	3001      	adds	r0, #1
 80076d0:	f000 80a4 	beq.w	800781c <_svfiprintf_r+0x1b8>
 80076d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076d6:	4453      	add	r3, sl
 80076d8:	9309      	str	r3, [sp, #36]	; 0x24
 80076da:	783b      	ldrb	r3, [r7, #0]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	f000 809d 	beq.w	800781c <_svfiprintf_r+0x1b8>
 80076e2:	2300      	movs	r3, #0
 80076e4:	f04f 32ff 	mov.w	r2, #4294967295
 80076e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076ec:	9304      	str	r3, [sp, #16]
 80076ee:	9307      	str	r3, [sp, #28]
 80076f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076f4:	931a      	str	r3, [sp, #104]	; 0x68
 80076f6:	462f      	mov	r7, r5
 80076f8:	2205      	movs	r2, #5
 80076fa:	f817 1b01 	ldrb.w	r1, [r7], #1
 80076fe:	4850      	ldr	r0, [pc, #320]	; (8007840 <_svfiprintf_r+0x1dc>)
 8007700:	f7f8 fd8e 	bl	8000220 <memchr>
 8007704:	9b04      	ldr	r3, [sp, #16]
 8007706:	b9d0      	cbnz	r0, 800773e <_svfiprintf_r+0xda>
 8007708:	06d9      	lsls	r1, r3, #27
 800770a:	bf44      	itt	mi
 800770c:	2220      	movmi	r2, #32
 800770e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007712:	071a      	lsls	r2, r3, #28
 8007714:	bf44      	itt	mi
 8007716:	222b      	movmi	r2, #43	; 0x2b
 8007718:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800771c:	782a      	ldrb	r2, [r5, #0]
 800771e:	2a2a      	cmp	r2, #42	; 0x2a
 8007720:	d015      	beq.n	800774e <_svfiprintf_r+0xea>
 8007722:	9a07      	ldr	r2, [sp, #28]
 8007724:	462f      	mov	r7, r5
 8007726:	2000      	movs	r0, #0
 8007728:	250a      	movs	r5, #10
 800772a:	4639      	mov	r1, r7
 800772c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007730:	3b30      	subs	r3, #48	; 0x30
 8007732:	2b09      	cmp	r3, #9
 8007734:	d94d      	bls.n	80077d2 <_svfiprintf_r+0x16e>
 8007736:	b1b8      	cbz	r0, 8007768 <_svfiprintf_r+0x104>
 8007738:	e00f      	b.n	800775a <_svfiprintf_r+0xf6>
 800773a:	462f      	mov	r7, r5
 800773c:	e7b8      	b.n	80076b0 <_svfiprintf_r+0x4c>
 800773e:	4a40      	ldr	r2, [pc, #256]	; (8007840 <_svfiprintf_r+0x1dc>)
 8007740:	1a80      	subs	r0, r0, r2
 8007742:	fa0b f000 	lsl.w	r0, fp, r0
 8007746:	4318      	orrs	r0, r3
 8007748:	9004      	str	r0, [sp, #16]
 800774a:	463d      	mov	r5, r7
 800774c:	e7d3      	b.n	80076f6 <_svfiprintf_r+0x92>
 800774e:	9a03      	ldr	r2, [sp, #12]
 8007750:	1d11      	adds	r1, r2, #4
 8007752:	6812      	ldr	r2, [r2, #0]
 8007754:	9103      	str	r1, [sp, #12]
 8007756:	2a00      	cmp	r2, #0
 8007758:	db01      	blt.n	800775e <_svfiprintf_r+0xfa>
 800775a:	9207      	str	r2, [sp, #28]
 800775c:	e004      	b.n	8007768 <_svfiprintf_r+0x104>
 800775e:	4252      	negs	r2, r2
 8007760:	f043 0302 	orr.w	r3, r3, #2
 8007764:	9207      	str	r2, [sp, #28]
 8007766:	9304      	str	r3, [sp, #16]
 8007768:	783b      	ldrb	r3, [r7, #0]
 800776a:	2b2e      	cmp	r3, #46	; 0x2e
 800776c:	d10c      	bne.n	8007788 <_svfiprintf_r+0x124>
 800776e:	787b      	ldrb	r3, [r7, #1]
 8007770:	2b2a      	cmp	r3, #42	; 0x2a
 8007772:	d133      	bne.n	80077dc <_svfiprintf_r+0x178>
 8007774:	9b03      	ldr	r3, [sp, #12]
 8007776:	1d1a      	adds	r2, r3, #4
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	9203      	str	r2, [sp, #12]
 800777c:	2b00      	cmp	r3, #0
 800777e:	bfb8      	it	lt
 8007780:	f04f 33ff 	movlt.w	r3, #4294967295
 8007784:	3702      	adds	r7, #2
 8007786:	9305      	str	r3, [sp, #20]
 8007788:	4d2e      	ldr	r5, [pc, #184]	; (8007844 <_svfiprintf_r+0x1e0>)
 800778a:	7839      	ldrb	r1, [r7, #0]
 800778c:	2203      	movs	r2, #3
 800778e:	4628      	mov	r0, r5
 8007790:	f7f8 fd46 	bl	8000220 <memchr>
 8007794:	b138      	cbz	r0, 80077a6 <_svfiprintf_r+0x142>
 8007796:	2340      	movs	r3, #64	; 0x40
 8007798:	1b40      	subs	r0, r0, r5
 800779a:	fa03 f000 	lsl.w	r0, r3, r0
 800779e:	9b04      	ldr	r3, [sp, #16]
 80077a0:	4303      	orrs	r3, r0
 80077a2:	3701      	adds	r7, #1
 80077a4:	9304      	str	r3, [sp, #16]
 80077a6:	7839      	ldrb	r1, [r7, #0]
 80077a8:	4827      	ldr	r0, [pc, #156]	; (8007848 <_svfiprintf_r+0x1e4>)
 80077aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077ae:	2206      	movs	r2, #6
 80077b0:	1c7e      	adds	r6, r7, #1
 80077b2:	f7f8 fd35 	bl	8000220 <memchr>
 80077b6:	2800      	cmp	r0, #0
 80077b8:	d038      	beq.n	800782c <_svfiprintf_r+0x1c8>
 80077ba:	4b24      	ldr	r3, [pc, #144]	; (800784c <_svfiprintf_r+0x1e8>)
 80077bc:	bb13      	cbnz	r3, 8007804 <_svfiprintf_r+0x1a0>
 80077be:	9b03      	ldr	r3, [sp, #12]
 80077c0:	3307      	adds	r3, #7
 80077c2:	f023 0307 	bic.w	r3, r3, #7
 80077c6:	3308      	adds	r3, #8
 80077c8:	9303      	str	r3, [sp, #12]
 80077ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077cc:	444b      	add	r3, r9
 80077ce:	9309      	str	r3, [sp, #36]	; 0x24
 80077d0:	e76d      	b.n	80076ae <_svfiprintf_r+0x4a>
 80077d2:	fb05 3202 	mla	r2, r5, r2, r3
 80077d6:	2001      	movs	r0, #1
 80077d8:	460f      	mov	r7, r1
 80077da:	e7a6      	b.n	800772a <_svfiprintf_r+0xc6>
 80077dc:	2300      	movs	r3, #0
 80077de:	3701      	adds	r7, #1
 80077e0:	9305      	str	r3, [sp, #20]
 80077e2:	4619      	mov	r1, r3
 80077e4:	250a      	movs	r5, #10
 80077e6:	4638      	mov	r0, r7
 80077e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ec:	3a30      	subs	r2, #48	; 0x30
 80077ee:	2a09      	cmp	r2, #9
 80077f0:	d903      	bls.n	80077fa <_svfiprintf_r+0x196>
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d0c8      	beq.n	8007788 <_svfiprintf_r+0x124>
 80077f6:	9105      	str	r1, [sp, #20]
 80077f8:	e7c6      	b.n	8007788 <_svfiprintf_r+0x124>
 80077fa:	fb05 2101 	mla	r1, r5, r1, r2
 80077fe:	2301      	movs	r3, #1
 8007800:	4607      	mov	r7, r0
 8007802:	e7f0      	b.n	80077e6 <_svfiprintf_r+0x182>
 8007804:	ab03      	add	r3, sp, #12
 8007806:	9300      	str	r3, [sp, #0]
 8007808:	4622      	mov	r2, r4
 800780a:	4b11      	ldr	r3, [pc, #68]	; (8007850 <_svfiprintf_r+0x1ec>)
 800780c:	a904      	add	r1, sp, #16
 800780e:	4640      	mov	r0, r8
 8007810:	f3af 8000 	nop.w
 8007814:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007818:	4681      	mov	r9, r0
 800781a:	d1d6      	bne.n	80077ca <_svfiprintf_r+0x166>
 800781c:	89a3      	ldrh	r3, [r4, #12]
 800781e:	065b      	lsls	r3, r3, #25
 8007820:	f53f af35 	bmi.w	800768e <_svfiprintf_r+0x2a>
 8007824:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007826:	b01d      	add	sp, #116	; 0x74
 8007828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800782c:	ab03      	add	r3, sp, #12
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	4622      	mov	r2, r4
 8007832:	4b07      	ldr	r3, [pc, #28]	; (8007850 <_svfiprintf_r+0x1ec>)
 8007834:	a904      	add	r1, sp, #16
 8007836:	4640      	mov	r0, r8
 8007838:	f000 f882 	bl	8007940 <_printf_i>
 800783c:	e7ea      	b.n	8007814 <_svfiprintf_r+0x1b0>
 800783e:	bf00      	nop
 8007840:	0800800a 	.word	0x0800800a
 8007844:	08008010 	.word	0x08008010
 8007848:	08008014 	.word	0x08008014
 800784c:	00000000 	.word	0x00000000
 8007850:	080075b1 	.word	0x080075b1

08007854 <_printf_common>:
 8007854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007858:	4691      	mov	r9, r2
 800785a:	461f      	mov	r7, r3
 800785c:	688a      	ldr	r2, [r1, #8]
 800785e:	690b      	ldr	r3, [r1, #16]
 8007860:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007864:	4293      	cmp	r3, r2
 8007866:	bfb8      	it	lt
 8007868:	4613      	movlt	r3, r2
 800786a:	f8c9 3000 	str.w	r3, [r9]
 800786e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007872:	4606      	mov	r6, r0
 8007874:	460c      	mov	r4, r1
 8007876:	b112      	cbz	r2, 800787e <_printf_common+0x2a>
 8007878:	3301      	adds	r3, #1
 800787a:	f8c9 3000 	str.w	r3, [r9]
 800787e:	6823      	ldr	r3, [r4, #0]
 8007880:	0699      	lsls	r1, r3, #26
 8007882:	bf42      	ittt	mi
 8007884:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007888:	3302      	addmi	r3, #2
 800788a:	f8c9 3000 	strmi.w	r3, [r9]
 800788e:	6825      	ldr	r5, [r4, #0]
 8007890:	f015 0506 	ands.w	r5, r5, #6
 8007894:	d107      	bne.n	80078a6 <_printf_common+0x52>
 8007896:	f104 0a19 	add.w	sl, r4, #25
 800789a:	68e3      	ldr	r3, [r4, #12]
 800789c:	f8d9 2000 	ldr.w	r2, [r9]
 80078a0:	1a9b      	subs	r3, r3, r2
 80078a2:	42ab      	cmp	r3, r5
 80078a4:	dc28      	bgt.n	80078f8 <_printf_common+0xa4>
 80078a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80078aa:	6822      	ldr	r2, [r4, #0]
 80078ac:	3300      	adds	r3, #0
 80078ae:	bf18      	it	ne
 80078b0:	2301      	movne	r3, #1
 80078b2:	0692      	lsls	r2, r2, #26
 80078b4:	d42d      	bmi.n	8007912 <_printf_common+0xbe>
 80078b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078ba:	4639      	mov	r1, r7
 80078bc:	4630      	mov	r0, r6
 80078be:	47c0      	blx	r8
 80078c0:	3001      	adds	r0, #1
 80078c2:	d020      	beq.n	8007906 <_printf_common+0xb2>
 80078c4:	6823      	ldr	r3, [r4, #0]
 80078c6:	68e5      	ldr	r5, [r4, #12]
 80078c8:	f8d9 2000 	ldr.w	r2, [r9]
 80078cc:	f003 0306 	and.w	r3, r3, #6
 80078d0:	2b04      	cmp	r3, #4
 80078d2:	bf08      	it	eq
 80078d4:	1aad      	subeq	r5, r5, r2
 80078d6:	68a3      	ldr	r3, [r4, #8]
 80078d8:	6922      	ldr	r2, [r4, #16]
 80078da:	bf0c      	ite	eq
 80078dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078e0:	2500      	movne	r5, #0
 80078e2:	4293      	cmp	r3, r2
 80078e4:	bfc4      	itt	gt
 80078e6:	1a9b      	subgt	r3, r3, r2
 80078e8:	18ed      	addgt	r5, r5, r3
 80078ea:	f04f 0900 	mov.w	r9, #0
 80078ee:	341a      	adds	r4, #26
 80078f0:	454d      	cmp	r5, r9
 80078f2:	d11a      	bne.n	800792a <_printf_common+0xd6>
 80078f4:	2000      	movs	r0, #0
 80078f6:	e008      	b.n	800790a <_printf_common+0xb6>
 80078f8:	2301      	movs	r3, #1
 80078fa:	4652      	mov	r2, sl
 80078fc:	4639      	mov	r1, r7
 80078fe:	4630      	mov	r0, r6
 8007900:	47c0      	blx	r8
 8007902:	3001      	adds	r0, #1
 8007904:	d103      	bne.n	800790e <_printf_common+0xba>
 8007906:	f04f 30ff 	mov.w	r0, #4294967295
 800790a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800790e:	3501      	adds	r5, #1
 8007910:	e7c3      	b.n	800789a <_printf_common+0x46>
 8007912:	18e1      	adds	r1, r4, r3
 8007914:	1c5a      	adds	r2, r3, #1
 8007916:	2030      	movs	r0, #48	; 0x30
 8007918:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800791c:	4422      	add	r2, r4
 800791e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007922:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007926:	3302      	adds	r3, #2
 8007928:	e7c5      	b.n	80078b6 <_printf_common+0x62>
 800792a:	2301      	movs	r3, #1
 800792c:	4622      	mov	r2, r4
 800792e:	4639      	mov	r1, r7
 8007930:	4630      	mov	r0, r6
 8007932:	47c0      	blx	r8
 8007934:	3001      	adds	r0, #1
 8007936:	d0e6      	beq.n	8007906 <_printf_common+0xb2>
 8007938:	f109 0901 	add.w	r9, r9, #1
 800793c:	e7d8      	b.n	80078f0 <_printf_common+0x9c>
	...

08007940 <_printf_i>:
 8007940:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007944:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007948:	460c      	mov	r4, r1
 800794a:	7e09      	ldrb	r1, [r1, #24]
 800794c:	b085      	sub	sp, #20
 800794e:	296e      	cmp	r1, #110	; 0x6e
 8007950:	4617      	mov	r7, r2
 8007952:	4606      	mov	r6, r0
 8007954:	4698      	mov	r8, r3
 8007956:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007958:	f000 80b3 	beq.w	8007ac2 <_printf_i+0x182>
 800795c:	d822      	bhi.n	80079a4 <_printf_i+0x64>
 800795e:	2963      	cmp	r1, #99	; 0x63
 8007960:	d036      	beq.n	80079d0 <_printf_i+0x90>
 8007962:	d80a      	bhi.n	800797a <_printf_i+0x3a>
 8007964:	2900      	cmp	r1, #0
 8007966:	f000 80b9 	beq.w	8007adc <_printf_i+0x19c>
 800796a:	2958      	cmp	r1, #88	; 0x58
 800796c:	f000 8083 	beq.w	8007a76 <_printf_i+0x136>
 8007970:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007974:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007978:	e032      	b.n	80079e0 <_printf_i+0xa0>
 800797a:	2964      	cmp	r1, #100	; 0x64
 800797c:	d001      	beq.n	8007982 <_printf_i+0x42>
 800797e:	2969      	cmp	r1, #105	; 0x69
 8007980:	d1f6      	bne.n	8007970 <_printf_i+0x30>
 8007982:	6820      	ldr	r0, [r4, #0]
 8007984:	6813      	ldr	r3, [r2, #0]
 8007986:	0605      	lsls	r5, r0, #24
 8007988:	f103 0104 	add.w	r1, r3, #4
 800798c:	d52a      	bpl.n	80079e4 <_printf_i+0xa4>
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	6011      	str	r1, [r2, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	da03      	bge.n	800799e <_printf_i+0x5e>
 8007996:	222d      	movs	r2, #45	; 0x2d
 8007998:	425b      	negs	r3, r3
 800799a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800799e:	486f      	ldr	r0, [pc, #444]	; (8007b5c <_printf_i+0x21c>)
 80079a0:	220a      	movs	r2, #10
 80079a2:	e039      	b.n	8007a18 <_printf_i+0xd8>
 80079a4:	2973      	cmp	r1, #115	; 0x73
 80079a6:	f000 809d 	beq.w	8007ae4 <_printf_i+0x1a4>
 80079aa:	d808      	bhi.n	80079be <_printf_i+0x7e>
 80079ac:	296f      	cmp	r1, #111	; 0x6f
 80079ae:	d020      	beq.n	80079f2 <_printf_i+0xb2>
 80079b0:	2970      	cmp	r1, #112	; 0x70
 80079b2:	d1dd      	bne.n	8007970 <_printf_i+0x30>
 80079b4:	6823      	ldr	r3, [r4, #0]
 80079b6:	f043 0320 	orr.w	r3, r3, #32
 80079ba:	6023      	str	r3, [r4, #0]
 80079bc:	e003      	b.n	80079c6 <_printf_i+0x86>
 80079be:	2975      	cmp	r1, #117	; 0x75
 80079c0:	d017      	beq.n	80079f2 <_printf_i+0xb2>
 80079c2:	2978      	cmp	r1, #120	; 0x78
 80079c4:	d1d4      	bne.n	8007970 <_printf_i+0x30>
 80079c6:	2378      	movs	r3, #120	; 0x78
 80079c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80079cc:	4864      	ldr	r0, [pc, #400]	; (8007b60 <_printf_i+0x220>)
 80079ce:	e055      	b.n	8007a7c <_printf_i+0x13c>
 80079d0:	6813      	ldr	r3, [r2, #0]
 80079d2:	1d19      	adds	r1, r3, #4
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	6011      	str	r1, [r2, #0]
 80079d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079e0:	2301      	movs	r3, #1
 80079e2:	e08c      	b.n	8007afe <_printf_i+0x1be>
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	6011      	str	r1, [r2, #0]
 80079e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80079ec:	bf18      	it	ne
 80079ee:	b21b      	sxthne	r3, r3
 80079f0:	e7cf      	b.n	8007992 <_printf_i+0x52>
 80079f2:	6813      	ldr	r3, [r2, #0]
 80079f4:	6825      	ldr	r5, [r4, #0]
 80079f6:	1d18      	adds	r0, r3, #4
 80079f8:	6010      	str	r0, [r2, #0]
 80079fa:	0628      	lsls	r0, r5, #24
 80079fc:	d501      	bpl.n	8007a02 <_printf_i+0xc2>
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	e002      	b.n	8007a08 <_printf_i+0xc8>
 8007a02:	0668      	lsls	r0, r5, #25
 8007a04:	d5fb      	bpl.n	80079fe <_printf_i+0xbe>
 8007a06:	881b      	ldrh	r3, [r3, #0]
 8007a08:	4854      	ldr	r0, [pc, #336]	; (8007b5c <_printf_i+0x21c>)
 8007a0a:	296f      	cmp	r1, #111	; 0x6f
 8007a0c:	bf14      	ite	ne
 8007a0e:	220a      	movne	r2, #10
 8007a10:	2208      	moveq	r2, #8
 8007a12:	2100      	movs	r1, #0
 8007a14:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a18:	6865      	ldr	r5, [r4, #4]
 8007a1a:	60a5      	str	r5, [r4, #8]
 8007a1c:	2d00      	cmp	r5, #0
 8007a1e:	f2c0 8095 	blt.w	8007b4c <_printf_i+0x20c>
 8007a22:	6821      	ldr	r1, [r4, #0]
 8007a24:	f021 0104 	bic.w	r1, r1, #4
 8007a28:	6021      	str	r1, [r4, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d13d      	bne.n	8007aaa <_printf_i+0x16a>
 8007a2e:	2d00      	cmp	r5, #0
 8007a30:	f040 808e 	bne.w	8007b50 <_printf_i+0x210>
 8007a34:	4665      	mov	r5, ip
 8007a36:	2a08      	cmp	r2, #8
 8007a38:	d10b      	bne.n	8007a52 <_printf_i+0x112>
 8007a3a:	6823      	ldr	r3, [r4, #0]
 8007a3c:	07db      	lsls	r3, r3, #31
 8007a3e:	d508      	bpl.n	8007a52 <_printf_i+0x112>
 8007a40:	6923      	ldr	r3, [r4, #16]
 8007a42:	6862      	ldr	r2, [r4, #4]
 8007a44:	429a      	cmp	r2, r3
 8007a46:	bfde      	ittt	le
 8007a48:	2330      	movle	r3, #48	; 0x30
 8007a4a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a4e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007a52:	ebac 0305 	sub.w	r3, ip, r5
 8007a56:	6123      	str	r3, [r4, #16]
 8007a58:	f8cd 8000 	str.w	r8, [sp]
 8007a5c:	463b      	mov	r3, r7
 8007a5e:	aa03      	add	r2, sp, #12
 8007a60:	4621      	mov	r1, r4
 8007a62:	4630      	mov	r0, r6
 8007a64:	f7ff fef6 	bl	8007854 <_printf_common>
 8007a68:	3001      	adds	r0, #1
 8007a6a:	d14d      	bne.n	8007b08 <_printf_i+0x1c8>
 8007a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a70:	b005      	add	sp, #20
 8007a72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a76:	4839      	ldr	r0, [pc, #228]	; (8007b5c <_printf_i+0x21c>)
 8007a78:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007a7c:	6813      	ldr	r3, [r2, #0]
 8007a7e:	6821      	ldr	r1, [r4, #0]
 8007a80:	1d1d      	adds	r5, r3, #4
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	6015      	str	r5, [r2, #0]
 8007a86:	060a      	lsls	r2, r1, #24
 8007a88:	d50b      	bpl.n	8007aa2 <_printf_i+0x162>
 8007a8a:	07ca      	lsls	r2, r1, #31
 8007a8c:	bf44      	itt	mi
 8007a8e:	f041 0120 	orrmi.w	r1, r1, #32
 8007a92:	6021      	strmi	r1, [r4, #0]
 8007a94:	b91b      	cbnz	r3, 8007a9e <_printf_i+0x15e>
 8007a96:	6822      	ldr	r2, [r4, #0]
 8007a98:	f022 0220 	bic.w	r2, r2, #32
 8007a9c:	6022      	str	r2, [r4, #0]
 8007a9e:	2210      	movs	r2, #16
 8007aa0:	e7b7      	b.n	8007a12 <_printf_i+0xd2>
 8007aa2:	064d      	lsls	r5, r1, #25
 8007aa4:	bf48      	it	mi
 8007aa6:	b29b      	uxthmi	r3, r3
 8007aa8:	e7ef      	b.n	8007a8a <_printf_i+0x14a>
 8007aaa:	4665      	mov	r5, ip
 8007aac:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ab0:	fb02 3311 	mls	r3, r2, r1, r3
 8007ab4:	5cc3      	ldrb	r3, [r0, r3]
 8007ab6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007aba:	460b      	mov	r3, r1
 8007abc:	2900      	cmp	r1, #0
 8007abe:	d1f5      	bne.n	8007aac <_printf_i+0x16c>
 8007ac0:	e7b9      	b.n	8007a36 <_printf_i+0xf6>
 8007ac2:	6813      	ldr	r3, [r2, #0]
 8007ac4:	6825      	ldr	r5, [r4, #0]
 8007ac6:	6961      	ldr	r1, [r4, #20]
 8007ac8:	1d18      	adds	r0, r3, #4
 8007aca:	6010      	str	r0, [r2, #0]
 8007acc:	0628      	lsls	r0, r5, #24
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	d501      	bpl.n	8007ad6 <_printf_i+0x196>
 8007ad2:	6019      	str	r1, [r3, #0]
 8007ad4:	e002      	b.n	8007adc <_printf_i+0x19c>
 8007ad6:	066a      	lsls	r2, r5, #25
 8007ad8:	d5fb      	bpl.n	8007ad2 <_printf_i+0x192>
 8007ada:	8019      	strh	r1, [r3, #0]
 8007adc:	2300      	movs	r3, #0
 8007ade:	6123      	str	r3, [r4, #16]
 8007ae0:	4665      	mov	r5, ip
 8007ae2:	e7b9      	b.n	8007a58 <_printf_i+0x118>
 8007ae4:	6813      	ldr	r3, [r2, #0]
 8007ae6:	1d19      	adds	r1, r3, #4
 8007ae8:	6011      	str	r1, [r2, #0]
 8007aea:	681d      	ldr	r5, [r3, #0]
 8007aec:	6862      	ldr	r2, [r4, #4]
 8007aee:	2100      	movs	r1, #0
 8007af0:	4628      	mov	r0, r5
 8007af2:	f7f8 fb95 	bl	8000220 <memchr>
 8007af6:	b108      	cbz	r0, 8007afc <_printf_i+0x1bc>
 8007af8:	1b40      	subs	r0, r0, r5
 8007afa:	6060      	str	r0, [r4, #4]
 8007afc:	6863      	ldr	r3, [r4, #4]
 8007afe:	6123      	str	r3, [r4, #16]
 8007b00:	2300      	movs	r3, #0
 8007b02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b06:	e7a7      	b.n	8007a58 <_printf_i+0x118>
 8007b08:	6923      	ldr	r3, [r4, #16]
 8007b0a:	462a      	mov	r2, r5
 8007b0c:	4639      	mov	r1, r7
 8007b0e:	4630      	mov	r0, r6
 8007b10:	47c0      	blx	r8
 8007b12:	3001      	adds	r0, #1
 8007b14:	d0aa      	beq.n	8007a6c <_printf_i+0x12c>
 8007b16:	6823      	ldr	r3, [r4, #0]
 8007b18:	079b      	lsls	r3, r3, #30
 8007b1a:	d413      	bmi.n	8007b44 <_printf_i+0x204>
 8007b1c:	68e0      	ldr	r0, [r4, #12]
 8007b1e:	9b03      	ldr	r3, [sp, #12]
 8007b20:	4298      	cmp	r0, r3
 8007b22:	bfb8      	it	lt
 8007b24:	4618      	movlt	r0, r3
 8007b26:	e7a3      	b.n	8007a70 <_printf_i+0x130>
 8007b28:	2301      	movs	r3, #1
 8007b2a:	464a      	mov	r2, r9
 8007b2c:	4639      	mov	r1, r7
 8007b2e:	4630      	mov	r0, r6
 8007b30:	47c0      	blx	r8
 8007b32:	3001      	adds	r0, #1
 8007b34:	d09a      	beq.n	8007a6c <_printf_i+0x12c>
 8007b36:	3501      	adds	r5, #1
 8007b38:	68e3      	ldr	r3, [r4, #12]
 8007b3a:	9a03      	ldr	r2, [sp, #12]
 8007b3c:	1a9b      	subs	r3, r3, r2
 8007b3e:	42ab      	cmp	r3, r5
 8007b40:	dcf2      	bgt.n	8007b28 <_printf_i+0x1e8>
 8007b42:	e7eb      	b.n	8007b1c <_printf_i+0x1dc>
 8007b44:	2500      	movs	r5, #0
 8007b46:	f104 0919 	add.w	r9, r4, #25
 8007b4a:	e7f5      	b.n	8007b38 <_printf_i+0x1f8>
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1ac      	bne.n	8007aaa <_printf_i+0x16a>
 8007b50:	7803      	ldrb	r3, [r0, #0]
 8007b52:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b56:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b5a:	e76c      	b.n	8007a36 <_printf_i+0xf6>
 8007b5c:	0800801b 	.word	0x0800801b
 8007b60:	0800802c 	.word	0x0800802c

08007b64 <memcpy>:
 8007b64:	b510      	push	{r4, lr}
 8007b66:	1e43      	subs	r3, r0, #1
 8007b68:	440a      	add	r2, r1
 8007b6a:	4291      	cmp	r1, r2
 8007b6c:	d100      	bne.n	8007b70 <memcpy+0xc>
 8007b6e:	bd10      	pop	{r4, pc}
 8007b70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b78:	e7f7      	b.n	8007b6a <memcpy+0x6>

08007b7a <memmove>:
 8007b7a:	4288      	cmp	r0, r1
 8007b7c:	b510      	push	{r4, lr}
 8007b7e:	eb01 0302 	add.w	r3, r1, r2
 8007b82:	d807      	bhi.n	8007b94 <memmove+0x1a>
 8007b84:	1e42      	subs	r2, r0, #1
 8007b86:	4299      	cmp	r1, r3
 8007b88:	d00a      	beq.n	8007ba0 <memmove+0x26>
 8007b8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b8e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007b92:	e7f8      	b.n	8007b86 <memmove+0xc>
 8007b94:	4283      	cmp	r3, r0
 8007b96:	d9f5      	bls.n	8007b84 <memmove+0xa>
 8007b98:	1881      	adds	r1, r0, r2
 8007b9a:	1ad2      	subs	r2, r2, r3
 8007b9c:	42d3      	cmn	r3, r2
 8007b9e:	d100      	bne.n	8007ba2 <memmove+0x28>
 8007ba0:	bd10      	pop	{r4, pc}
 8007ba2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ba6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007baa:	e7f7      	b.n	8007b9c <memmove+0x22>

08007bac <_free_r>:
 8007bac:	b538      	push	{r3, r4, r5, lr}
 8007bae:	4605      	mov	r5, r0
 8007bb0:	2900      	cmp	r1, #0
 8007bb2:	d045      	beq.n	8007c40 <_free_r+0x94>
 8007bb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bb8:	1f0c      	subs	r4, r1, #4
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	bfb8      	it	lt
 8007bbe:	18e4      	addlt	r4, r4, r3
 8007bc0:	f000 f8d2 	bl	8007d68 <__malloc_lock>
 8007bc4:	4a1f      	ldr	r2, [pc, #124]	; (8007c44 <_free_r+0x98>)
 8007bc6:	6813      	ldr	r3, [r2, #0]
 8007bc8:	4610      	mov	r0, r2
 8007bca:	b933      	cbnz	r3, 8007bda <_free_r+0x2e>
 8007bcc:	6063      	str	r3, [r4, #4]
 8007bce:	6014      	str	r4, [r2, #0]
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bd6:	f000 b8c8 	b.w	8007d6a <__malloc_unlock>
 8007bda:	42a3      	cmp	r3, r4
 8007bdc:	d90c      	bls.n	8007bf8 <_free_r+0x4c>
 8007bde:	6821      	ldr	r1, [r4, #0]
 8007be0:	1862      	adds	r2, r4, r1
 8007be2:	4293      	cmp	r3, r2
 8007be4:	bf04      	itt	eq
 8007be6:	681a      	ldreq	r2, [r3, #0]
 8007be8:	685b      	ldreq	r3, [r3, #4]
 8007bea:	6063      	str	r3, [r4, #4]
 8007bec:	bf04      	itt	eq
 8007bee:	1852      	addeq	r2, r2, r1
 8007bf0:	6022      	streq	r2, [r4, #0]
 8007bf2:	6004      	str	r4, [r0, #0]
 8007bf4:	e7ec      	b.n	8007bd0 <_free_r+0x24>
 8007bf6:	4613      	mov	r3, r2
 8007bf8:	685a      	ldr	r2, [r3, #4]
 8007bfa:	b10a      	cbz	r2, 8007c00 <_free_r+0x54>
 8007bfc:	42a2      	cmp	r2, r4
 8007bfe:	d9fa      	bls.n	8007bf6 <_free_r+0x4a>
 8007c00:	6819      	ldr	r1, [r3, #0]
 8007c02:	1858      	adds	r0, r3, r1
 8007c04:	42a0      	cmp	r0, r4
 8007c06:	d10b      	bne.n	8007c20 <_free_r+0x74>
 8007c08:	6820      	ldr	r0, [r4, #0]
 8007c0a:	4401      	add	r1, r0
 8007c0c:	1858      	adds	r0, r3, r1
 8007c0e:	4282      	cmp	r2, r0
 8007c10:	6019      	str	r1, [r3, #0]
 8007c12:	d1dd      	bne.n	8007bd0 <_free_r+0x24>
 8007c14:	6810      	ldr	r0, [r2, #0]
 8007c16:	6852      	ldr	r2, [r2, #4]
 8007c18:	605a      	str	r2, [r3, #4]
 8007c1a:	4401      	add	r1, r0
 8007c1c:	6019      	str	r1, [r3, #0]
 8007c1e:	e7d7      	b.n	8007bd0 <_free_r+0x24>
 8007c20:	d902      	bls.n	8007c28 <_free_r+0x7c>
 8007c22:	230c      	movs	r3, #12
 8007c24:	602b      	str	r3, [r5, #0]
 8007c26:	e7d3      	b.n	8007bd0 <_free_r+0x24>
 8007c28:	6820      	ldr	r0, [r4, #0]
 8007c2a:	1821      	adds	r1, r4, r0
 8007c2c:	428a      	cmp	r2, r1
 8007c2e:	bf04      	itt	eq
 8007c30:	6811      	ldreq	r1, [r2, #0]
 8007c32:	6852      	ldreq	r2, [r2, #4]
 8007c34:	6062      	str	r2, [r4, #4]
 8007c36:	bf04      	itt	eq
 8007c38:	1809      	addeq	r1, r1, r0
 8007c3a:	6021      	streq	r1, [r4, #0]
 8007c3c:	605c      	str	r4, [r3, #4]
 8007c3e:	e7c7      	b.n	8007bd0 <_free_r+0x24>
 8007c40:	bd38      	pop	{r3, r4, r5, pc}
 8007c42:	bf00      	nop
 8007c44:	200007a8 	.word	0x200007a8

08007c48 <_malloc_r>:
 8007c48:	b570      	push	{r4, r5, r6, lr}
 8007c4a:	1ccd      	adds	r5, r1, #3
 8007c4c:	f025 0503 	bic.w	r5, r5, #3
 8007c50:	3508      	adds	r5, #8
 8007c52:	2d0c      	cmp	r5, #12
 8007c54:	bf38      	it	cc
 8007c56:	250c      	movcc	r5, #12
 8007c58:	2d00      	cmp	r5, #0
 8007c5a:	4606      	mov	r6, r0
 8007c5c:	db01      	blt.n	8007c62 <_malloc_r+0x1a>
 8007c5e:	42a9      	cmp	r1, r5
 8007c60:	d903      	bls.n	8007c6a <_malloc_r+0x22>
 8007c62:	230c      	movs	r3, #12
 8007c64:	6033      	str	r3, [r6, #0]
 8007c66:	2000      	movs	r0, #0
 8007c68:	bd70      	pop	{r4, r5, r6, pc}
 8007c6a:	f000 f87d 	bl	8007d68 <__malloc_lock>
 8007c6e:	4a21      	ldr	r2, [pc, #132]	; (8007cf4 <_malloc_r+0xac>)
 8007c70:	6814      	ldr	r4, [r2, #0]
 8007c72:	4621      	mov	r1, r4
 8007c74:	b991      	cbnz	r1, 8007c9c <_malloc_r+0x54>
 8007c76:	4c20      	ldr	r4, [pc, #128]	; (8007cf8 <_malloc_r+0xb0>)
 8007c78:	6823      	ldr	r3, [r4, #0]
 8007c7a:	b91b      	cbnz	r3, 8007c84 <_malloc_r+0x3c>
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	f000 f863 	bl	8007d48 <_sbrk_r>
 8007c82:	6020      	str	r0, [r4, #0]
 8007c84:	4629      	mov	r1, r5
 8007c86:	4630      	mov	r0, r6
 8007c88:	f000 f85e 	bl	8007d48 <_sbrk_r>
 8007c8c:	1c43      	adds	r3, r0, #1
 8007c8e:	d124      	bne.n	8007cda <_malloc_r+0x92>
 8007c90:	230c      	movs	r3, #12
 8007c92:	6033      	str	r3, [r6, #0]
 8007c94:	4630      	mov	r0, r6
 8007c96:	f000 f868 	bl	8007d6a <__malloc_unlock>
 8007c9a:	e7e4      	b.n	8007c66 <_malloc_r+0x1e>
 8007c9c:	680b      	ldr	r3, [r1, #0]
 8007c9e:	1b5b      	subs	r3, r3, r5
 8007ca0:	d418      	bmi.n	8007cd4 <_malloc_r+0x8c>
 8007ca2:	2b0b      	cmp	r3, #11
 8007ca4:	d90f      	bls.n	8007cc6 <_malloc_r+0x7e>
 8007ca6:	600b      	str	r3, [r1, #0]
 8007ca8:	50cd      	str	r5, [r1, r3]
 8007caa:	18cc      	adds	r4, r1, r3
 8007cac:	4630      	mov	r0, r6
 8007cae:	f000 f85c 	bl	8007d6a <__malloc_unlock>
 8007cb2:	f104 000b 	add.w	r0, r4, #11
 8007cb6:	1d23      	adds	r3, r4, #4
 8007cb8:	f020 0007 	bic.w	r0, r0, #7
 8007cbc:	1ac3      	subs	r3, r0, r3
 8007cbe:	d0d3      	beq.n	8007c68 <_malloc_r+0x20>
 8007cc0:	425a      	negs	r2, r3
 8007cc2:	50e2      	str	r2, [r4, r3]
 8007cc4:	e7d0      	b.n	8007c68 <_malloc_r+0x20>
 8007cc6:	428c      	cmp	r4, r1
 8007cc8:	684b      	ldr	r3, [r1, #4]
 8007cca:	bf16      	itet	ne
 8007ccc:	6063      	strne	r3, [r4, #4]
 8007cce:	6013      	streq	r3, [r2, #0]
 8007cd0:	460c      	movne	r4, r1
 8007cd2:	e7eb      	b.n	8007cac <_malloc_r+0x64>
 8007cd4:	460c      	mov	r4, r1
 8007cd6:	6849      	ldr	r1, [r1, #4]
 8007cd8:	e7cc      	b.n	8007c74 <_malloc_r+0x2c>
 8007cda:	1cc4      	adds	r4, r0, #3
 8007cdc:	f024 0403 	bic.w	r4, r4, #3
 8007ce0:	42a0      	cmp	r0, r4
 8007ce2:	d005      	beq.n	8007cf0 <_malloc_r+0xa8>
 8007ce4:	1a21      	subs	r1, r4, r0
 8007ce6:	4630      	mov	r0, r6
 8007ce8:	f000 f82e 	bl	8007d48 <_sbrk_r>
 8007cec:	3001      	adds	r0, #1
 8007cee:	d0cf      	beq.n	8007c90 <_malloc_r+0x48>
 8007cf0:	6025      	str	r5, [r4, #0]
 8007cf2:	e7db      	b.n	8007cac <_malloc_r+0x64>
 8007cf4:	200007a8 	.word	0x200007a8
 8007cf8:	200007ac 	.word	0x200007ac

08007cfc <_realloc_r>:
 8007cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfe:	4607      	mov	r7, r0
 8007d00:	4614      	mov	r4, r2
 8007d02:	460e      	mov	r6, r1
 8007d04:	b921      	cbnz	r1, 8007d10 <_realloc_r+0x14>
 8007d06:	4611      	mov	r1, r2
 8007d08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007d0c:	f7ff bf9c 	b.w	8007c48 <_malloc_r>
 8007d10:	b922      	cbnz	r2, 8007d1c <_realloc_r+0x20>
 8007d12:	f7ff ff4b 	bl	8007bac <_free_r>
 8007d16:	4625      	mov	r5, r4
 8007d18:	4628      	mov	r0, r5
 8007d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d1c:	f000 f826 	bl	8007d6c <_malloc_usable_size_r>
 8007d20:	42a0      	cmp	r0, r4
 8007d22:	d20f      	bcs.n	8007d44 <_realloc_r+0x48>
 8007d24:	4621      	mov	r1, r4
 8007d26:	4638      	mov	r0, r7
 8007d28:	f7ff ff8e 	bl	8007c48 <_malloc_r>
 8007d2c:	4605      	mov	r5, r0
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	d0f2      	beq.n	8007d18 <_realloc_r+0x1c>
 8007d32:	4631      	mov	r1, r6
 8007d34:	4622      	mov	r2, r4
 8007d36:	f7ff ff15 	bl	8007b64 <memcpy>
 8007d3a:	4631      	mov	r1, r6
 8007d3c:	4638      	mov	r0, r7
 8007d3e:	f7ff ff35 	bl	8007bac <_free_r>
 8007d42:	e7e9      	b.n	8007d18 <_realloc_r+0x1c>
 8007d44:	4635      	mov	r5, r6
 8007d46:	e7e7      	b.n	8007d18 <_realloc_r+0x1c>

08007d48 <_sbrk_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4c06      	ldr	r4, [pc, #24]	; (8007d64 <_sbrk_r+0x1c>)
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	4605      	mov	r5, r0
 8007d50:	4608      	mov	r0, r1
 8007d52:	6023      	str	r3, [r4, #0]
 8007d54:	f7fb f8b0 	bl	8002eb8 <_sbrk>
 8007d58:	1c43      	adds	r3, r0, #1
 8007d5a:	d102      	bne.n	8007d62 <_sbrk_r+0x1a>
 8007d5c:	6823      	ldr	r3, [r4, #0]
 8007d5e:	b103      	cbz	r3, 8007d62 <_sbrk_r+0x1a>
 8007d60:	602b      	str	r3, [r5, #0]
 8007d62:	bd38      	pop	{r3, r4, r5, pc}
 8007d64:	20000b10 	.word	0x20000b10

08007d68 <__malloc_lock>:
 8007d68:	4770      	bx	lr

08007d6a <__malloc_unlock>:
 8007d6a:	4770      	bx	lr

08007d6c <_malloc_usable_size_r>:
 8007d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d70:	1f18      	subs	r0, r3, #4
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	bfbc      	itt	lt
 8007d76:	580b      	ldrlt	r3, [r1, r0]
 8007d78:	18c0      	addlt	r0, r0, r3
 8007d7a:	4770      	bx	lr

08007d7c <_init>:
 8007d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d7e:	bf00      	nop
 8007d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d82:	bc08      	pop	{r3}
 8007d84:	469e      	mov	lr, r3
 8007d86:	4770      	bx	lr

08007d88 <_fini>:
 8007d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d8a:	bf00      	nop
 8007d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d8e:	bc08      	pop	{r3}
 8007d90:	469e      	mov	lr, r3
 8007d92:	4770      	bx	lr
