Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:37:06 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : mkSMAdapter4B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.166ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.736ns (46.258%)  route 2.017ns (53.742%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_3__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_3__0/O
                         net (fo=87, unplaced)        0.430     4.737    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_3__0
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.780 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_1__0/O
                         net (fo=1, unplaced)         0.434     5.214    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__DEQ
                         FIFO36E1                                     r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.356     4.048    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                          4.048    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                 -1.166    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.736ns (47.015%)  route 1.956ns (52.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
                         net (fo=50, unplaced)        0.416     4.723    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.766 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
                         net (fo=12, unplaced)        0.388     5.154    n_434_size_fifoc
                         FDRE                                         r  mesgLengthSoFar_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[0]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_R)       -0.271     4.133    mesgLengthSoFar_reg[0]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.736ns (47.015%)  route 1.956ns (52.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
                         net (fo=50, unplaced)        0.416     4.723    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.766 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
                         net (fo=12, unplaced)        0.388     5.154    n_434_size_fifoc
                         FDRE                                         r  mesgLengthSoFar_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[10]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_R)       -0.271     4.133    mesgLengthSoFar_reg[10]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.736ns (47.015%)  route 1.956ns (52.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
                         net (fo=50, unplaced)        0.416     4.723    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.766 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
                         net (fo=12, unplaced)        0.388     5.154    n_434_size_fifoc
                         FDRE                                         r  mesgLengthSoFar_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[11]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_R)       -0.271     4.133    mesgLengthSoFar_reg[11]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.736ns (47.015%)  route 1.956ns (52.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
                         net (fo=50, unplaced)        0.416     4.723    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.766 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
                         net (fo=12, unplaced)        0.388     5.154    n_434_size_fifoc
                         FDRE                                         r  mesgLengthSoFar_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[1]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_R)       -0.271     4.133    mesgLengthSoFar_reg[1]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.736ns (47.015%)  route 1.956ns (52.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
                         net (fo=50, unplaced)        0.416     4.723    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.766 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
                         net (fo=12, unplaced)        0.388     5.154    n_434_size_fifoc
                         FDRE                                         r  mesgLengthSoFar_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[2]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_R)       -0.271     4.133    mesgLengthSoFar_reg[2]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.736ns (47.015%)  route 1.956ns (52.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
                         net (fo=50, unplaced)        0.416     4.723    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.766 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
                         net (fo=12, unplaced)        0.388     5.154    n_434_size_fifoc
                         FDRE                                         r  mesgLengthSoFar_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[3]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_R)       -0.271     4.133    mesgLengthSoFar_reg[3]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.736ns (47.015%)  route 1.956ns (52.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
                         net (fo=50, unplaced)        0.416     4.723    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.766 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
                         net (fo=12, unplaced)        0.388     5.154    n_434_size_fifoc
                         FDRE                                         r  mesgLengthSoFar_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[4]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_R)       -0.271     4.133    mesgLengthSoFar_reg[4]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.736ns (47.015%)  route 1.956ns (52.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
                         net (fo=50, unplaced)        0.416     4.723    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.766 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
                         net (fo=12, unplaced)        0.388     5.154    n_434_size_fifoc
                         FDRE                                         r  mesgLengthSoFar_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[5]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_R)       -0.271     4.133    mesgLengthSoFar_reg[5]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.736ns (47.015%)  route 1.956ns (52.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.434     1.461    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.564     3.025 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=7, unplaced)         0.434     3.460    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.503 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_5/O
                         net (fo=2, unplaced)         0.255     3.758    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     3.801 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, unplaced)        0.463     4.264    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.307 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
                         net (fo=50, unplaced)        0.416     4.723    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
                                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.043     4.766 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
                         net (fo=12, unplaced)        0.388     5.154    n_434_size_fifoc
                         FDRE                                         r  mesgLengthSoFar_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     3.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     3.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     3.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.413     4.296    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[6]/C
                         clock pessimism              0.143     4.439    
                         clock uncertainty           -0.035     4.404    
                         FDRE (Setup_fdre_C_R)       -0.271     4.133    mesgLengthSoFar_reg[6]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -1.021    




