// Seed: 995395868
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  id_2(
      id_1, 1, 1, id_1, id_1
  );
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input wor id_2,
    output supply0 id_3,
    output wand id_4,
    input supply1 id_5,
    output logic id_6,
    output uwire id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    output uwire id_11,
    output uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri id_15
    , id_24,
    input wand id_16,
    input supply1 id_17,
    input supply0 id_18,
    input supply1 id_19,
    output tri id_20,
    input wor id_21,
    input tri1 id_22
);
  assign id_9 = 1;
  assign id_4 = ~1 - id_16;
  module_0 modCall_1 (id_24);
  assign modCall_1.id_1 = 0;
  wire id_25, id_26;
  always @(posedge id_26 or posedge ~1) begin : LABEL_0
    if (1) begin : LABEL_0
      id_9 = 1'b0;
    end
  end
  nor primCall (
      id_7,
      id_22,
      id_14,
      id_19,
      id_17,
      id_21,
      id_8,
      id_10,
      id_13,
      id_1,
      id_5,
      id_16,
      id_18,
      id_15,
      id_24
  );
  initial id_6 <= 1;
  assign id_20 = 1;
endmodule
