/*


 Copyright (c) 2002-2016 Microsemi Corporation "Microsemi". All Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted but only in
 connection with products utilizing the Microsemi switch and PHY products.
 Permission is also granted for you to integrate into other products, disclose,
 transmit and distribute the software only in an absolute machine readable format
 (e.g. HEX file) and only in or with products utilizing the Microsemi switch and
 PHY products.  The source code of the software may not be disclosed, transmitted
 or distributed without the prior written permission of Microsemi.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software.  Microsemi retains all ownership,
 copyright, trade secret and proprietary rights in the software and its source code,
 including all modifications thereto.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL WARRANTIES
 OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES ARE EXPRESS,
 IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION, WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND NON-INFRINGEMENT.

*/
// register structures for mode OTU1_S

#define OTU_TBL_SIZE   9
 static static_cfg_t otu_otu1_s_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU1_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU1_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU1_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU1_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU1_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU1_S), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU1_S | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU1_S | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU1_S), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU1_S), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU1_S | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU1_S), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU1_S | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU1_S), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU1_S | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU1_S), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU1_S), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU1_S), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU1_S), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU2_A

static static_cfg_t otu_otu2_a_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU2_A | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU2_A | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU2_A | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU2_A | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU2_A | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU2_A), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_A | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU2_A | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_A), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU2_A), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_A | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_A), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_A | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_A), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_A | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_A), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU2_A), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_A), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_A), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU2_S

static static_cfg_t otu_otu2_s_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU2_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU2_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU2_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU2_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU2_S | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU2_S), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_S | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU2_S | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_S), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU2_S), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_S | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_S), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_S | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_S), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_S | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_S), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU2_S), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_S), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_S), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU2_GFP

static static_cfg_t otu_otu2_gfp_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU2_GFP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU2_GFP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU2_GFP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU2_GFP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU2_GFP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU2_GFP), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_GFP | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU2_GFP | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_GFP), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU2_GFP), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_GFP | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_GFP), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_GFP | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_GFP), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_GFP | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_GFP), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU2_GFP), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_GFP), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_GFP), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU2_EXT

static static_cfg_t otu_otu2_ext_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU2_EXT | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU2_EXT | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU2_EXT | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU2_EXT | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU2_EXT | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU2_EXT), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_EXT | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU2_EXT | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_EXT), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU2_EXT), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_EXT | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_EXT), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_EXT | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_EXT), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_EXT | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_EXT), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU2_EXT), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_EXT), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_EXT), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU2_8GFC

static static_cfg_t otu_otu2_8gfc_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU2_8GFC | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU2_8GFC | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU2_8GFC | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU2_8GFC | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU2_8GFC | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU2_8GFC), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_8GFC | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU2_8GFC | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_8GFC), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU2_8GFC), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_8GFC | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_8GFC), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_8GFC | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_8GFC), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_8GFC | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_8GFC), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU2_8GFC), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_8GFC), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_8GFC), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU1_S_SFI

static static_cfg_t otu_otu1_s_sfi_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU1_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU1_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU1_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU1_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU1_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU1_S_SFI), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU1_S_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU1_S_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU1_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU1_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU1_S_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU1_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU1_S_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU1_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU1_S_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU1_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU1_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU1_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU1_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU2_A_SFI

static static_cfg_t otu_otu2_a_sfi_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU2_A_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU2_A_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU2_A_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU2_A_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU2_A_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU2_A_SFI), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_A_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU2_A_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_A_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU2_A_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_A_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_A_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_A_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_A_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_A_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_A_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU2_A_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_A_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_A_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU2_S_SFI

static static_cfg_t otu_otu2_s_sfi_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU2_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU2_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU2_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU2_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU2_S_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU2_S_SFI), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_S_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU2_S_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU2_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_S_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_S_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_S_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU2_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_S_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU2_GFP_SFI

static static_cfg_t otu_otu2_gfp_sfi_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU2_GFP_SFI), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_GFP_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU2_GFP_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_GFP_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_GFP_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_GFP_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_GFP_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU2_GFP_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_GFP_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_GFP_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode OTU2_8GFC_SFI

static static_cfg_t otu_otu2_8gfc_sfi_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_OTU2_8GFC_SFI), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_8GFC_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_OTU2_8GFC_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_8GFC_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_OTU2_8GFC_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_OTU2_8GFC_SFI | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_OTU2_8GFC_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_OTU2_8GFC_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_8GFC_SFI), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_OTU2_8GFC_SFI), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode STREAM

static static_cfg_t otu_stream_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_STREAM | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_STREAM | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_STREAM | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_STREAM | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_STREAM | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_STREAM), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_STREAM | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_STREAM | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_STREAM), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_STREAM), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_STREAM | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_STREAM), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_STREAM | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_STREAM), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_STREAM | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_STREAM), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_STREAM), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_STREAM), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_STREAM), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


// register structures for mode BYP

static static_cfg_t otu_byp_tbl[9] = { {DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG(0), (VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL_BYP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN_BYP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE_BYP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA_BYP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS_BYP | VTSS_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS_BYP), (VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GFP_SEL | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_OTU2ODU_EN | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_GAP_MODE | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_CLK_ENA | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_TX_BYPASS | VTSS_M_OTN_WRAPPER_WRAPPER_GROUP_CONTROL_REG_RX_BYPASS)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE_BYP | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE_BYP | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_BYP), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_OTU_FRAME_TYPE | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING_BYP), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_FA_OTU_CONTROL_OTU_BLANKING)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING_BYP | VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE_BYP), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE_BYP | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD_BYP), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_STREAMING_MODE | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_EXTENDED_OPU_PAYLOAD)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING_BYP | VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE_BYP), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_ASYNC_MAPPING | VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_OPU_CONTROL_STUFF_ENABLE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE_BYP), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_ERR_SYNC_MODE)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET_BYP), (VTSS_M_OTN_WRAPPER_XCO2_TX_OTN_XCO2_TX_OTN_GLOBAL_CONTROL_FIFO_RESET)},
				{DAYTONA_BLOCK_OTN_WRAPPER, VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL(0), (VTSS_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET_BYP), (VTSS_M_OTN_WRAPPER_XCO2_RX_OTN_XCO2_RX_OTN_GLOBAL_CONTROL_FIFO_RESET)} };


static const static_cfg_t *otu_config_table[BM_OTU_LAST] = {
    otu_otu1_s_tbl,
    otu_otu2_a_tbl,
    otu_otu2_s_tbl,
    otu_otu2_gfp_tbl,
    otu_otu2_ext_tbl,
    otu_otu2_8gfc_tbl,
    otu_otu1_s_sfi_tbl,
    otu_otu2_a_sfi_tbl,
    otu_otu2_s_sfi_tbl,
    otu_otu2_gfp_sfi_tbl,
    otu_otu2_8gfc_sfi_tbl,
    otu_stream_tbl,
    otu_byp_tbl,
};

