// Seed: 3738431563
module module_0 (
    input tri id_0,
    input uwire id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    input wire id_14,
    input supply1 id_15,
    input wor id_16,
    input tri0 id_17,
    output supply1 id_18,
    input supply0 id_19,
    input supply1 id_20
);
  wire id_22 = id_22;
  assign id_7 = id_19;
  wire id_23;
  assign id_2 = 1 - 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wire id_7,
    output supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri id_13,
    output wor id_14,
    input wand id_15,
    input supply0 id_16,
    output wor id_17,
    input tri1 id_18,
    input wand id_19,
    output logic id_20,
    input uwire id_21,
    input wor id_22,
    input tri0 id_23,
    input tri1 id_24,
    input wand id_25,
    input tri0 id_26,
    input tri0 id_27,
    input tri0 id_28,
    output wor id_29,
    output tri id_30,
    input tri0 id_31,
    output tri id_32,
    output supply1 id_33
);
  always_comb id_20 <= id_21;
  logic id_35;
  module_0 modCall_1 (
      id_19,
      id_27,
      id_32,
      id_22,
      id_18,
      id_10,
      id_9,
      id_4,
      id_13,
      id_9,
      id_26,
      id_2,
      id_22,
      id_21,
      id_6,
      id_15,
      id_7,
      id_28,
      id_4,
      id_25,
      id_19
  );
  always_comb @(posedge 1'b0);
  logic id_36;
  ;
  wire id_37;
endmodule
