****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000.000
	-max_paths 100
	-transition_time
	-crosstalk_delta
	-pba_mode exhaustive
	-sort_by slack
Design : wrapper
Version: T-2022.03
Date   : Thu Jan 30 20:38:44 2025
****************************************


  Startpoint: regfile_data_reg_1_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_1_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00004/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.116    -0.116
  clk (in)                                                                                                                           0.035           0.017 &  -0.099 r
  clk (net)                                                                                                             3 
  CTS_ccl_a_buf_00004/clk (b15cbf000an1n48x5)                                                                                0.000   0.038   0.000   0.008 &  -0.091 r
  CTS_ccl_a_buf_00004/clkout (b15cbf000an1n48x5)                                                                                     0.022           0.039 &  -0.052 r
  CTS_3 (net)                                                                                                          35 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk (b15cilb01hn1n16x5)                                                                      0.000   0.036   0.000   0.017 &  -0.035 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)                                                                           0.024           0.046 &   0.011 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_7/clk (b15fqn003hn1n02x3)                                                                               0.000   0.025   0.000   0.004 &   0.015 r
  regfile_data_reg_1_7/o (b15fqn003hn1n02x3)                                                                                         0.010           0.054 &   0.069 f
  FE_PHN1220_regfile_data_1_7 (net)                                                                                     1 
  FE_PHC1220_regfile_data_1_7/a (b15bfn000an1n08x5)                                                                          0.000   0.010   0.000   0.000 &   0.069 f
  FE_PHC1220_regfile_data_1_7/o (b15bfn000an1n08x5)                                                                                  0.005           0.023 &   0.092 f
  FE_PHN289_regfile_data_1_7 (net)                                                                                      1 
  FE_PHC289_regfile_data_1_7/a (b15bfn000an1n02x5)                                                                           0.000   0.005   0.000   0.000 &   0.092 f
  FE_PHC289_regfile_data_1_7/o (b15bfn000an1n02x5)                                                                                   0.012           0.020 &   0.112 f
  regfile_data_1_7 (net)                                                                                                2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_1_7/d (b15fqn003hn1n02x3)                              0.000   0.012   0.000   0.000 &   0.112 f
  data arrival time                                                                                                                                            0.112

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.116    -0.116
  clk (in)                                                                                                                           0.035           0.017 &  -0.099 r
  clk (net)                                                                                                             3 
  CTS_ccl_a_buf_00004/clk (b15cbf000an1n48x5)                                                                                0.000   0.038   0.000   0.008 &  -0.091 r
  CTS_ccl_a_buf_00004/clkout (b15cbf000an1n48x5)                                                                                     0.023           0.039 &  -0.052 r
  CTS_3 (net)                                                                                                          35 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST112/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.038   0.000   0.019 &  -0.033 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST112/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.048 &   0.015 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST112/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_1_7/clk (b15fqn003hn1n02x3)                            0.000   0.027   0.000   0.005 &   0.019 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.019
  library hold time                                                                                                                                  0.005     0.024
  data required time                                                                                                                                           0.024
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.024
  data arrival time                                                                                                                                           -0.112
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.088


  Startpoint: regfile_data_reg_1_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00004/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.116    -0.116
  clk (in)                                                                                                                           0.035           0.017 &  -0.099 r
  clk (net)                                                                                                             3 
  CTS_ccl_a_buf_00004/clk (b15cbf000an1n48x5)                                                                                0.000   0.038   0.000   0.008 &  -0.091 r
  CTS_ccl_a_buf_00004/clkout (b15cbf000an1n48x5)                                                                                     0.022           0.039 &  -0.052 r
  CTS_3 (net)                                                                                                          35 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk (b15cilb01hn1n16x5)                                                                      0.000   0.036   0.000   0.017 &  -0.035 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)                                                                           0.024           0.046 &   0.011 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_7/clk (b15fqn003hn1n02x3)                                                                               0.000   0.025   0.000   0.004 &   0.015 r
  regfile_data_reg_1_7/o (b15fqn003hn1n02x3)                                                                                         0.010           0.054 &   0.069 f
  FE_PHN1220_regfile_data_1_7 (net)                                                                                     1 
  FE_PHC1220_regfile_data_1_7/a (b15bfn000an1n08x5)                                                                          0.000   0.010   0.000   0.000 &   0.069 f
  FE_PHC1220_regfile_data_1_7/o (b15bfn000an1n08x5)                                                                                  0.005           0.023 &   0.092 f
  FE_PHN289_regfile_data_1_7 (net)                                                                                      1 
  FE_PHC289_regfile_data_1_7/a (b15bfn000an1n02x5)                                                                           0.000   0.005   0.000   0.000 &   0.092 f
  FE_PHC289_regfile_data_1_7/o (b15bfn000an1n02x5)                                                                                   0.012           0.020 &   0.112 f
  regfile_data_1_7 (net)                                                                                                2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_7/d (b15fqn003hn1n02x3)                              0.000   0.012   0.000   0.000 &   0.112 f
  data arrival time                                                                                                                                            0.112

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.116    -0.116
  clk (in)                                                                                                                           0.035           0.017 &  -0.099 r
  clk (net)                                                                                                             3 
  CTS_ccl_a_buf_00004/clk (b15cbf000an1n48x5)                                                                                0.000   0.038   0.000   0.008 &  -0.091 r
  CTS_ccl_a_buf_00004/clkout (b15cbf000an1n48x5)                                                                                     0.023           0.039 &  -0.052 r
  CTS_3 (net)                                                                                                          35 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.038   0.000   0.019 &  -0.033 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.026           0.048 &   0.014 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_7/clk (b15fqn003hn1n02x3)                            0.000   0.026   0.000   0.003 &   0.018 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.017
  library hold time                                                                                                                                  0.005     0.022
  data required time                                                                                                                                           0.022
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.022
  data arrival time                                                                                                                                           -0.112
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.090


 

1
