Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Sep 28 20:36:56 2020
| Host         : udrc-Alienware-m15 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            5 |
| Yes          | No                    | No                     |             199 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------+-------------------------------+------------------+----------------+
| Clock Signal |               Enable Signal              |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------+-------------------------------+------------------+----------------+
|  ap_clk      |                                          |                               |                5 |              6 |
|  ap_clk      | bd_0_i/hls_inst/U0/i_reg_1010            |                               |                4 |              7 |
|  ap_clk      | bd_0_i/hls_inst/U0/i_0_reg_67[6]_i_2_n_1 | bd_0_i/hls_inst/U0/i_0_reg_67 |                2 |              7 |
|  ap_clk      |                                          | ap_rst_n                      |                5 |             13 |
|  ap_clk      | bd_0_i/hls_inst/U0/a_0_load_A            |                               |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/a_0_load_B            |                               |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/c_1_load_A            |                               |                4 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/c_1_load_B            |                               |                4 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/b_0_load_B            |                               |                4 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/b_0_load_A            |                               |                4 |             32 |
+--------------+------------------------------------------+-------------------------------+------------------+----------------+


