<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title></title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 15:12:55 on 25.10.2019 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<pre>
<span class=C>-- VHDL Entity alien_game_lib.c2_t2_full_adder.symbol</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - wirdatma.UNKNOWN (HTC219-712-SPC)</span>
<span class=C>--          at - 14:33:42 30.09.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> c2_t2_full_adder <span class=K>IS</span>
   <span class=K>PORT</span>(
      carry_in  : <span class=A>IN</span>     <span class=T>std_logic</span>;
      input_0   : <span class=A>IN</span>     <span class=T>std_logic</span>;
      input_1   : <span class=A>IN</span>     <span class=T>std_logic</span>;
      carry_out : <span class=A>OUT</span>    <span class=T>std_logic</span>;
      sum       : <span class=A>OUT</span>    <span class=T>std_logic</span>
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> c2_t2_full_adder ;

<span class=C>--</span>
<span class=C>-- VHDL Architecture alien_game_lib.c2_t2_full_adder.struct</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - wirdatma.UNKNOWN (HTC219-712-SPC)</span>
<span class=C>--          at - 14:33:42 30.09.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;


<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> c2_t2_full_adder <span class=K>IS</span>

   <span class=C>-- Architecture declarations</span>

   <span class=C>-- Internal signal declarations</span>
   <span class=K>SIGNAL</span> din0 : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> din1 : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout : <span class=T>std_logic</span>;



<span class=K>BEGIN</span>

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_2' of 'and'</span>
   dout <= carry_in <span class=K>AND</span> din0;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_3' of 'and'</span>
   din1 <= input_1 <span class=K>AND</span> input_0;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_4' of 'or'</span>
   carry_out <= dout <span class=K>OR</span> din1;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_0' of 'xor'</span>
   din0 <= input_1 <span class=K>XOR</span> input_0;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_1' of 'xor'</span>
   sum <= din0 <span class=K>XOR</span> carry_in;

   <span class=C>-- Instance port mappings.</span>

<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../../scripts/is.js"></SCRIPT><SCRIPT SRC="../../scripts/imageFrame.js"></SCRIPT>
</body>
