<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_twi1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_twi1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__twi1_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a42b84aaceceeff8042d49a1f46806a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a42b84aaceceeff8042d49a1f46806a1b">REG_TWI1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090000U)</td></tr>
<tr class="memdesc:a42b84aaceceeff8042d49a1f46806a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Control Register  <a href="#a42b84aaceceeff8042d49a1f46806a1b">More...</a><br /></td></tr>
<tr class="separator:a42b84aaceceeff8042d49a1f46806a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62534651ce9cafed5c8b54b877a09b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a62534651ce9cafed5c8b54b877a09b82">REG_TWI1_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090004U)</td></tr>
<tr class="memdesc:a62534651ce9cafed5c8b54b877a09b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Master Mode Register  <a href="#a62534651ce9cafed5c8b54b877a09b82">More...</a><br /></td></tr>
<tr class="separator:a62534651ce9cafed5c8b54b877a09b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae11aa107a517dce0a8525648ef266af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#aae11aa107a517dce0a8525648ef266af">REG_TWI1_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090008U)</td></tr>
<tr class="memdesc:aae11aa107a517dce0a8525648ef266af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Slave Mode Register  <a href="#aae11aa107a517dce0a8525648ef266af">More...</a><br /></td></tr>
<tr class="separator:aae11aa107a517dce0a8525648ef266af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbb5a1b146444101673bc6f30f23261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a9fbb5a1b146444101673bc6f30f23261">REG_TWI1_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009000CU)</td></tr>
<tr class="memdesc:a9fbb5a1b146444101673bc6f30f23261"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Internal Address Register  <a href="#a9fbb5a1b146444101673bc6f30f23261">More...</a><br /></td></tr>
<tr class="separator:a9fbb5a1b146444101673bc6f30f23261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4880f55806a4cd191afe519deb2e4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#ab4880f55806a4cd191afe519deb2e4f1">REG_TWI1_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090010U)</td></tr>
<tr class="memdesc:ab4880f55806a4cd191afe519deb2e4f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Clock Waveform Generator Register  <a href="#ab4880f55806a4cd191afe519deb2e4f1">More...</a><br /></td></tr>
<tr class="separator:ab4880f55806a4cd191afe519deb2e4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa96e6430df4a8db7b65dd810d2f1668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#aaa96e6430df4a8db7b65dd810d2f1668">REG_TWI1_SR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40090020U)</td></tr>
<tr class="memdesc:aaa96e6430df4a8db7b65dd810d2f1668"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Status Register  <a href="#aaa96e6430df4a8db7b65dd810d2f1668">More...</a><br /></td></tr>
<tr class="separator:aaa96e6430df4a8db7b65dd810d2f1668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668b2c8284d862be929546fbad8227c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a668b2c8284d862be929546fbad8227c4">REG_TWI1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090024U)</td></tr>
<tr class="memdesc:a668b2c8284d862be929546fbad8227c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Interrupt Enable Register  <a href="#a668b2c8284d862be929546fbad8227c4">More...</a><br /></td></tr>
<tr class="separator:a668b2c8284d862be929546fbad8227c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac844e7f41e25d464af9d07e0d158a73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#ac844e7f41e25d464af9d07e0d158a73a">REG_TWI1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090028U)</td></tr>
<tr class="memdesc:ac844e7f41e25d464af9d07e0d158a73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Interrupt Disable Register  <a href="#ac844e7f41e25d464af9d07e0d158a73a">More...</a><br /></td></tr>
<tr class="separator:ac844e7f41e25d464af9d07e0d158a73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f93eab6ba3d9309b23d086da11674f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#af3f93eab6ba3d9309b23d086da11674f">REG_TWI1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009002CU)</td></tr>
<tr class="memdesc:af3f93eab6ba3d9309b23d086da11674f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Interrupt Mask Register  <a href="#af3f93eab6ba3d9309b23d086da11674f">More...</a><br /></td></tr>
<tr class="separator:af3f93eab6ba3d9309b23d086da11674f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5421293151077ae9b7f70b27fa03a386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a5421293151077ae9b7f70b27fa03a386">REG_TWI1_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40090030U)</td></tr>
<tr class="memdesc:a5421293151077ae9b7f70b27fa03a386"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Receive Holding Register  <a href="#a5421293151077ae9b7f70b27fa03a386">More...</a><br /></td></tr>
<tr class="separator:a5421293151077ae9b7f70b27fa03a386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d37b092caf36757cb324de80310bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#ab3d37b092caf36757cb324de80310bd0">REG_TWI1_THR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090034U)</td></tr>
<tr class="memdesc:ab3d37b092caf36757cb324de80310bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transmit Holding Register  <a href="#ab3d37b092caf36757cb324de80310bd0">More...</a><br /></td></tr>
<tr class="separator:ab3d37b092caf36757cb324de80310bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19de1468ea76d30c441acec016e224e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a19de1468ea76d30c441acec016e224e5">REG_TWI1_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090100U)</td></tr>
<tr class="memdesc:a19de1468ea76d30c441acec016e224e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Receive Pointer Register  <a href="#a19de1468ea76d30c441acec016e224e5">More...</a><br /></td></tr>
<tr class="separator:a19de1468ea76d30c441acec016e224e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d5b28e790897fa5515be78b76afc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#ab9d5b28e790897fa5515be78b76afc8d">REG_TWI1_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090104U)</td></tr>
<tr class="memdesc:ab9d5b28e790897fa5515be78b76afc8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Receive Counter Register  <a href="#ab9d5b28e790897fa5515be78b76afc8d">More...</a><br /></td></tr>
<tr class="separator:ab9d5b28e790897fa5515be78b76afc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01a70f9a2dd6d0d27004781a1a3449f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#ae01a70f9a2dd6d0d27004781a1a3449f">REG_TWI1_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090108U)</td></tr>
<tr class="memdesc:ae01a70f9a2dd6d0d27004781a1a3449f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transmit Pointer Register  <a href="#ae01a70f9a2dd6d0d27004781a1a3449f">More...</a><br /></td></tr>
<tr class="separator:ae01a70f9a2dd6d0d27004781a1a3449f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9213f47f08a5dfc6e7ebc102e0ce9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#ae9213f47f08a5dfc6e7ebc102e0ce9b1">REG_TWI1_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009010CU)</td></tr>
<tr class="memdesc:ae9213f47f08a5dfc6e7ebc102e0ce9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transmit Counter Register  <a href="#ae9213f47f08a5dfc6e7ebc102e0ce9b1">More...</a><br /></td></tr>
<tr class="separator:ae9213f47f08a5dfc6e7ebc102e0ce9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f6972ca7510b34d559c6ad6ac86406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#af7f6972ca7510b34d559c6ad6ac86406">REG_TWI1_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090110U)</td></tr>
<tr class="memdesc:af7f6972ca7510b34d559c6ad6ac86406"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Receive Next Pointer Register  <a href="#af7f6972ca7510b34d559c6ad6ac86406">More...</a><br /></td></tr>
<tr class="separator:af7f6972ca7510b34d559c6ad6ac86406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fc6201bec0d94e194d9783a78ea71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a23fc6201bec0d94e194d9783a78ea71a">REG_TWI1_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090114U)</td></tr>
<tr class="memdesc:a23fc6201bec0d94e194d9783a78ea71a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Receive Next Counter Register  <a href="#a23fc6201bec0d94e194d9783a78ea71a">More...</a><br /></td></tr>
<tr class="separator:a23fc6201bec0d94e194d9783a78ea71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbc9258db6b846107dd6014095b41ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a2fbc9258db6b846107dd6014095b41ab">REG_TWI1_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090118U)</td></tr>
<tr class="memdesc:a2fbc9258db6b846107dd6014095b41ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transmit Next Pointer Register  <a href="#a2fbc9258db6b846107dd6014095b41ab">More...</a><br /></td></tr>
<tr class="separator:a2fbc9258db6b846107dd6014095b41ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd84a89241a2519bd8e131b7fae405c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a9dd84a89241a2519bd8e131b7fae405c">REG_TWI1_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009011CU)</td></tr>
<tr class="memdesc:a9dd84a89241a2519bd8e131b7fae405c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transmit Next Counter Register  <a href="#a9dd84a89241a2519bd8e131b7fae405c">More...</a><br /></td></tr>
<tr class="separator:a9dd84a89241a2519bd8e131b7fae405c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5195f31d54cec1d2085515c4239aff4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a5195f31d54cec1d2085515c4239aff4e">REG_TWI1_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090120U)</td></tr>
<tr class="memdesc:a5195f31d54cec1d2085515c4239aff4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transfer Control Register  <a href="#a5195f31d54cec1d2085515c4239aff4e">More...</a><br /></td></tr>
<tr class="separator:a5195f31d54cec1d2085515c4239aff4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d701fac1ee8a13a0f3500bd685d8ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi1_8h.html#a8d701fac1ee8a13a0f3500bd685d8ac3">REG_TWI1_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40090124U)</td></tr>
<tr class="memdesc:a8d701fac1ee8a13a0f3500bd685d8ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI1) Transfer Status Register  <a href="#a8d701fac1ee8a13a0f3500bd685d8ac3">More...</a><br /></td></tr>
<tr class="separator:a8d701fac1ee8a13a0f3500bd685d8ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a42b84aaceceeff8042d49a1f46806a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b84aaceceeff8042d49a1f46806a1b">&#9670;&nbsp;</a></span>REG_TWI1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00061">61</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="ab4880f55806a4cd191afe519deb2e4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4880f55806a4cd191afe519deb2e4f1">&#9670;&nbsp;</a></span>REG_TWI1_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_CWGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Clock Waveform Generator Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00065">65</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a9fbb5a1b146444101673bc6f30f23261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fbb5a1b146444101673bc6f30f23261">&#9670;&nbsp;</a></span>REG_TWI1_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_IADR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009000CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Internal Address Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00064">64</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="ac844e7f41e25d464af9d07e0d158a73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac844e7f41e25d464af9d07e0d158a73a">&#9670;&nbsp;</a></span>REG_TWI1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00068">68</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a668b2c8284d862be929546fbad8227c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668b2c8284d862be929546fbad8227c4">&#9670;&nbsp;</a></span>REG_TWI1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00067">67</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="af3f93eab6ba3d9309b23d086da11674f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f93eab6ba3d9309b23d086da11674f">&#9670;&nbsp;</a></span>REG_TWI1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009002CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00069">69</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a62534651ce9cafed5c8b54b877a09b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62534651ce9cafed5c8b54b877a09b82">&#9670;&nbsp;</a></span>REG_TWI1_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_MMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Master Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00062">62</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a5195f31d54cec1d2085515c4239aff4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5195f31d54cec1d2085515c4239aff4e">&#9670;&nbsp;</a></span>REG_TWI1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00080">80</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a8d701fac1ee8a13a0f3500bd685d8ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d701fac1ee8a13a0f3500bd685d8ac3">&#9670;&nbsp;</a></span>REG_TWI1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40090124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00081">81</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="ab9d5b28e790897fa5515be78b76afc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d5b28e790897fa5515be78b76afc8d">&#9670;&nbsp;</a></span>REG_TWI1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00073">73</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a5421293151077ae9b7f70b27fa03a386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5421293151077ae9b7f70b27fa03a386">&#9670;&nbsp;</a></span>REG_TWI1_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RHR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40090030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00070">70</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a23fc6201bec0d94e194d9783a78ea71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fc6201bec0d94e194d9783a78ea71a">&#9670;&nbsp;</a></span>REG_TWI1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00077">77</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="af7f6972ca7510b34d559c6ad6ac86406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f6972ca7510b34d559c6ad6ac86406">&#9670;&nbsp;</a></span>REG_TWI1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00076">76</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a19de1468ea76d30c441acec016e224e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19de1468ea76d30c441acec016e224e5">&#9670;&nbsp;</a></span>REG_TWI1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_RPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00072">72</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="aae11aa107a517dce0a8525648ef266af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae11aa107a517dce0a8525648ef266af">&#9670;&nbsp;</a></span>REG_TWI1_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_SMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Slave Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00063">63</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="aaa96e6430df4a8db7b65dd810d2f1668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa96e6430df4a8db7b65dd810d2f1668">&#9670;&nbsp;</a></span>REG_TWI1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_SR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40090020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00066">66</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="ae9213f47f08a5dfc6e7ebc102e0ce9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9213f47f08a5dfc6e7ebc102e0ce9b1">&#9670;&nbsp;</a></span>REG_TWI1_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_TCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009010CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00075">75</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="ab3d37b092caf36757cb324de80310bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d37b092caf36757cb324de80310bd0">&#9670;&nbsp;</a></span>REG_TWI1_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_THR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40090034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00071">71</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a9dd84a89241a2519bd8e131b7fae405c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd84a89241a2519bd8e131b7fae405c">&#9670;&nbsp;</a></span>REG_TWI1_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_TNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009011CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00079">79</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="a2fbc9258db6b846107dd6014095b41ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbc9258db6b846107dd6014095b41ab">&#9670;&nbsp;</a></span>REG_TWI1_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_TNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00078">78</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
<a id="ae01a70f9a2dd6d0d27004781a1a3449f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae01a70f9a2dd6d0d27004781a1a3449f">&#9670;&nbsp;</a></span>REG_TWI1_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI1_TPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40090108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI1) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi1_8h_source.html#l00074">74</a> of file <a class="el" href="instance__twi1_8h_source.html">instance_twi1.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
