// Seed: 3250222070
module module_0 (
    input supply1 id_0,
    output wire id_1
);
  wire id_3;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd8
) (
    input tri1 id_0,
    output logic id_1,
    output supply0 id_2,
    input supply0 _id_3,
    input supply1 id_4,
    input tri0 id_5
);
  generate
    id_7 :
    assert property (@(negedge 1'b0 or id_4) -1)
    else;
  endgenerate
  assign id_1 = -1;
  wire [id_3 : -1] id_8 = -1;
  always begin : LABEL_0
    id_1 = id_4;
  end
  assign id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_9 = id_9;
  wire id_10;
endmodule
