#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Aug 26 12:32:10 2024
# Process ID: 17780
# Current directory: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40512 C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.xpr
# Log file: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/vivado.log
# Journal file: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1\vivado.jou
# Running On: DESKTOP-4G64301, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33663 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/quick/Desktop/UTSAfall2024/DSD/labs/lab_1' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1477.996 ; gain = 367.980
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:26]
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Aug 26 12:32:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: tutorial
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2322.973 ; gain = 427.672
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:38]
INFO: [Synth 8-9937] previous definition of design element 'tutorial' is here [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:19]
INFO: [Synth 8-6157] synthesizing module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:26]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2429.953 ; gain = 534.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.953 ; gain = 534.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.953 ; gain = 534.652
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2508.461 ; gain = 613.160
9 Infos, 21 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2508.461 ; gain = 976.281
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/tutorial.dcp to C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Mon Aug 26 12:37:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2520.320 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -top tutorial -part xc7a100tcsg324-1 -lint 
Command: synth_design -top tutorial -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2711.582 ; gain = 86.703
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (1#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2818.691 ; gain = 193.812
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 26 12:41:15 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2818.691 ; gain = 193.812
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2818.691 ; gain = 193.812
current_design rtl_1
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2822.000 ; gain = 3.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2832.305 ; gain = 13.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2855.219 ; gain = 36.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2855.219 ; gain = 36.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2878.863 ; gain = 60.172
set_property is_loc_fixed false [get_ports [list  {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {swt[0]} {led[2]} {swt[2]} {led[1]} {swt[3]} {led[0]} {swt[7]} {swt[6]} {swt[5]} {swt[1]} {swt[4]}]]
INFO: [Vivado 12-1808] Property 'is_loc_fixed' is not supported for elaborated designs for objects of type 'port'.
set_property is_loc_fixed false [get_ports [list  {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {swt[0]} {led[2]} {swt[2]} {led[1]} {swt[3]} {led[0]} {swt[7]} {swt[6]} {swt[5]} {swt[1]} {swt[4]}]]
INFO: [Vivado 12-1808] Property 'is_loc_fixed' is not supported for elaborated designs for objects of type 'port'.
synth_design -top tutorial -part xc7a100tcsg324-1 -lint 
Command: synth_design -top tutorial -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2878.863 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (1#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2878.863 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 26 12:46:02 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2878.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2878.863 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/utils_1/imports/synth_1/tutorial.dcp with file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/tutorial.dcp
launch_runs synth_1 -jobs 8
[Mon Aug 26 12:47:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/runme.log
set_property is_loc_fixed false [get_ports [list  {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {swt[0]} {led[2]} {swt[2]} {led[1]} {swt[3]} {led[0]} {swt[7]} {swt[6]} {swt[5]} {swt[1]} {swt[4]}]]
INFO: [Vivado 12-1808] Property 'is_loc_fixed' is not supported for elaborated designs for objects of type 'port'.
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[7]}]]
file mkdir C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property target_constrs_file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc [current_fileset -constrset]
save_constraints -force
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tutorial_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tutorial_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj tutorial_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tutorial_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tutorial_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tutorial_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tutorial_tb_behav xil_defaultlib.tutorial_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tutorial_tb_behav xil_defaultlib.tutorial_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tutorial
Compiling module xil_defaultlib.tutorial_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tutorial_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tutorial_tb_behav -key {Behavioral:sim_1:Functional:tutorial_tb} -tclbatch {tutorial_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tutorial_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output matched at                  60
LED output matched at                 120
LED output matched at                 180
LED output matched at                 240
LED output matched at                 300
LED output matched at                 360
LED output matched at                 420
LED output matched at                 480
LED output matched at                 540
LED output matched at                 600
LED output matched at                 660
LED output matched at                 720
LED output matched at                 780
LED output matched at                 840
LED output matched at                 900
LED output matched at                 960
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tutorial_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2917.703 ; gain = 22.266
create_wave_config
synth_design -top tutorial -part xc7a100tcsg324-1 -lint 
Command: synth_design -top tutorial -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (1#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 26 13:06:02 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
synth_design -top tutorial -part xc7a100tcsg324-1 -lint 
Command: synth_design -top tutorial -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (1#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 26 13:06:46 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3794.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/utils_1/imports/synth_1/tutorial.dcp with file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/tutorial.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug 26 13:07:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top tutorial -part xc7a100tcsg324-1 -lint 
Command: synth_design -top tutorial -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (1#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 26 13:07:11 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
synth_design -top tutorial -part xc7a100tcsg324-1 -lint 
Command: synth_design -top tutorial -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (1#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 26 13:07:57 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/utils_1/imports/synth_1/tutorial.dcp with file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/tutorial.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1

ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top tutorial -part xc7a100tcsg324-1 -lint 
Command: synth_design -top tutorial -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'tutorial' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (1#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/sources_1/new/nf.v:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3794.137 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 26 13:09:59 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3794.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3794.137 ; gain = 0.000
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 26 13:17:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/runme.log
[Mon Aug 26 13:17:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/constrs_1/new/cf.xdc]
Completed Processing XDC Constraints

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/utils_1/imports/synth_1/tutorial.dcp with file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/tutorial.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug 26 13:19:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/utils_1/imports/synth_1/tutorial.dcp with file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/tutorial.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug 26 13:21:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/utils_1/imports/synth_1/tutorial.dcp with file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/tutorial.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
launch_runs synth_1 -jobs 8
[Mon Aug 26 13:22:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.srcs/utils_1/imports/synth_1/tutorial.dcp with file C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/tutorial.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug 26 13:23:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sources_1\new\nf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\quick\Desktop\UTSAfall2024\DSD\projects\lab_1\lab_1.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 26 13:25:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Aug 26 13:44:21 2024] Launched impl_1...
Run output will be captured here: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab_1/lab_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 14:25:49 2024...
