Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Wed Aug 23 23:21:45 2023
| Host             : Nathan_Macbook running 64-bit major release  (build 9200)
| Command          : report_power -file config_mpsoc_wrapper_power_routed.rpt -pb config_mpsoc_wrapper_power_summary_routed.pb -rpx config_mpsoc_wrapper_power_routed.rpx
| Design           : config_mpsoc_wrapper
| Device           : xcu55c-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.511        |
|   FPGA Power (W)         | 3.125        |
|   HBM Power (W)          | 0.386        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.234        |
| Device Static (W)        | 3.277        |
| Effective TJA (C/W)      | 0.4          |
| Max Ambient (C)          | 98.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        7 |       --- |             --- |
| CLB Logic                |     0.040 |    51525 |       --- |             --- |
|   LUT as Logic           |     0.033 |    27319 |   1303680 |            2.10 |
|   CARRY8                 |     0.003 |     1195 |    162960 |            0.73 |
|   LUT as Distributed RAM |     0.002 |       96 |    600960 |            0.02 |
|   Register               |     0.002 |    14450 |   2607360 |            0.55 |
|   LUT as Shift Register  |    <0.001 |      107 |    600960 |            0.02 |
|   BUFG                   |    <0.001 |       22 |        96 |           22.92 |
|   Others                 |     0.000 |     2071 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      823 |   1303680 |            0.06 |
| Signals                  |     0.027 |    42075 |       --- |             --- |
| Block RAM                |     0.038 |       22 |      2016 |            1.09 |
| MMCM                     |     0.097 |        0 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |      9024 |            0.03 |
| I/O                      |     0.002 |        5 |       624 |            0.80 |
| Static Power             |     3.277 |          |           |                 |
| Total                    |     3.511 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     1.421 |       0.155 |      1.266 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.238 |       0.000 |      0.238 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.033 |       0.003 |      0.030 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.876 |       0.054 |      0.822 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.036 |       0.001 |      0.035 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| VCC_IO_HBM |       1.200 |     0.082 |       0.000 |      0.082 |       NA    | Unspecified | NA         |
| VCC_HBM    |       1.200 |     0.152 |       0.000 |      0.152 |       NA    | Unspecified | NA         |
| VCCAUX_HBM |       2.500 |     0.043 |       0.000 |      0.043 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------+
| Clock                                                          | Domain                                                          | Constraint (ns) |
+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------+
| clk_out1_config_mpsoc_clk_wiz_1_1                              | config_mpsoc_i/clk_wiz_1/inst/clk_out1_config_mpsoc_clk_wiz_1_1 |            10.0 |
| config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                     |            33.3 |
| config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0             |            66.7 |
| refclk_clk_p                                                   | refclk_clk_p                                                    |            10.0 |
+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| config_mpsoc_wrapper          |     0.234 |
|   config_mpsoc_i              |     0.233 |
|     clk_wiz_1                 |     0.100 |
|       inst                    |     0.100 |
|     microblaze_0              |     0.011 |
|       U0                      |     0.011 |
|     microblaze_0_axi_intc     |     0.001 |
|       U0                      |     0.001 |
|     microblaze_0_local_memory |     0.001 |
|       lmb_bram                |     0.001 |
|     mySPAR_v1_0               |     0.118 |
|       inst                    |     0.118 |
+-------------------------------+-----------+


