/*
 * Copyright (C) 2016 Engicam srl
 * Milco Pratesi <support@engicam.com>
 *
 * based on Freescale file:
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not write to the Free Software
 * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
 * MA 02110-1301 USA
 *
 * Refer docs/README.imxmage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */
/* image version */

#define __ASSEMBLY__
#include <config.h>
#include "asm/arch/mx6-ddr.h"
#include "asm/arch/iomux.h"
#include "asm/arch/crm_regs.h"

IMAGE_VERSION 2

/*
 * Boot Device : one of spi, sd, eimnor, nand, sata:
 * spinor: flash_offset: 0x0400
 * nand:   flash_offset: 0x0400
 * sata:   flash_offset: 0x0400
 * sd/mmc: flash_offset: 0x0400
 * eimnor: flash_offset: 0x1000
 */


BOOT_FROM	sd

#ifdef CONFIG_USE_PLUGIN
/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
PLUGIN	board/freescale/mx6qsabreauto/plugin.bin 0x00907000
#else

#ifdef CONFIG_SECURE_BOOT
SECURE_BOOT
#endif

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */
DATA 4, MX6_IOM_DRAM_SDQS0, 0x00000028         
DATA 4, MX6_IOM_DRAM_SDQS1, 0x00000028         
DATA 4, MX6_IOM_DRAM_SDQS2, 0x00000028         
DATA 4, MX6_IOM_DRAM_SDQS3, 0x00000028         
DATA 4, MX6_IOM_DRAM_SDQS4, 0x00000028         
DATA 4, MX6_IOM_DRAM_SDQS5, 0x00000028         
DATA 4, MX6_IOM_DRAM_SDQS6, 0x00000028         
DATA 4, MX6_IOM_DRAM_SDQS7, 0x00000028         
DATA 4, MX6_IOM_DRAM_DQM0, 0x00000028         
DATA 4, MX6_IOM_DRAM_DQM1, 0x00000028         
DATA 4, MX6_IOM_DRAM_DQM2, 0x00000028         
DATA 4, MX6_IOM_DRAM_DQM3, 0x00000028         
DATA 4, MX6_IOM_DRAM_DQM4, 0x00000028         
DATA 4, MX6_IOM_DRAM_DQM5, 0x00000028         
DATA 4, MX6_IOM_DRAM_DQM6, 0x00000028         
DATA 4, MX6_IOM_DRAM_DQM7, 0x00000028         
DATA 4, MX6_IOM_DRAM_CAS, 0x00000030         
DATA 4, MX6_IOM_DRAM_RAS, 0x00000030         
DATA 4, MX6_IOM_DRAM_SDCLK_0, 0x00000030         
DATA 4, MX6_IOM_DRAM_SDCLK_1, 0x00000030         
DATA 4, MX6_IOM_DRAM_RESET, 0x00000030         
DATA 4, MX6_IOM_DRAM_SDCKE0, 0x00003000         
DATA 4, MX6_IOM_DRAM_SDCKE1, 0x00003000         
DATA 4, MX6_IOM_DRAM_SDBA2, 0x00000000         
DATA 4, MX6_IOM_DRAM_SDODT0, 0x00000030         
DATA 4, MX6_IOM_DRAM_SDODT1, 0x00000030         
DATA 4, MX6_IOM_GRP_B0DS, 0x00000030         
DATA 4, MX6_IOM_GRP_B1DS, 0x00000030         
DATA 4, MX6_IOM_GRP_B2DS, 0x00000030         
DATA 4, MX6_IOM_GRP_B3DS, 0x00000030         
DATA 4, MX6_IOM_GRP_B4DS, 0x00000030         
DATA 4, MX6_IOM_GRP_B5DS, 0x00000030         
DATA 4, MX6_IOM_GRP_B6DS, 0x00000030         
DATA 4, MX6_IOM_GRP_B7DS, 0x00000030         
DATA 4, MX6_IOM_GRP_ADDDS, 0x00000030         
DATA 4, MX6_IOM_DDRMODE_CTL, 0x00020000         
DATA 4, MX6_IOM_GRP_DDRPKE, 0x00000000         
DATA 4, MX6_IOM_GRP_DDRMODE, 0x00020000         
DATA 4, MX6_IOM_GRP_CTLDS, 0x00000030         
DATA 4, MX6_IOM_GRP_DDR_TYPE, 0x000C0000   
      
DATA 4, MX6_MMDC_P0_MPRDDQBY0DL, 0x33333333         
DATA 4, MX6_MMDC_P0_MPRDDQBY1DL, 0x33333333         
DATA 4, MX6_MMDC_P0_MPRDDQBY2DL, 0x33333333         
DATA 4, MX6_MMDC_P0_MPRDDQBY3DL, 0x33333333         
DATA 4, MX6_MMDC_P1_MPRDDQBY0DL, 0x33333333         
DATA 4, MX6_MMDC_P1_MPRDDQBY1DL, 0x33333333         
DATA 4, MX6_MMDC_P1_MPRDDQBY2DL, 0x33333333         
DATA 4, MX6_MMDC_P1_MPRDDQBY3DL, 0x33333333         
DATA 4, MX6_MMDC_P0_MDMISC, 0x00001740         
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008000         
DATA 4, MX6_MMDC_P0_MDCFG0, 0x8A8F7955         
DATA 4, MX6_MMDC_P0_MDCFG1, 0xFF328F64         
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF00DB         
DATA 4, MX6_MMDC_P0_MDRWD, 0x000026D2         
DATA 4, MX6_MMDC_P0_MDOR, 0x008F1023         
DATA 4, MX6_MMDC_P0_MDOTC, 0x09444040         
DATA 4, MX6_MMDC_P0_MDPDC, 0x00025576         
DATA 4, MX6_MMDC_P0_MDASP, 0x00000047         
DATA 4, MX6_MMDC_P0_MDCTL, 0x841A0000         
DATA 4, MX6_MMDC_P0_MDSCR, 0x04088032         
DATA 4, MX6_MMDC_P0_MDSCR, 0x0408803A         
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033         
DATA 4, MX6_MMDC_P0_MDSCR, 0x0000803B         
DATA 4, MX6_MMDC_P0_MDSCR, 0x00428031         
DATA 4, MX6_MMDC_P0_MDSCR, 0x00428039         
DATA 4, MX6_MMDC_P0_MDSCR, 0x09408030         
DATA 4, MX6_MMDC_P0_MDSCR, 0x09408038         
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040         
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008048         
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003         
DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xA1380003         
DATA 4, MX6_MMDC_P0_MDREF, 0x00005800         
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00011117         
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00011117         
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x43280334         
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x031C0314         
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x4318031C         
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x030C0258         
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x3E343A40         
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x383C3844         
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x40404440         
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x4C3E4446         
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x000E0009         
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x0018000E         
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x00000007         
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x00000000         
DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800         
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800         
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000         
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006         
                                       

/* set the default clock gate to save power */
DATA 4, CCM_CCGR0, 0x00003F3F         
DATA 4, CCM_CCGR1, 0x0030FC00         
DATA 4, CCM_CCGR2, 0x000FC000         
DATA 4, CCM_CCGR3, 0x33300000         
DATA 4, CCM_CCGR4, 0xFF00F300         
DATA 4, CCM_CCGR5, 0x0F0000C3         
DATA 4, CCM_CCGR6, 0x000003CC         

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4, MX6_IOMUXC_GPR4, 0xF00000CF
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4, MX6_IOMUXC_GPR6, 0x007F007F
DATA 4, MX6_IOMUXC_GPR7, 0x007F007F
#endif
