<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='918' ll='921' type='bool llvm::MachineRegisterInfo::isAllocatable(llvm::MCRegister PhysReg) const'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='645' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='856' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='912'>/// isAllocatable - Returns true when PhysReg belongs to an allocatable
  /// register class and it hasn&apos;t been reserved.
  ///
  /// Allocatable registers may show up in the allocation order of some virtual
  /// register, so a register allocator needs to track its liveness and
  /// availability.</doc>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='264' u='c' c='_ZN4llvm14VirtRegAuxInfo16weightCalcHelperERNS_12LiveIntervalEPNS_9SlotIndexES4_'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='569' u='c' c='_ZN4llvm22CriticalAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS1_7404272'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='345' u='c' c='_ZNK12_GLOBAL__N_110MachineCSE16PhysRegDefsReachEPN4llvm12MachineInstrES3_RNS1_8SmallSetINS1_10MCRegisterELj8ESt4lessIS5_EEERNS1_11SmallVectorISt4pairIjjELj2EEERb'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1642' u='c' c='_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1656' u='c' c='_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='524' u='c' c='_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1436' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='717' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='736' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='456' u='c' c='_ZN12_GLOBAL__N_110Coalescing5applyERN4llvm4PBQP8RegAlloc11PBQPRAGraphE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='524' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEN4llvm8RegisterERNS1_15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='560' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEN4llvm8RegisterEjRNS1_15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='128' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign9canAssignEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='660' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='358' u='c' c='_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='512' u='c' c='_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='608' u='c' c='_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='403' u='c' c='_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2001' u='c' c='_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2005' u='c' c='_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='180' u='c' c='_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
