==39452== Cachegrind, a cache and branch-prediction profiler
==39452== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39452== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39452== Command: ./sift .
==39452== 
--39452-- warning: L3 cache found, using its data for the LL simulation.
--39452-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39452-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39452== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39452== (see section Limitations in user manual)
==39452== NOTE: further instances of this message will not be shown
==39452== 
==39452== I   refs:      3,167,698,646
==39452== I1  misses:           11,628
==39452== LLi misses:            2,548
==39452== I1  miss rate:          0.00%
==39452== LLi miss rate:          0.00%
==39452== 
==39452== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39452== D1  misses:      113,502,626  ( 97,841,039 rd   +  15,661,587 wr)
==39452== LLd misses:        3,751,548  (  1,974,597 rd   +   1,776,951 wr)
==39452== D1  miss rate:          11.7% (       14.5%     +         5.3%  )
==39452== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39452== 
==39452== LL refs:         113,514,254  ( 97,852,667 rd   +  15,661,587 wr)
==39452== LL misses:         3,754,096  (  1,977,145 rd   +   1,776,951 wr)
==39452== LL miss rate:            0.1% (        0.1%     +         0.6%  )
