{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638908146484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638908146487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  7 15:15:46 2021 " "Processing started: Tue Dec  7 15:15:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638908146487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638908146487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GPU -c GPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off GPU -c GPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638908146488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1638908147024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147782 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavior " "Found design unit 1: decode-Behavior" {  } { { "decode.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/decode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147794 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finiteStateMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finiteStateMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finiteStateMachine-fsm " "Found design unit 1: finiteStateMachine-fsm" {  } { { "finiteStateMachine.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/finiteStateMachine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147808 ""} { "Info" "ISGN_ENTITY_NAME" "1 finiteStateMachine " "Found entity 1: finiteStateMachine" {  } { { "finiteStateMachine.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/finiteStateMachine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/sseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147823 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147837 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemSet1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problemSet1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problemSet1 " "Found entity 1: problemSet1" {  } { { "problemSet1.bdf" "" { Schematic "/home/student2/t11ngo/COE328 Labs/Lab 6/problemSet1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-Structure " "Found design unit 1: dec4to16-Structure" {  } { { "dec4to16.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/dec4to16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147865 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/dec4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/ALU2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147879 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/ALU2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemSet2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problemSet2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problemSet2 " "Found entity 1: problemSet2" {  } { { "problemSet2.bdf" "" { Schematic "/home/student2/t11ngo/COE328 Labs/Lab 6/problemSet2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-calculation " "Found design unit 1: ALU3-calculation" {  } { { "ALU3.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/ALU3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/ALU3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg2-Behavior " "Found design unit 1: sseg2-Behavior" {  } { { "sseg2.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/sseg2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147920 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg2 " "Found entity 1: sseg2" {  } { { "sseg2.vhd" "" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/sseg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemSet3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problemSet3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problemSet3 " "Found entity 1: problemSet3" {  } { { "problemSet3.bdf" "" { Schematic "/home/student2/t11ngo/COE328 Labs/Lab 6/problemSet3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmBDF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsmBDF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fsmBDF " "Found entity 1: fsmBDF" {  } { { "fsmBDF.bdf" "" { Schematic "/home/student2/t11ngo/COE328 Labs/Lab 6/fsmBDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1BDF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch1BDF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch1BDF " "Found entity 1: latch1BDF" {  } { { "latch1BDF.bdf" "" { Schematic "/home/student2/t11ngo/COE328 Labs/Lab 6/latch1BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16BDF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec4to16BDF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec4to16BDF " "Found entity 1: dec4to16BDF" {  } { { "dec4to16BDF.bdf" "" { Schematic "/home/student2/t11ngo/COE328 Labs/Lab 6/dec4to16BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638908147971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638908147971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dec4to16BDF " "Elaborating entity \"dec4to16BDF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638908148145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 dec4to16:inst " "Elaborating entity \"dec4to16\" for hierarchy \"dec4to16:inst\"" {  } { { "dec4to16BDF.bdf" "inst" { Schematic "/home/student2/t11ngo/COE328 Labs/Lab 6/dec4to16BDF.bdf" { { 144 256 416 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638908148181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode dec4to16:inst\|decode:\\G1:0:Dec_ri " "Elaborating entity \"decode\" for hierarchy \"dec4to16:inst\|decode:\\G1:0:Dec_ri\"" {  } { { "dec4to16.vhd" "\\G1:0:Dec_ri" { Text "/home/student2/t11ngo/COE328 Labs/Lab 6/dec4to16.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638908148186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638908149041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638908149041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638908149230 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638908149230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638908149230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638908149230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638908149328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  7 15:15:49 2021 " "Processing ended: Tue Dec  7 15:15:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638908149328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638908149328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638908149328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638908149328 ""}
