Analysis & Synthesis report for main_project
Wed Oct 02 19:27:06 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|m_next
 12. State Machine - |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|m_state
 13. State Machine - |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|i_next
 14. State Machine - |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|i_state
 15. State Machine - |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for softcore:inst|softcore_SDRAM_controller:sdram_controller
 23. Source assignments for softcore:inst|softcore_altpll_0:altpll_0
 24. Source assignments for softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_stdsync_sv6:stdsync2|softcore_altpll_0_dffpipe_l2c:dffpipe3
 25. Source assignments for softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux_001
 31. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 32. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux_003
 33. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux_004
 34. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 35. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 36. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 37. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 38. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 39. Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 40. Source assignments for softcore:inst|altera_reset_controller:rst_controller
 41. Source assignments for softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Parameter Settings for User Entity Instance: softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo
 46. Parameter Settings for User Entity Instance: softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo
 47. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 48. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 49. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 50. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 51. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 52. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 53. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
 54. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
 55. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 56. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 57. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 58. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 59. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 60. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 61. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 62. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 65. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
 68. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
 71. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
 72. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
 75. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
 78. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 79. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router|softcore_mm_interconnect_0_router_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_001:router_001|softcore_mm_interconnect_0_router_001_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_002|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_003|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_004|softcore_mm_interconnect_0_router_004_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_005|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_006|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_007:router_007|softcore_mm_interconnect_0_router_007_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_008|softcore_mm_interconnect_0_router_004_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
 91. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
 92. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
 93. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 94. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 95. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 96. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb
 97. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 98. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb
 99. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
100. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter
105. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter
107. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
108. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
109. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
110. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
111. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
112. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
113. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
114. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
115. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
116. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
117. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
118. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
119. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
120. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
121. Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
122. Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller
123. Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
124. Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
125. Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller_001
126. Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
127. Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
128. scfifo Parameter Settings by Entity Instance
129. Port Connectivity Checks: "softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
130. Port Connectivity Checks: "softcore:inst|altera_reset_controller:rst_controller_001"
131. Port Connectivity Checks: "softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
132. Port Connectivity Checks: "softcore:inst|altera_reset_controller:rst_controller"
133. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
134. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
135. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter"
136. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
137. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"
138. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
139. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
140. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
141. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_007:router_007|softcore_mm_interconnect_0_router_007_default_decode:the_default_decode"
142. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_004|softcore_mm_interconnect_0_router_004_default_decode:the_default_decode"
143. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_002|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode"
144. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_001:router_001|softcore_mm_interconnect_0_router_001_default_decode:the_default_decode"
145. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router|softcore_mm_interconnect_0_router_default_decode:the_default_decode"
146. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
147. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
148. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
149. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
150. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
151. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
152. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
153. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
154. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
155. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
156. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
157. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
158. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
159. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
160. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
161. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
162. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
163. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
164. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
165. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
166. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
167. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
168. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
169. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
170. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
171. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
172. Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
173. Port Connectivity Checks: "softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic"
174. Port Connectivity Checks: "softcore:inst|softcore_jtag_uart:jtag_uart"
175. Port Connectivity Checks: "softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_altpll_pka2:sd1"
176. Port Connectivity Checks: "softcore:inst|softcore_altpll_0:altpll_0"
177. Port Connectivity Checks: "softcore:inst|softcore_SDRAM_controller:sdram_controller|softcore_SDRAM_controller_input_efifo_module:the_softcore_SDRAM_controller_input_efifo_module"
178. Port Connectivity Checks: "softcore:inst|softcore_CPU:cpu"
179. Post-Synthesis Netlist Statistics for Top Partition
180. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
181. Elapsed Time Per Partition
182. Analysis & Synthesis Messages
183. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 02 19:27:06 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; main_project                                ;
; Top-level Entity Name              ; main_project                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,855                                       ;
;     Total combinational functions  ; 3,822                                       ;
;     Dedicated logic registers      ; 2,887                                       ;
; Total registers                    ; 2887                                        ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,088                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                            ; main_project       ; main_project       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; db/main_project.bdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/main_project.bdf                                                                           ;             ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/softcore.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/softcore.v                                                                     ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v                                             ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v                                    ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv                                         ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter.sv                                      ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv                                 ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_master_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_master_agent.sv                                       ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_master_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_master_translator.sv                                  ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv                                        ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_translator.sv                                   ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv                                    ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv                                      ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_reset_controller.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_reset_controller.v                                           ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_reset_synchronizer.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_reset_synchronizer.v                                         ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_std_synchronizer_nocut.v                                     ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu.v                                                      ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v                                                  ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_sysclk.v                               ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_tck.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_tck.v                                  ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v                              ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v                                        ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_test_bench.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_test_bench.v                                       ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_leds.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_leds.v                                                     ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v                                         ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_altpll_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_altpll_0.v                                                 ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_irq_mapper.sv                                              ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v                                                ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v                                        ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v                      ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005.v                  ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv                             ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv                         ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv                               ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv                           ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv                                ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv                            ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv                            ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv                            ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_007.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_007.sv                            ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv                             ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv                         ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv                               ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv                           ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_sysid_qsys_0.v                                             ; softcore    ;
; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_timer_0.v                                                  ; softcore    ;
; altsyncram.tdf                                                                                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;             ;
; stratix_ram_block.inc                                                                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;             ;
; lpm_mux.inc                                                                                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;             ;
; lpm_decode.inc                                                                                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;             ;
; aglobal181.inc                                                                                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/aglobal181.inc                                                                        ;             ;
; a_rdenreg.inc                                                                                                                 ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;             ;
; altrom.inc                                                                                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altrom.inc                                                                            ;             ;
; altram.inc                                                                                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altram.inc                                                                            ;             ;
; altdpram.inc                                                                                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altdpram.inc                                                                          ;             ;
; db/altsyncram_cjd1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_cjd1.tdf                                                                        ;             ;
; db/altsyncram_7ad1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_7ad1.tdf                                                                        ;             ;
; db/altsyncram_97d1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_97d1.tdf                                                                        ;             ;
; db/altsyncram_fic1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_fic1.tdf                                                                        ;             ;
; altera_mult_add.tdf                                                                                                           ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                   ;             ;
; db/altera_mult_add_vkp2.v                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altera_mult_add_vkp2.v                                                                     ;             ;
; altera_mult_add_rtl.v                                                                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                 ;             ;
; db/altsyncram_1jc1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_1jc1.tdf                                                                        ;             ;
; db/altsyncram_kdf1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_kdf1.tdf                                                                        ;             ;
; db/altsyncram_r3d1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_r3d1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                             ;             ;
; db/altsyncram_ac71.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_ac71.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                                                      ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                     ;             ;
; scfifo.tdf                                                                                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/scfifo.tdf                                                                            ;             ;
; a_regfifo.inc                                                                                                                 ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_regfifo.inc                                                                         ;             ;
; a_dpfifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_dpfifo.inc                                                                          ;             ;
; a_i2fifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_i2fifo.inc                                                                          ;             ;
; a_fffifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_fffifo.inc                                                                          ;             ;
; a_f2fifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_f2fifo.inc                                                                          ;             ;
; db/scfifo_jr21.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_l011.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/a_dpfifo_l011.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_do7.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/cntr_do7.tdf                                                                               ;             ;
; db/altsyncram_nio1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_nio1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                                                           ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                   ;             ;
; pzdyqx.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/pzdyqx.vhd                                                                            ;             ;
; sld_hub.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ; altera_sld  ;
; db/ip/sld2e577f5d/alt_sld_fab.v                                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab.v                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                            ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;             ;
; sld_rom_sr.vhd                                                                                                                ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;             ;
; lpm_mult.tdf                                                                                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_mult.tdf                                                                          ;             ;
; lpm_add_sub.inc                                                                                                               ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                       ;             ;
; multcore.inc                                                                                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/multcore.inc                                                                          ;             ;
; bypassff.inc                                                                                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/bypassff.inc                                                                          ;             ;
; altshift.inc                                                                                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altshift.inc                                                                          ;             ;
; db/mult_jp01.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/mult_jp01.tdf                                                                              ;             ;
; db/mult_j011.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/mult_j011.tdf                                                                              ;             ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,855                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 3822                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 2101                                                                                        ;
;     -- 3 input functions                    ; 1090                                                                                        ;
;     -- <=2 input functions                  ; 631                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 3573                                                                                        ;
;     -- arithmetic mode                      ; 249                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 2887                                                                                        ;
;     -- Dedicated logic registers            ; 2887                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 48                                                                                          ;
; Total memory bits                           ; 65088                                                                                       ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_altpll_pka2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2849                                                                                        ;
; Total fan-out                               ; 27764                                                                                       ;
; Average fan-out                             ; 3.92                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |main_project                                                                                                                           ; 3822 (0)            ; 2887 (0)                  ; 65088       ; 6            ; 0       ; 3         ; 48   ; 0            ; |main_project                                                                                                                                                                                                                                                                                                                                            ; main_project                                 ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                       ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                  ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                     ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                                     ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                                     ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                                     ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 168 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 167 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 167 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 167 (1)             ; 91 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 166 (0)             ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 166 (122)           ; 84 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                               ; altera_sld   ;
;    |softcore:inst|                                                                                                                      ; 3532 (0)            ; 2724 (0)                  ; 65088       ; 6            ; 0       ; 3         ; 0    ; 0            ; |main_project|softcore:inst                                                                                                                                                                                                                                                                                                                              ; softcore                                     ; softcore     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                   ; altera_reset_controller                      ; softcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                        ; altera_reset_synchronizer                    ; softcore     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                       ; altera_reset_controller                      ; softcore     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                        ; altera_reset_synchronizer                    ; softcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                    ; softcore     ;
;       |softcore_CPU:cpu|                                                                                                                ; 2209 (33)           ; 1713 (39)                 ; 64064       ; 6            ; 0       ; 3         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu                                                                                                                                                                                                                                                                                                             ; softcore_CPU                                 ; softcore     ;
;          |softcore_CPU_cpu:cpu|                                                                                                         ; 2176 (1883)         ; 1674 (1339)               ; 64064       ; 6            ; 0       ; 3         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu                                                                                                                                                                                                                                                                                        ; softcore_CPU_cpu                             ; softcore     ;
;             |softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht|                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht                                                                                                                                                                                                                                       ; softcore_CPU_cpu_bht_module                  ; softcore     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                                   ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                              ; altsyncram_97d1                              ; work         ;
;             |softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data|                                                                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data                                                                                                                                                                                                                               ; softcore_CPU_cpu_dc_data_module              ; softcore     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                      ; altsyncram_kdf1                              ; work         ;
;             |softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag|                                                                    ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag                                                                                                                                                                                                                                 ; softcore_CPU_cpu_dc_tag_module               ; softcore     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                   |altsyncram_1jc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated                                                                                                                                                                        ; altsyncram_1jc1                              ; work         ;
;             |softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim|                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim                                                                                                                                                                                                                           ; softcore_CPU_cpu_dc_victim_module            ; softcore     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                                   ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                  ; altsyncram_r3d1                              ; work         ;
;             |softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data|                                                                  ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data                                                                                                                                                                                                                               ; softcore_CPU_cpu_ic_data_module              ; softcore     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                      ; altsyncram_cjd1                              ; work         ;
;             |softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag|                                                                    ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag                                                                                                                                                                                                                                 ; softcore_CPU_cpu_ic_tag_module               ; softcore     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                   |altsyncram_7ad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated                                                                                                                                                                        ; altsyncram_7ad1                              ; work         ;
;             |softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|                                                                 ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell                                                                                                                                                                                                                              ; softcore_CPU_cpu_mult_cell                   ; softcore     ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                       ; altera_mult_add_vkp2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; ama_register_function                        ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                      ; lpm_mult                                     ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                             ; mult_jp01                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                       ; altera_mult_add_vkp2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; ama_register_function                        ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                      ; lpm_mult                                     ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                             ; mult_j011                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                       ; altera_mult_add_vkp2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; ama_register_function                        ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                      ; lpm_mult                                     ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                             ; mult_j011                                    ; work         ;
;             |softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|                                                                 ; 291 (35)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci                                                                                                                                                                                                                              ; softcore_CPU_cpu_nios2_oci                   ; softcore     ;
;                |softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|                                          ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper                                                                                                                                                ; softcore_CPU_cpu_debug_slave_wrapper         ; softcore     ;
;                   |sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy|                                                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy                                                                                        ; sld_virtual_jtag_basic                       ; work         ;
;                   |softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk|                                         ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk                                                                    ; softcore_CPU_cpu_debug_slave_sysclk          ; softcore     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3               ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4               ; altera_std_synchronizer                      ; work         ;
;                   |softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|                                               ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck                                                                          ; softcore_CPU_cpu_debug_slave_tck             ; softcore     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                     ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                     ; altera_std_synchronizer                      ; work         ;
;                |softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|                                                ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg                                                                                                                                                      ; softcore_CPU_cpu_nios2_avalon_reg            ; softcore     ;
;                |softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break|                                                  ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break                                                                                                                                                        ; softcore_CPU_cpu_nios2_oci_break             ; softcore     ;
;                |softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug|                                                  ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug                                                                                                                                                        ; softcore_CPU_cpu_nios2_oci_debug             ; softcore     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                      ; work         ;
;                |softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|                                                        ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem                                                                                                                                                              ; softcore_CPU_cpu_nios2_ocimem                ; softcore     ;
;                   |softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram                                                                                         ; softcore_CPU_cpu_ociram_sp_ram_module        ; softcore     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                               ; altsyncram                                   ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                ; altsyncram_ac71                              ; work         ;
;             |softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a|                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a                                                                                                                                                                                                               ; softcore_CPU_cpu_register_bank_a_module      ; softcore     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                      ; altsyncram_fic1                              ; work         ;
;             |softcore_CPU_cpu_register_bank_b_module:softcore_CPU_cpu_register_bank_b|                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_b_module:softcore_CPU_cpu_register_bank_b                                                                                                                                                                                                               ; softcore_CPU_cpu_register_bank_b_module      ; softcore     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_b_module:softcore_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; altsyncram                                   ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_b_module:softcore_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                      ; altsyncram_fic1                              ; work         ;
;       |softcore_LEDs:leds|                                                                                                              ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_LEDs:leds                                                                                                                                                                                                                                                                                                           ; softcore_LEDs                                ; softcore     ;
;       |softcore_SDRAM_controller:sdram_controller|                                                                                      ; 266 (213)           ; 241 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller                                                                                                                                                                                                                                                                                   ; softcore_SDRAM_controller                    ; softcore     ;
;          |softcore_SDRAM_controller_input_efifo_module:the_softcore_SDRAM_controller_input_efifo_module|                                ; 53 (53)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|softcore_SDRAM_controller_input_efifo_module:the_softcore_SDRAM_controller_input_efifo_module                                                                                                                                                                                     ; softcore_SDRAM_controller_input_efifo_module ; softcore     ;
;       |softcore_altpll_0:altpll_0|                                                                                                      ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                   ; softcore_altpll_0                            ; softcore     ;
;          |softcore_altpll_0_altpll_pka2:sd1|                                                                                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_altpll_pka2:sd1                                                                                                                                                                                                                                                                 ; softcore_altpll_0_altpll_pka2                ; softcore     ;
;          |softcore_altpll_0_stdsync_sv6:stdsync2|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                            ; softcore_altpll_0_stdsync_sv6                ; softcore     ;
;             |softcore_altpll_0_dffpipe_l2c:dffpipe3|                                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_stdsync_sv6:stdsync2|softcore_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                     ; softcore_altpll_0_dffpipe_l2c                ; softcore     ;
;       |softcore_jtag_uart:jtag_uart|                                                                                                    ; 143 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                 ; softcore_jtag_uart                           ; softcore     ;
;          |alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|                                                                       ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                          ; alt_jtag_atlantic                            ; work         ;
;          |softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|                                                                  ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r                                                                                                                                                                                                                                     ; softcore_jtag_uart_scfifo_r                  ; softcore     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                        ; scfifo                                       ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                             ; scfifo_jr21                                  ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                        ; a_dpfifo_l011                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                           ; cntr_do7                                     ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                ; altsyncram_nio1                              ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                  ; cntr_1ob                                     ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                        ; cntr_1ob                                     ; work         ;
;          |softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|                                                                  ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w                                                                                                                                                                                                                                     ; softcore_jtag_uart_scfifo_w                  ; softcore     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                        ; scfifo                                       ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                             ; scfifo_jr21                                  ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                        ; a_dpfifo_l011                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                           ; cntr_do7                                     ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                ; altsyncram_nio1                              ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                  ; cntr_1ob                                     ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                        ; cntr_1ob                                     ; work         ;
;       |softcore_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 747 (0)             ; 504 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                 ; softcore_mm_interconnect_0                   ; softcore     ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; softcore     ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                        ; softcore     ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; softcore     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; softcore     ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                        ; softcore     ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                   ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; softcore     ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                     ; 68 (68)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; softcore     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; softcore     ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; softcore     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 3 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser     ; softcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 12 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                   ; altera_avalon_st_clock_crosser               ; softcore     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                              ; altera_std_synchronizer_nocut                ; softcore     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                              ; altera_std_synchronizer_nocut                ; softcore     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser     ; softcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 22 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                       ; altera_avalon_st_clock_crosser               ; softcore     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                  ; altera_std_synchronizer_nocut                ; softcore     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                  ; altera_std_synchronizer_nocut                ; softcore     ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                ; altera_merlin_master_agent                   ; softcore     ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                    ; softcore     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor             ; softcore     ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; softcore     ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                          ; 16 (8)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; softcore     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor             ; softcore     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                      ; altera_merlin_slave_agent                    ; softcore     ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                    ; softcore     ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator               ; softcore     ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; softcore     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; softcore     ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator               ; softcore     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; softcore     ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; softcore     ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                ; softcore     ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 16 (16)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                ; softcore     ;
;          |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                                            ; 44 (44)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                  ; softcore     ;
;          |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                  ; softcore     ;
;          |softcore_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                  ; softcore_mm_interconnect_0_cmd_demux         ; softcore     ;
;          |softcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                          ; softcore_mm_interconnect_0_cmd_demux_001     ; softcore     ;
;          |softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                           ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                              ; softcore_mm_interconnect_0_cmd_mux_002       ; softcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                 ; altera_merlin_arbitrator                     ; softcore     ;
;          |softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|                                                                           ; 50 (46)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                              ; softcore_mm_interconnect_0_cmd_mux_002       ; softcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                 ; altera_merlin_arbitrator                     ; softcore     ;
;          |softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                           ; 29 (25)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                              ; softcore_mm_interconnect_0_cmd_mux_002       ; softcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                 ; altera_merlin_arbitrator                     ; softcore     ;
;          |softcore_mm_interconnect_0_router:router|                                                                                     ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router                                                                                                                                                                                                                                        ; softcore_mm_interconnect_0_router            ; softcore     ;
;          |softcore_mm_interconnect_0_router_001:router_001|                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                ; softcore_mm_interconnect_0_router_001        ; softcore     ;
;          |softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                          ; softcore_mm_interconnect_0_rsp_demux_002     ; softcore     ;
;          |softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_005|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                                                                          ; softcore_mm_interconnect_0_rsp_demux_002     ; softcore     ;
;          |softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_006|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                          ; softcore_mm_interconnect_0_rsp_demux_002     ; softcore     ;
;          |softcore_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                      ; softcore_mm_interconnect_0_rsp_mux           ; softcore     ;
;          |softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                              ; softcore_mm_interconnect_0_rsp_mux_001       ; softcore     ;
;       |softcore_timer_0:timer_0|                                                                                                        ; 141 (141)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_project|softcore:inst|softcore_timer_0:timer_0                                                                                                                                                                                                                                                                                                     ; softcore_timer_0                             ; softcore     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 17           ; 64           ; 17           ; 1088  ; None ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_b_module:softcore_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                     ; IP Include File                                  ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                   ;                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                               ;                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                     ;                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                   ;                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |main_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                     ;                                                  ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst                                                                                                                                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_altpll_0:altpll_0                                                                                                                                                                                                                                              ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_CPU:cpu                                                                                                                                                                                                                                                        ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu                                                                                                                                                                                                                                   ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht                                                                                                                                                                                  ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag                                                                                                                                                                            ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim                                                                                                                                                                      ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data                                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag                                                                                                                                                                            ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_b_module:softcore_CPU_cpu_register_bank_b                                                                                                                                                          ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci                                                                                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg                                                                                                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break                                                                                                   ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk                                                                                                     ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug                                                                                                   ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dtrace:the_softcore_CPU_cpu_nios2_oci_dtrace                                                                                                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dtrace:the_softcore_CPU_cpu_nios2_oci_dtrace|softcore_CPU_cpu_nios2_oci_td_mode:softcore_CPU_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo                                                                                                     ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo|softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo|softcore_CPU_cpu_nios2_oci_fifo_cnt_inc:the_softcore_CPU_cpu_nios2_oci_fifo_cnt_inc                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo|softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc             ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_im:the_softcore_CPU_cpu_nios2_oci_im                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_itrace:the_softcore_CPU_cpu_nios2_oci_itrace                                                                                                 ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_pib:the_softcore_CPU_cpu_nios2_oci_pib                                                                                                       ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk                                                                                                     ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem                                                                                                         ;                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram                                    ;                                                  ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_irq_mapper:irq_mapper                                                                                                                                                                                                                                          ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart                                                                                                                                                                                                                                            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_LEDs:leds                                                                                                                                                                                                                                                      ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                    ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                               ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                             ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                                     ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                                    ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                             ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                     ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                 ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                             ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                             ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                             ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                      ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                 ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                        ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                   ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                              ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                    ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                               ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                          ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                       ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                      ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                    ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                               ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                          ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router                                                                                                                                                                                   ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_001:router_001                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_002                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_003                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_004                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_005                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_006                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_007:router_007                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_008                                                                                                                                                                           ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                             ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                     ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                     ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                     ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                 ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                         ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                        ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                 ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                   ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                                                                                                              ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                          ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                          ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                                                                                                              ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                 ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                       ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                 ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                            ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                       ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                  ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                              ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller                                                                                                                                                                                                                              ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                      ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |main_project|softcore:inst|softcore_timer_0:timer_0                                                                                                                                                                                                                                                ; E:/Labo/EmbHard/EmbHard_Phase_1/db/softcore.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|m_next ;
+------------------+------------------+------------------+------------------+-------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001  ;
+------------------+------------------+------------------+------------------+-------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                 ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                 ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                 ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                 ;
+------------------+------------------+------------------+------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|m_state                                                                                                        ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+-------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                ;
+------------+------------+------------+------------+-------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                         ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                         ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                         ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                         ;
+------------+------------+------------+------------+-------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|i_state  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 54                                                                                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..85]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..85]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|locked[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[8..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,4,6..8,10..14,17,24,27,28,31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_addr[4,5]                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[26..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_im:the_softcore_CPU_cpu_nios2_oci_im|trc_wrap                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_im:the_softcore_CPU_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                         ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                         ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                         ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                         ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                         ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                         ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                         ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                         ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                         ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                         ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                         ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                         ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                         ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                        ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                         ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                         ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                   ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[2]                                                                                                                                      ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                                      ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][81]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                           ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                          ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                           ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                           ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                           ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                           ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                       ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                      ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                       ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                       ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,3,5,9,15,16,18..23,25,26,29]                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                          ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_addr[0..3,6..10]                                                                                                                                                                                                  ; Merged with softcore:inst|softcore_SDRAM_controller:sdram_controller|i_addr[11]                                                                                                                                                                                                          ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_badaddr_reg_baddr[0..24]                                                                                                                                                                                               ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_badaddr_reg_baddr[25]                                                                                                                                                                                                  ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                 ; Merged with softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                          ; Merged with softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                          ; Merged with softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                  ; Merged with softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                      ; Merged with softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                   ; Merged with softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                   ; Merged with softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                       ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                      ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                       ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                       ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                           ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                          ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                           ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                           ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                           ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                           ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                        ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                               ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                         ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                         ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                          ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][81]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                               ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[5..9,11..25]                                                                                                                                                                                        ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][81]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][81]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][81]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                              ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][81]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_badaddr_reg_baddr[25]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break|trigger_state                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk|dbrk_break                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break|trigbrktype                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                               ; Merged with softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_next~9                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_next~10                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_next~13                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_next~14                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_next~16                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_next~4                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_next~5                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_next~6                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_state~14                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_state~15                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_state~16                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize.011 ; Merged with softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize.001 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_count[2]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 952                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                         ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[25],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                    ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][55],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][55],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][55],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][55],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][55],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][55],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                               ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                    ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                    ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                      ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                           ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                             ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                             ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                     ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                      ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                         ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                            ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                         ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk|dbrk_break,                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break|trigbrktype                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                    ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                    ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                           ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                 ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                  ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                 ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                  ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                 ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                  ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                 ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                  ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                 ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                  ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                 ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                  ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                 ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                  ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                 ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                  ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                                             ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_badaddr_reg_baddr[25]                                                                                                                                                                                                  ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                         ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                 ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                           ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                             ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                    ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                     ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                    ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                     ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                    ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                     ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                    ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                     ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                   ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                   ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                   ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                   ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                   ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                   ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                   ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                   ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                            ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                        ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                       ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break|trigger_state                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                               ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                             ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                             ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                         ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                           ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                         ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                           ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                              ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                              ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                              ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                      ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                      ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                      ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                        ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                     ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                     ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                     ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                                ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                  ; Stuck at GND                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                    ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                     ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                        ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                            ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                     ; Stuck at GND                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                        ; Stuck at VCC                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                        ; Stuck at VCC                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                        ; Stuck at VCC                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|DRsize.101 ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                         ; Lost Fanouts                   ; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2887  ;
; Number of registers using Synchronous Clear  ; 118   ;
; Number of registers using Synchronous Load   ; 257   ;
; Number of registers using Asynchronous Clear ; 2222  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2091  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; softcore:inst|softcore_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                      ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                      ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                      ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                      ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                                      ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                                                                                                      ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                      ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[17]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[19]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[20]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[22]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[23]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_timer_0:timer_0|internal_counter[25]                                                                                                                                                                                                                                                                     ; 3       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                               ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                               ; 1       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                               ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                               ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                               ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                               ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                               ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                               ; 2       ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ; 20      ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|i_addr[11]                                                                                                                                                                                                                                                             ; 10      ;
; softcore:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|refresh_counter[12]                                                                                                                                                                                                                                                    ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|refresh_counter[7]                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_SDRAM_controller:sdram_controller|refresh_counter[3]                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 38      ;
; softcore:inst|softcore_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                       ; 4       ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                      ; 11      ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                ; 13      ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; softcore:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                              ; 4       ;
; softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; softcore:inst|softcore_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; softcore:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                            ; 2       ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                            ; 2       ;
; softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                          ; 3       ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                       ; 1       ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_pipe_flush_waddr[22]                                                                                                                                                                                                                                                      ; 1       ;
; softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                                                                                                                     ; 2       ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                         ; 1       ;
; softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                              ; 9       ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[4]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[5]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[12]                                                                                                                                                                                                                                                                    ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[13]                                                                                                                                                                                                                                                                    ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                    ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                    ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_h_register[1]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_h_register[3]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_h_register[4]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_h_register[5]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_h_register[6]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_h_register[7]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|softcore_timer_0:timer_0|period_h_register[9]                                                                                                                                                                                                                                                                     ; 2       ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; softcore:inst|softcore_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 83                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|d_byteenable[0]                                                                                                                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[0]                                                                                                                                 ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|d_address_tag_field[11]                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_st_data[27]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|readdata[3]                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_slow_inst_result[2]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|d_writedata[0]                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|MonDReg[10]                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|MonDReg[4]                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break|break_readreg[19]                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                    ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_inst_result[15]                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|readdata[0]                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck|sr[25] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|MonAReg[8]                                                                                 ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_pipe_flush_waddr[11]                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|softcore_SDRAM_controller_input_efifo_module:the_softcore_SDRAM_controller_input_efifo_module|entries[1]                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|m_dqm[1]                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|i_count[0]                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|m_addr[9]                                                                                                                                                                                                       ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|F_pc[22]                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|m_addr[2]                                                                                                                                                                                                       ;
; 7:1                ; 42 bits   ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|active_addr[20]                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_src2[2]                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_src2[7]                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|m_data[9]                                                                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_src2[20]                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_src1[15]                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router|src_data[88]                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_dst_regnum                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|E_logic_result[10]                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|dc_data_rd_port_addr[8]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|dc_data_wr_port_data[20]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|dc_data_wr_port_data[10]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|dc_data_wr_port_data[29]                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|D_src2_reg[7]                                                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_wr_data_unfiltered[12]                                                                                                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_wr_data_unfiltered[28]                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|A_wr_data_unfiltered[2]                                                                                                                                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |main_project|softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|F_ic_data_rd_addr_nxt[2]                                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|Selector35                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |main_project|softcore:inst|softcore_SDRAM_controller:sdram_controller|Selector27                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |main_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_SDRAM_controller:sdram_controller ;
+-----------------------------+-------+------+------------------------------------+
; Assignment                  ; Value ; From ; To                                 ;
+-----------------------------+-------+------+------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                    ;
+-----------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------------------+
; Assignment     ; Value ; From ; To                              ;
+----------------+-------+------+---------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                      ;
+----------------+-------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_stdsync_sv6:stdsync2|softcore_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for softcore:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 23    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router|softcore_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_001:router_001|softcore_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_002|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_003|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_004|softcore_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_005|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_006|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_007:router_007|softcore_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_008|softcore_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_CHANNEL_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 46    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 64    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                   ;
; Entity Instance            ; softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_007:router_007|softcore_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_004|softcore_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_002|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_001:router_001|softcore_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router|softcore_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic"                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_altpll_pka2:sd1"              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk[1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_altpll_0:altpll_0" ;
+--------------------+--------+----------+-----------------------------+
; Port               ; Type   ; Severity ; Details                     ;
+--------------------+--------+----------+-----------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected      ;
; scandataout        ; Output ; Info     ; Explicitly unconnected      ;
; areset             ; Input  ; Info     ; Stuck at GND                ;
; locked             ; Output ; Info     ; Explicitly unconnected      ;
; phasedone          ; Output ; Info     ; Explicitly unconnected      ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                ;
; phasestep          ; Input  ; Info     ; Stuck at GND                ;
; scanclk            ; Input  ; Info     ; Stuck at GND                ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                ;
; scandata           ; Input  ; Info     ; Stuck at GND                ;
; configupdate       ; Input  ; Info     ; Stuck at GND                ;
+--------------------+--------+----------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_SDRAM_controller:sdram_controller|softcore_SDRAM_controller_input_efifo_module:the_softcore_SDRAM_controller_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "softcore:inst|softcore_CPU:cpu" ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 88                          ;
; cycloneiii_ff         ; 2724                        ;
;     CLR               ; 533                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 31                          ;
;     ENA               ; 395                         ;
;     ENA CLR           ; 1386                        ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SCLR SLD  ; 52                          ;
;     ENA CLR SLD       ; 133                         ;
;     ENA SLD           ; 13                          ;
;     SLD               ; 10                          ;
;     plain             ; 136                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 3537                        ;
;     arith             ; 236                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 129                         ;
;         3 data inputs ; 106                         ;
;     normal            ; 3301                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 72                          ;
;         2 data inputs ; 334                         ;
;         3 data inputs ; 922                         ;
;         4 data inputs ; 1969                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 249                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.49                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 02 19:25:47 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main_project -c main_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "softcore.qsys"
Info (12250): 2024.10.02.19:25:57 Progress: Loading db/softcore.qsys
Info (12250): 2024.10.02.19:25:58 Progress: Reading input file
Info (12250): 2024.10.02.19:25:58 Progress: Adding CPU [altera_nios2_gen2 18.1]
Info (12250): 2024.10.02.19:25:59 Progress: Parameterizing module CPU
Info (12250): 2024.10.02.19:25:59 Progress: Adding LEDs [altera_avalon_pio 18.1]
Info (12250): 2024.10.02.19:25:59 Progress: Parameterizing module LEDs
Info (12250): 2024.10.02.19:25:59 Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2024.10.02.19:25:59 Progress: Parameterizing module SDRAM_controller
Info (12250): 2024.10.02.19:25:59 Progress: Adding altpll_0 [altpll 18.1]
Info (12250): 2024.10.02.19:25:59 Progress: Parameterizing module altpll_0
Info (12250): 2024.10.02.19:25:59 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2024.10.02.19:25:59 Progress: Parameterizing module clk_0
Info (12250): 2024.10.02.19:25:59 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2024.10.02.19:25:59 Progress: Parameterizing module jtag_uart
Info (12250): 2024.10.02.19:25:59 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2024.10.02.19:25:59 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2024.10.02.19:25:59 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2024.10.02.19:25:59 Progress: Parameterizing module timer_0
Info (12250): 2024.10.02.19:25:59 Progress: Building connections
Info (12250): 2024.10.02.19:25:59 Progress: Parameterizing connections
Info (12250): 2024.10.02.19:25:59 Progress: Validating
Info (12250): 2024.10.02.19:26:00 Progress: Done reading input file
Info (12250): Softcore.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Softcore.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Softcore.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Softcore.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): Softcore: Generating softcore "softcore" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info (12250): CPU: "softcore" instantiated altera_nios2_gen2 "CPU"
Info (12250): LEDs: Starting RTL generation for module 'softcore_LEDs'
Info (12250): LEDs:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=softcore_LEDs --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0002_LEDs_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0002_LEDs_gen//softcore_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDs: Done RTL generation for module 'softcore_LEDs'
Info (12250): LEDs: "softcore" instantiated altera_avalon_pio "LEDs"
Info (12250): SDRAM_controller: Starting RTL generation for module 'softcore_SDRAM_controller'
Info (12250): SDRAM_controller:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=softcore_SDRAM_controller --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0003_SDRAM_controller_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0003_SDRAM_controller_gen//softcore_SDRAM_controller_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM_controller: Done RTL generation for module 'softcore_SDRAM_controller'
Info (12250): SDRAM_controller: "softcore" instantiated altera_avalon_new_sdram_controller "SDRAM_controller"
Info (12250): Altpll_0: "softcore" instantiated altpll "altpll_0"
Info (12250): Jtag_uart: Starting RTL generation for module 'softcore_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=softcore_jtag_uart --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0006_jtag_uart_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0006_jtag_uart_gen//softcore_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'softcore_jtag_uart'
Info (12250): Jtag_uart: "softcore" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Sysid_qsys_0: "softcore" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Timer_0: Starting RTL generation for module 'softcore_timer_0'
Info (12250): Timer_0:   Generation command is [exec D:/FPGA/quartus/bin64//perl/bin/perl.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=softcore_timer_0 --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0008_timer_0_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0008_timer_0_gen//softcore_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'softcore_timer_0'
Info (12250): Timer_0: "softcore" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "softcore" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "softcore" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "softcore" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'softcore_CPU_cpu'
Info (12250): Cpu:   Generation command is [exec D:/FPGA/quartus/bin64//eperlcmd.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=softcore_CPU_cpu --dir=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0011_cpu_gen/ --quartus_bindir=D:/FPGA/quartus/bin64/ --verilog --config=C:/Users/ANTONI~1.KEN/AppData/Local/Temp/alt9998_746344332680642472.dir/0011_cpu_gen//softcore_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2024.10.02 19:26:19 (*) Starting Nios II generation
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Couldn't query license setup in Quartus directory D:/FPGA/quartus/bin64/
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Plaintext license not found.
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Couldn't query license setup in Quartus directory D:/FPGA/quartus/bin64/
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)     Testbench
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)     Instruction decoding
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)       Instruction fields
Info (12250): Cpu: # 2024.10.02 19:26:19 (*)       Instruction decodes
Info (12250): Cpu: # 2024.10.02 19:26:20 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2024.10.02 19:26:20 (*)       Instruction controls
Info (12250): Cpu: # 2024.10.02 19:26:20 (*)     Pipeline frontend
Info (12250): Cpu: # 2024.10.02 19:26:20 (*)     Pipeline backend
Info (12250): Cpu: # 2024.10.02 19:26:22 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2024.10.02 19:26:23 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2024.10.02 19:26:24 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'softcore_CPU_cpu'
Info (12250): Cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info (12250): Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v
Info (12250): SDRAM_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_controller_s1_burst_adapter"
Info (12250): Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv
Info (12250): SDRAM_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_controller_s1_rsp_width_adapter"
Info (12250): Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info (12250): Softcore: Done "softcore" with 38 modules, 68 files
Info (12249): Finished elaborating Platform Designer system entity "softcore.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/main_project.bdf
    Info (12023): Found entity 1: main_project
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/softcore.v
    Info (12023): Found entity 1: softcore File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu.v
    Info (12023): Found entity 1: softcore_CPU File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu.v
    Info (12023): Found entity 1: softcore_CPU_cpu_ic_data_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: softcore_CPU_cpu_ic_tag_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: softcore_CPU_cpu_bht_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: softcore_CPU_cpu_register_bank_a_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: softcore_CPU_cpu_register_bank_b_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: softcore_CPU_cpu_dc_tag_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: softcore_CPU_cpu_dc_data_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: softcore_CPU_cpu_dc_victim_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: softcore_CPU_cpu_nios2_oci_debug File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: softcore_CPU_cpu_nios2_oci_break File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: softcore_CPU_cpu_nios2_oci_xbrk File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: softcore_CPU_cpu_nios2_oci_dbrk File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: softcore_CPU_cpu_nios2_oci_itrace File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: softcore_CPU_cpu_nios2_oci_td_mode File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: softcore_CPU_cpu_nios2_oci_dtrace File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: softcore_CPU_cpu_nios2_oci_fifo_cnt_inc File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: softcore_CPU_cpu_nios2_oci_fifo File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: softcore_CPU_cpu_nios2_oci_pib File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: softcore_CPU_cpu_nios2_oci_im File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: softcore_CPU_cpu_nios2_performance_monitors File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: softcore_CPU_cpu_nios2_avalon_reg File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: softcore_CPU_cpu_ociram_sp_ram_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: softcore_CPU_cpu_nios2_ocimem File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: softcore_CPU_cpu_nios2_oci File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: softcore_CPU_cpu File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: softcore_CPU_cpu_debug_slave_sysclk File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: softcore_CPU_cpu_debug_slave_tck File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: softcore_CPU_cpu_debug_slave_wrapper File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: softcore_CPU_cpu_mult_cell File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: softcore_CPU_cpu_test_bench File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_leds.v
    Info (12023): Found entity 1: softcore_LEDs File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_leds.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_sdram_controller.v
    Info (12023): Found entity 1: softcore_SDRAM_controller_input_efifo_module File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v Line: 21
    Info (12023): Found entity 2: softcore_SDRAM_controller File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v Line: 159
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/softcore/submodules/softcore_altpll_0.v
    Info (12023): Found entity 1: softcore_altpll_0_dffpipe_l2c File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v Line: 37
    Info (12023): Found entity 2: softcore_altpll_0_stdsync_sv6 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v Line: 98
    Info (12023): Found entity 3: softcore_altpll_0_altpll_pka2 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v Line: 130
    Info (12023): Found entity 4: softcore_altpll_0 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_irq_mapper.sv
    Info (12023): Found entity 1: softcore_irq_mapper File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/softcore/submodules/softcore_jtag_uart.v
    Info (12023): Found entity 1: softcore_jtag_uart_sim_scfifo_w File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 21
    Info (12023): Found entity 2: softcore_jtag_uart_scfifo_w File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 78
    Info (12023): Found entity 3: softcore_jtag_uart_sim_scfifo_r File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 164
    Info (12023): Found entity 4: softcore_jtag_uart_scfifo_r File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 243
    Info (12023): Found entity 5: softcore_jtag_uart File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0.v
    Info (12023): Found entity 1: softcore_mm_interconnect_0 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: softcore_mm_interconnect_0_avalon_st_adapter File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: softcore_mm_interconnect_0_avalon_st_adapter_005 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_cmd_demux File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_cmd_demux_001 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_cmd_mux File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_cmd_mux_002 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_router_default_decode File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: softcore_mm_interconnect_0_router File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_router_001_default_decode File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: softcore_mm_interconnect_0_router_001 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_router_002_default_decode File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: softcore_mm_interconnect_0_router_002 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_router_004_default_decode File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: softcore_mm_interconnect_0_router_004 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_router_007_default_decode File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: softcore_mm_interconnect_0_router_007 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_rsp_demux File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_rsp_demux_002 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_rsp_mux File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: softcore_mm_interconnect_0_rsp_mux_001 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_sysid_qsys_0.v
    Info (12023): Found entity 1: softcore_sysid_qsys_0 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/softcore/submodules/softcore_timer_0.v
    Info (12023): Found entity 1: softcore_timer_0 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_timer_0.v Line: 21
Info (12127): Elaborating entity "main_project" for the top level hierarchy
Info (12128): Elaborating entity "softcore" for hierarchy "softcore:inst"
Info (12128): Elaborating entity "softcore_CPU" for hierarchy "softcore:inst|softcore_CPU:cpu" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 115
Info (12128): Elaborating entity "softcore_CPU_cpu" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu.v Line: 69
Info (12128): Elaborating entity "softcore_CPU_cpu_test_bench" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_test_bench:the_softcore_CPU_cpu_test_bench" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 5979
Info (12128): Elaborating entity "softcore_CPU_cpu_ic_data_module" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 6981
Info (12128): Elaborating entity "altsyncram" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data|altsyncram:the_altsyncram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_data_module:softcore_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "softcore_CPU_cpu_ic_tag_module" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 7047
Info (12128): Elaborating entity "altsyncram" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag|altsyncram:the_altsyncram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf
    Info (12023): Found entity 1: altsyncram_7ad1 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_7ad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7ad1" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_ic_tag_module:softcore_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "softcore_CPU_cpu_bht_module" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 7245
Info (12128): Elaborating entity "altsyncram" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht|altsyncram:the_altsyncram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_bht_module:softcore_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "softcore_CPU_cpu_register_bank_a_module" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 8202
Info (12128): Elaborating entity "altsyncram" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_a_module:softcore_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "softcore_CPU_cpu_register_bank_b_module" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_register_bank_b_module:softcore_CPU_cpu_register_bank_b" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 8220
Info (12128): Elaborating entity "softcore_CPU_cpu_mult_cell" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 8805
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altera_mult_add_vkp2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "softcore_CPU_cpu_dc_tag_module" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 9227
Info (12128): Elaborating entity "altsyncram" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag|altsyncram:the_altsyncram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf
    Info (12023): Found entity 1: altsyncram_1jc1 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_1jc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1jc1" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_tag_module:softcore_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "softcore_CPU_cpu_dc_data_module" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 9293
Info (12128): Elaborating entity "altsyncram" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data|altsyncram:the_altsyncram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_data_module:softcore_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "softcore_CPU_cpu_dc_victim_module" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 9405
Info (12128): Elaborating entity "altsyncram" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim|altsyncram:the_altsyncram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_dc_victim_module:softcore_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 10184
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_debug" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_debug:the_softcore_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 632
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_break" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_break:the_softcore_CPU_cpu_nios2_oci_break" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_xbrk" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_xbrk:the_softcore_CPU_cpu_nios2_oci_xbrk" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_dbrk" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dbrk:the_softcore_CPU_cpu_nios2_oci_dbrk" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_itrace" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_itrace:the_softcore_CPU_cpu_nios2_oci_itrace" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_dtrace" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dtrace:the_softcore_CPU_cpu_nios2_oci_dtrace" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_td_mode" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_dtrace:the_softcore_CPU_cpu_nios2_oci_dtrace|softcore_CPU_cpu_nios2_oci_td_mode:softcore_CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_fifo" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo|softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_softcore_CPU_cpu_nios2_oci_compute_input_tm_cnt" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo|softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_softcore_CPU_cpu_nios2_oci_fifo_wrptr_inc" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_fifo:the_softcore_CPU_cpu_nios2_oci_fifo|softcore_CPU_cpu_nios2_oci_fifo_cnt_inc:the_softcore_CPU_cpu_nios2_oci_fifo_cnt_inc" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_pib" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_pib:the_softcore_CPU_cpu_nios2_oci_pib" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_oci_im" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_oci_im:the_softcore_CPU_cpu_nios2_oci_im" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_avalon_reg" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_avalon_reg:the_softcore_CPU_cpu_nios2_avalon_reg" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "softcore_CPU_cpu_nios2_ocimem" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "softcore_CPU_cpu_ociram_sp_ram_module" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_nios2_ocimem:the_softcore_CPU_cpu_nios2_ocimem|softcore_CPU_cpu_ociram_sp_ram_module:softcore_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "softcore_CPU_cpu_debug_slave_wrapper" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "softcore_CPU_cpu_debug_slave_tck" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_tck:the_softcore_CPU_cpu_debug_slave_tck" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "softcore_CPU_cpu_debug_slave_sysclk" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|softcore_CPU_cpu_debug_slave_sysclk:the_softcore_CPU_cpu_debug_slave_sysclk" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_nios2_oci:the_softcore_CPU_cpu_nios2_oci|softcore_CPU_cpu_debug_slave_wrapper:the_softcore_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:softcore_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "softcore_LEDs" for hierarchy "softcore:inst|softcore_LEDs:leds" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 126
Info (12128): Elaborating entity "softcore_SDRAM_controller" for hierarchy "softcore:inst|softcore_SDRAM_controller:sdram_controller" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 149
Info (12128): Elaborating entity "softcore_SDRAM_controller_input_efifo_module" for hierarchy "softcore:inst|softcore_SDRAM_controller:sdram_controller|softcore_SDRAM_controller_input_efifo_module:the_softcore_SDRAM_controller_input_efifo_module" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v Line: 298
Info (12128): Elaborating entity "softcore_altpll_0" for hierarchy "softcore:inst|softcore_altpll_0:altpll_0" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 173
Info (12128): Elaborating entity "softcore_altpll_0_stdsync_sv6" for hierarchy "softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_stdsync_sv6:stdsync2" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v Line: 282
Info (12128): Elaborating entity "softcore_altpll_0_dffpipe_l2c" for hierarchy "softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_stdsync_sv6:stdsync2|softcore_altpll_0_dffpipe_l2c:dffpipe3" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v Line: 116
Info (12128): Elaborating entity "softcore_altpll_0_altpll_pka2" for hierarchy "softcore:inst|softcore_altpll_0:altpll_0|softcore_altpll_0_altpll_pka2:sd1" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_altpll_0.v Line: 288
Info (12128): Elaborating entity "softcore_jtag_uart" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 186
Info (12128): Elaborating entity "softcore_jtag_uart_scfifo_w" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: E:/Labo/EmbHard/EmbHard_Phase_1/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: E:/Labo/EmbHard/EmbHard_Phase_1/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_w:the_softcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "softcore_jtag_uart_scfifo_r" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|softcore_jtag_uart_scfifo_r:the_softcore_jtag_uart_scfifo_r" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic" with the following parameter: File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "softcore:inst|softcore_jtag_uart:jtag_uart|alt_jtag_atlantic:softcore_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "softcore_sysid_qsys_0" for hierarchy "softcore:inst|softcore_sysid_qsys_0:sysid_qsys_0" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 193
Info (12128): Elaborating entity "softcore_timer_0" for hierarchy "softcore:inst|softcore_timer_0:timer_0" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 204
Info (12128): Elaborating entity "softcore_mm_interconnect_0" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 266
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 681
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 741
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 805
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 869
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 933
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 997
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 1061
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 1125
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 1189
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 1270
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 1351
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 1435
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 1476
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 1892
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2101
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2142
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2183
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2324
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router_default_decode" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router:router|softcore_mm_interconnect_0_router_default_decode:the_default_decode" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router_001" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_001:router_001" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2340
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router_001_default_decode" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_001:router_001|softcore_mm_interconnect_0_router_001_default_decode:the_default_decode" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router_002" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_002" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2356
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router_002_default_decode" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_002:router_002|softcore_mm_interconnect_0_router_002_default_decode:the_default_decode" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router_004" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_004" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2388
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router_004_default_decode" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_004:router_004|softcore_mm_interconnect_0_router_004_default_decode:the_default_decode" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router_007" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_007:router_007" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2436
Info (12128): Elaborating entity "softcore_mm_interconnect_0_router_007_default_decode" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_router_007:router_007|softcore_mm_interconnect_0_router_007_default_decode:the_default_decode" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2502
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2602
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "softcore_mm_interconnect_0_cmd_demux" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux:cmd_demux" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2655
Info (12128): Elaborating entity "softcore_mm_interconnect_0_cmd_demux_001" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2684
Info (12128): Elaborating entity "softcore_mm_interconnect_0_cmd_mux" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux:cmd_mux" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2701
Info (12128): Elaborating entity "softcore_mm_interconnect_0_cmd_mux_002" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2741
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "softcore_mm_interconnect_0_rsp_demux" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux:rsp_demux" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2838
Info (12128): Elaborating entity "softcore_mm_interconnect_0_rsp_demux_002" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 2878
Info (12128): Elaborating entity "softcore_mm_interconnect_0_rsp_mux" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 3011
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "softcore_mm_interconnect_0_rsp_mux_001" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 3040
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 3106
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 3172
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 3206
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "softcore_mm_interconnect_0_avalon_st_adapter" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 3269
Info (12128): Elaborating entity "softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "softcore_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v Line: 3414
Info (12128): Elaborating entity "softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|softcore_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "softcore_irq_mapper" for hierarchy "softcore:inst|softcore_irq_mapper:irq_mapper" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 274
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "softcore:inst|altera_reset_controller:rst_controller" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 337
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "softcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "softcore:inst|altera_reset_controller:rst_controller_001" File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/softcore.v Line: 400
Warning (12020): Port "jdo" on the entity instantiation of "the_softcore_CPU_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_cpu_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.10.02.19:26:41 Progress: Loading sld2e577f5d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/sld2e577f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "softcore:inst|softcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "softcore:inst|softcore_CPU:cpu|softcore_CPU_cpu:cpu|softcore_CPU_cpu_mult_cell:the_softcore_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: d:/fpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: E:/Labo/EmbHard/EmbHard_Phase_1/db/mult_j011.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/Labo/EmbHard/EmbHard_Phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 296 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file E:/Labo/EmbHard/EmbHard_Phase_1/output_files/main_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5575 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 5266 logic cells
    Info (21064): Implemented 249 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4966 megabytes
    Info: Processing ended: Wed Oct 02 19:27:06 2024
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Labo/EmbHard/EmbHard_Phase_1/output_files/main_project.map.smsg.


