/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [12:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  reg [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~((celloutsig_1_9z[10] | in_data[146]) & celloutsig_1_3z[8]);
  assign celloutsig_1_11z = ~((celloutsig_1_4z[3] | celloutsig_1_5z) & celloutsig_1_4z[0]);
  assign celloutsig_1_12z = ~(celloutsig_1_11z ^ celloutsig_1_0z[10]);
  assign celloutsig_1_14z = { celloutsig_1_2z[10:9], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_13z } + { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_2z[2:1], celloutsig_0_8z, celloutsig_0_0z } + { celloutsig_0_4z[6], celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[61:52], celloutsig_0_0z } + { in_data[65:64], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_4z / { 1'h1, in_data[185:181] };
  assign celloutsig_1_13z = in_data[188:181] <= celloutsig_1_2z[7:0];
  assign celloutsig_1_19z = celloutsig_1_18z[7:2] < celloutsig_1_4z;
  assign celloutsig_0_5z = { celloutsig_0_2z[7:4], celloutsig_0_0z } < { celloutsig_0_4z[5], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_11z[3:2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z } < { in_data[57:54], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_4z[6:4], celloutsig_0_8z, celloutsig_0_10z } < { celloutsig_0_9z[5:2], celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[169:165] % { 1'h1, celloutsig_1_0z[3:0] };
  assign celloutsig_1_3z = celloutsig_1_2z[10:1] % { 1'h1, in_data[146:143], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_1z[3:1] % { 1'h1, celloutsig_1_2z[1:0] };
  assign celloutsig_0_7z = celloutsig_0_4z[5:0] * celloutsig_0_1z[5:0];
  assign celloutsig_1_18z = celloutsig_1_11z ? { celloutsig_1_4z, celloutsig_1_8z } : { celloutsig_1_14z[5:1], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_0_19z = celloutsig_0_15z[1] ? celloutsig_0_2z[8:5] : celloutsig_0_7z[4:1];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_1z } !== { celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_16z = & { celloutsig_1_10z, celloutsig_1_9z[6:1], celloutsig_1_2z, celloutsig_1_0z[8:1] };
  assign celloutsig_0_10z = & { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_7z = & celloutsig_1_0z[8:1];
  assign celloutsig_0_8z = celloutsig_0_0z[1] & celloutsig_0_0z[0];
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_2z[10:1], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[25:22] << in_data[69:66];
  assign celloutsig_1_0z = in_data[144:132] << in_data[166:154];
  assign celloutsig_1_2z = in_data[121:111] << celloutsig_1_0z[12:2];
  assign celloutsig_0_3z = celloutsig_0_1z[6:4] - in_data[9:7];
  assign celloutsig_0_11z = celloutsig_0_2z[6:0] - { celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_15z = celloutsig_0_9z[5:0] - celloutsig_0_7z;
  assign celloutsig_1_4z = { celloutsig_1_3z[3], celloutsig_1_1z } ~^ celloutsig_1_0z[10:5];
  assign celloutsig_1_9z = celloutsig_1_2z ~^ in_data[179:169];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_1z[7], celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = celloutsig_0_1z[13:1];
  assign { out_data[136:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
