# Dividor_Verilog
Implement a dividor without the '/' built in Verilog .
