<!-- <div class="hero-unit">
    <div class="ac">
      <p><strong>Specifications</strong>&nbsp;&nbsp;Get the details.</p>
    </div>
  </div> -->

  <div id="explore">

    <hr  style="border:0; margin-top:30px;"/>

    <div class="row">
      <div class="span3">
        <p>
          <img rel="tooltip" title="Some title" alt="" class="thumbnail" src="/img/office.png" width="200" />
        </p>
      </div>
      <div class="span9">
        <h3>Company Background and Vision</h3>
        <p>
           Teseda Corporation, based in Portland, Oregon, was founded in 2001.  Since its inception, Teseda has gained a reputation in the industry for Value, Quality, Innovation and Support.
        </p>
        <p>
          By utilizing the full potential of scan-based testing and diagnosis, Teseda’s powerful hardware and software tools enable cost-effective solutions which have dramatically improved our customer’s  productivity and profitability.  Teseda has been at the forefront of industry innovation with a staff of highly qualified and skilled personnel.  Our Vision continues to be that of offering customers the maximum benefits in time and money savings with a competitive range of Hardware and Software products.
        </p>
      </div>
    </div>

    <hr />

    <div class="row">
      <div class="span8">
        <h3>The Teseda Technology</h3>
        <p>
          Teseda’s highly integrated, high performance <strong>550 Engineering Test Station</strong> offers comprehensive defect isolation, device stimulus and field triage on your desktop.  Our patented FPGA-based pin/timing IP provides test solutions for up to 512 I/O pins, 7 device power supplies and up to 100MHz pattern rates with 100ps timing accuracy, all in an air-cooled, portable desktop test solution that weighs less than 20 Lbs.
        </p>
        <p>
           Our <strong>Teseda WorkBench™</strong> and <strong>Scan WorkBench™</strong> software products fully support the industry-standard IEEE 1450-1999 Standard Test Interface Language (STIL), providing users the capability of debugging in a fully scan-aware interactive debug environment.  <strong>Our Diagnostic Manager™</strong> product offers vendor-neutral support to combine knowledge of STIL files, EDA diagnosis results, design layout information and tester failures to quickly map logical failures to physical faults.

        </p>
      </div>
      <div class="span4">
        <p>
          <img rel="tooltip" title="Some title" alt="" class="thumbnail fr" src="/img/550.png" width="300" />
        </p>
      </div>

    </div>

    <hr />

    <div class="row">
      <div>
        <h3>Our Customers</h3>
        <p>
        <!--   FOSD arose out of layer-based designs and levels of abstraction in network protocols and extensible database systems in the late-1980s [1].
        </p> -->
        <p>
         Teseda’s customer base includes most of the leading IDM and Fabless companies, worldwide.  Among these are:  Broadcom, nVidia, Texas Instruments, ST Microelectronics, Toshiba, Maxim, Panasonic, ON Semiconductor, International Rectifier, Boston Scientific, Sony, TSMC, and many more.  The world’s leading semiconductor companies, creating the most advanced SoC designs, have all seen the benefits of using Teseda products.
        </p>
      </div>
    </div>

    <hr />

    <!-- <div class="well ac">
      <h3>
        Start right now!
        <a href="plans.html" title="Try it for yourself.">
          Sign up
        </a>&rarr;
      </h3>
    </div> -->
  </div>

  <div class="hero-unit">
    <div class="ac">
      <span>Team</span>
    </div>
  </div>

  <div id="team-members">

    <div class="row">

    <article class="member span4">
      <div class="member-avatar">
        <img alt="" class="thumbnail" src="img/team/armagan.jpg" />
      </div>
      <p class="member-networks">
   <!--      <a href="#" class="icon-twitter"></a> -->
        <a href="#" class="icon-linkedin"></a>
        <!-- <a href="#" class="icon-facebook"></a>
        <a href="#" class="icon-google-plus"></a> -->
       <!--  <a href="tel:5032233315" class="icon-phone"></a> -->
        <a href="mailto:greg_van_ess@teseda.com" class="icon-envelope"></a>
      </p>
      <h3 class="member-name">Armagan Akar</h3>
      <h4 class="member-position">President and CEO</h4>
      <p class="member-bio">
        Armagan Akar joined Teseda as President and CEO in June 2005.  Armagan has more than two decades of experience in the design, test and diagnostic field with previous executive positions at LogicVision, Mentor Graphics, and Schlumberger.  Mr. Akar’s international sales experience, industry contacts, and engineering background contribute to his strong leadership of Teseda.  Mr. Akar has been instrumental in transforming the company into a reputable test-for-yield products and solutions entity.  Mr. Akar received a BSEE from the University of Hull, an MSEE from the Middle East Technical University. Mr. Akar completed MBA studies at the Academy of Economic and Commercial Sciences of Ankara, and post graduate studies in Electrical Engineering at the University of Dundee.
      </p>
    </article>



    <article class="member span4">
      <div class="member-avatar">
        <img alt="" class="thumbnail" src="img/team/greg.jpg" />
      </div>
      <p class="member-networks">
        <a href="#" class="icon-linkedin"></a>
        <!-- <a href="tel:5032233315" class="icon-phone"></a> -->
        <a href="mailto:greg_van_ess@teseda.com" class="icon-envelope"></a>
      </p>
      <h3 class="member-name">Greg Van Ess</h3>
      <h4 class="member-position">Sr. VP of Sales and Marketing</h4>
      <p class="member-bio">
        Greg Van Ess joined Teseda in 2012 as Sr. Vice-President of Sales and Marketing.  In this position, Greg is responsible for sales and Marketing of Teseda’s unique hardware and software solutions for defect isolation, screening of device field returns, and device stimulus for failure analysis and test pattern debug.  Mr. Van Ess has over twenty-five years of experience in general management of mid to large size field organizations in Asia and America, and has worked for some of the leading worldwide semiconductor and global technology companies.  His business development and sales strategies are a tremendous asset for doing business in the American, European and Asian markets.  Mr. Van Ess received a Bachelor of Science in Electrical Engineering from Clarkson University, Potsdam, New York.  In addition, he completed the Berkeley Executive Education Competitive Marketing strategies:  High-Tech Products from the University of California, Berkeley.
      </p>
    </article>

    <article class="member span4">
      <div class="member-avatar">
        <img alt="" class="thumbnail" src="img/team/rich.jpg" />
      </div>
      <p class="member-networks">
        <a href="#" class="icon-linkedin"></a>
        <!-- <a href="#" class="icon-facebook"></a>
        <a href="#" class="icon-phone"></a>
        <a href="#" class="icon-envelope"></a> -->
      </p>
      <h3 class="member-name">Rich Ackerman</h3>
      <h4 class="member-position">Director of Operations</h4>
      <p class="member-bio">
        Rich Ackerman joined Teseda in 2008 as Product Manager, and assumed the position of Director of Operations in 2011.  Rich has over fifteen years experience in semiconductor and software development. In his position at Teseda, Rich has full responsibility for managing the development, manufacture, delivery and support of all Teseda products.   These responsibilities include managing contract design engineers, contract layout engineers, internal software and firmware engineers, contract manufacturing, product rollout and customer communications.  Mr. Ackerman works directly with customers and sales personnel to define and manage products that meet or exceed their requirements. Mr. Ackerman develops and delivers training to new customers to enable them to achieve high levels of success using Teseda’s products.  Mr. Ackerman is the co-inventor of the Broken Chain Analyzer Patent recently granted to Teseda. Mr. Ackerman received a Bachelor of Science Degree, Electronics Engineering Technology from DeVry Institute of Technology, and a Masters Degree, Electrical Engineering from the Oregon Health and Science University.
      </p>
    </article>

    <article class="member span4">
      <div class="member-avatar">
        <img alt="" class="thumbnail" src="img/team/ralph.jpg" />
      </div>
      <p class="member-networks">
        <a href="#" class="icon-linkedin"></a>
        <!-- <a href="#" class="icon-facebook"></a>
        <a href="#" class="icon-phone"></a>
        <a href="#" class="icon-envelope"></a> -->
      </p>
      <h3 class="member-name">Ralph Sanchez</h3>
      <h4 class="member-position">Vice President of Applications and Development</h4>
      <p class="member-bio">
        Ralph Sanchez joined Teseda in May 2004 as Vice-President of Applications and Development.  Prior to joining Teseda, Mr. Sanchez has held several positions in DFT Technical Applications, Project Engineering and Consulting while working in EDA companies, Mentor Graphics, Magma Design Automation, Verplex Systems (now Cadence).  Mr. Sanchez has also held several DFT Technologist and Senior Engineering Management roles at Hughes Aircraft Company.  Mr. Sanchez has over thirty-plus years of experience in the areas of Design-For-Test, and Integrated Circuit Design and Test.  He is a Graduate of Loyola Marymount University, Los Angeles, CA., with an MSEE.
      </p>
    </article>

    <article class="member span4">
      <div class="member-avatar">
        <img alt="" class="thumbnail" src="img/member.jpg" />
      </div>
      <p class="member-networks">
      <!--   <a href="#" class="icon-twitter"></a> -->
        <a href="#" class="icon-linkedin"></a>

      </p>
      <h3 class="member-name">Susan Kuhnle, CPA</h3>
      <h4 class="member-position">Vice President of Finance</h4>
      <p class="member-bio">
       Susan Kuhnle joined Teseda in 2005 to handle the Accounting functions of the company.  Susan has since become responsible for all Financial aspects of the company.  Ms. Kuhnle brings more than thirty years of knowledge and experience to Teseda, having previously been a partner in a local CPA firm.  Ms. Kuhule has also held Controller positions in regional construction and manufacturing firms.  Ms. Kuhnle has a Bachelor’s Degree from Portland State University.
      </p>
    </article>

    <article class="member span4">
      <div class="member-avatar">
        <img alt="" class="thumbnail" src="img/member.jpg" />
      </div>
      <p class="member-networks">
        <a href="#" class="icon-linkedin"></a>
        <!-- <a href="#" class="icon-facebook"></a>
        <a href="#" class="icon-phone"></a>
        <a href="#" class="icon-envelope"></a> -->
      </p>
      <h3 class="member-name">John Raykowski</h3>
      <h4 class="member-position">Software Architect</h4>
      <p class="member-bio">
        John Raykowski has been creating and shipping software for over twenty years in a variety of industries such as software development tools, communications, manufacturing and electronics including nearly a decade in semiconductor failure analysis. Having joined Teseda in 2005, John has assumed the roles of Software Architect and Software Engineering Manager, working with other Teseda personnel to help ensure the success and satisfaction of Teseda customers in their failure and defect analysis needs.  Mr. Raykowski’s proven skills and experience make him well qualified to head up the Software Engineering Team which, under his guidance, is constantly enhancing and supporting Teseda's software product line. Mr. Raykowski works with customers and Team Teseda to create innovative solutions to meet new challenges.  Mr. Raykowski is the co-inventor of the Broken Chain Analyzer Patent recently granted to Teseda.
      </p>
    </article>

    </div>

  </div>

