{"vcs1":{"timestamp_begin":1700198301.432101141, "rt":38.31, "ut":7.53, "st":0.52}}
{"vcselab":{"timestamp_begin":1700198339.822662378, "rt":1.09, "ut":0.38, "st":0.13}}
{"link":{"timestamp_begin":1700198340.989305608, "rt":0.37, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700198300.886728596}
{"VCS_COMP_START_TIME": 1700198300.886728596}
{"VCS_COMP_END_TIME": 1700198349.782066300}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370220}}
{"stitch_vcselab": {"peak_mem": 240020}}
