#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3048_1.in[1] (.names)                                                                                                            0.338     8.400
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.661
new_n3094_1.in[0] (.names)                                                                                                            0.482     9.143
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.404
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.881
new_n3128_1.out[0] (.names)                                                                                                           0.261    10.142
new_n3157.in[1] (.names)                                                                                                              0.307    10.449
new_n3157.out[0] (.names)                                                                                                             0.235    10.684
new_n3158_1.in[3] (.names)                                                                                                            0.579    11.263
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.498
new_n3172.in[0] (.names)                                                                                                              0.477    11.975
new_n3172.out[0] (.names)                                                                                                             0.235    12.210
new_n3187.in[0] (.names)                                                                                                              0.455    12.665
new_n3187.out[0] (.names)                                                                                                             0.261    12.926
new_n3199_1.in[0] (.names)                                                                                                            0.470    13.396
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.631
new_n3219_1.in[1] (.names)                                                                                                            0.469    14.100
new_n3219_1.out[0] (.names)                                                                                                           0.261    14.361
new_n3210.in[2] (.names)                                                                                                              0.620    14.981
new_n3210.out[0] (.names)                                                                                                             0.261    15.242
n433.in[3] (.names)                                                                                                                   0.100    15.342
n433.out[0] (.names)                                                                                                                  0.235    15.577
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    15.577
data arrival time                                                                                                                              15.577

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.577
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.601


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3048_1.in[1] (.names)                                                                                                            0.338     8.400
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.661
new_n3094_1.in[0] (.names)                                                                                                            0.482     9.143
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.404
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.881
new_n3128_1.out[0] (.names)                                                                                                           0.261    10.142
new_n3157.in[1] (.names)                                                                                                              0.307    10.449
new_n3157.out[0] (.names)                                                                                                             0.235    10.684
new_n3158_1.in[3] (.names)                                                                                                            0.579    11.263
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.498
new_n3172.in[0] (.names)                                                                                                              0.477    11.975
new_n3172.out[0] (.names)                                                                                                             0.235    12.210
new_n3187.in[0] (.names)                                                                                                              0.455    12.665
new_n3187.out[0] (.names)                                                                                                             0.261    12.926
new_n3199_1.in[0] (.names)                                                                                                            0.470    13.396
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.631
new_n3219_1.in[1] (.names)                                                                                                            0.469    14.100
new_n3219_1.out[0] (.names)                                                                                                           0.261    14.361
new_n3221.in[1] (.names)                                                                                                              0.336    14.697
new_n3221.out[0] (.names)                                                                                                             0.261    14.958
n438.in[4] (.names)                                                                                                                   0.100    15.058
n438.out[0] (.names)                                                                                                                  0.261    15.319
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    15.319
data arrival time                                                                                                                              15.319

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.319
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.342


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3033_1.in[0] (.names)                                                                                                            0.338     8.400
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.635
new_n3051.in[4] (.names)                                                                                                              0.338     8.973
new_n3051.out[0] (.names)                                                                                                             0.261     9.234
new_n3050.in[5] (.names)                                                                                                              0.625     9.858
new_n3050.out[0] (.names)                                                                                                             0.261    10.119
new_n3072.in[2] (.names)                                                                                                              0.340    10.459
new_n3072.out[0] (.names)                                                                                                             0.261    10.720
new_n3112.in[0] (.names)                                                                                                              0.476    11.196
new_n3112.out[0] (.names)                                                                                                             0.235    11.431
new_n3155.in[1] (.names)                                                                                                              0.705    12.136
new_n3155.out[0] (.names)                                                                                                             0.261    12.397
new_n3153_1.in[1] (.names)                                                                                                            0.332    12.729
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.964
new_n3194_1.in[3] (.names)                                                                                                            0.456    13.420
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.681
new_n3198_1.in[2] (.names)                                                                                                            0.100    13.781
new_n3198_1.out[0] (.names)                                                                                                           0.235    14.016
new_n3197.in[2] (.names)                                                                                                              0.100    14.116
new_n3197.out[0] (.names)                                                                                                             0.261    14.377
n428.in[3] (.names)                                                                                                                   0.100    14.477
n428.out[0] (.names)                                                                                                                  0.235    14.712
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.712
data arrival time                                                                                                                              14.712

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.712
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.736


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3033_1.in[0] (.names)                                                                                                            0.338     8.400
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.635
new_n3051.in[4] (.names)                                                                                                              0.338     8.973
new_n3051.out[0] (.names)                                                                                                             0.261     9.234
new_n3050.in[5] (.names)                                                                                                              0.625     9.858
new_n3050.out[0] (.names)                                                                                                             0.261    10.119
new_n3072.in[2] (.names)                                                                                                              0.340    10.459
new_n3072.out[0] (.names)                                                                                                             0.261    10.720
new_n3112.in[0] (.names)                                                                                                              0.476    11.196
new_n3112.out[0] (.names)                                                                                                             0.235    11.431
new_n3155.in[1] (.names)                                                                                                              0.705    12.136
new_n3155.out[0] (.names)                                                                                                             0.261    12.397
new_n3153_1.in[1] (.names)                                                                                                            0.332    12.729
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.964
new_n3194_1.in[3] (.names)                                                                                                            0.456    13.420
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.681
new_n3184_1.in[1] (.names)                                                                                                            0.100    13.781
new_n3184_1.out[0] (.names)                                                                                                           0.235    14.016
n423.in[4] (.names)                                                                                                                   0.100    14.116
n423.out[0] (.names)                                                                                                                  0.261    14.377
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    14.377
data arrival time                                                                                                                              14.377

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.377
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.401


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3033_1.in[0] (.names)                                                                                                            0.338     8.400
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.635
new_n3051.in[4] (.names)                                                                                                              0.338     8.973
new_n3051.out[0] (.names)                                                                                                             0.261     9.234
new_n3050.in[5] (.names)                                                                                                              0.625     9.858
new_n3050.out[0] (.names)                                                                                                             0.261    10.119
new_n3072.in[2] (.names)                                                                                                              0.340    10.459
new_n3072.out[0] (.names)                                                                                                             0.261    10.720
new_n3112.in[0] (.names)                                                                                                              0.476    11.196
new_n3112.out[0] (.names)                                                                                                             0.235    11.431
new_n3155.in[1] (.names)                                                                                                              0.705    12.136
new_n3155.out[0] (.names)                                                                                                             0.261    12.397
new_n3171.in[1] (.names)                                                                                                              0.473    12.870
new_n3171.out[0] (.names)                                                                                                             0.235    13.105
new_n3170.in[0] (.names)                                                                                                              0.100    13.205
new_n3170.out[0] (.names)                                                                                                             0.235    13.440
new_n3168_1.in[4] (.names)                                                                                                            0.330    13.771
new_n3168_1.out[0] (.names)                                                                                                           0.235    14.006
n418.in[2] (.names)                                                                                                                   0.100    14.106
n418.out[0] (.names)                                                                                                                  0.235    14.341
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    14.341
data arrival time                                                                                                                              14.341

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.341
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.364


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3048_1.in[1] (.names)                                                                                                            0.338     8.400
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.661
new_n3094_1.in[0] (.names)                                                                                                            0.482     9.143
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.404
new_n3107.in[1] (.names)                                                                                                              0.477     9.881
new_n3107.out[0] (.names)                                                                                                             0.235    10.116
new_n3103_1.in[1] (.names)                                                                                                            0.338    10.454
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.689
new_n3102.in[1] (.names)                                                                                                              0.331    11.020
new_n3102.out[0] (.names)                                                                                                             0.235    11.255
new_n3133_1.in[0] (.names)                                                                                                            0.477    11.732
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.967
new_n3148_1.in[1] (.names)                                                                                                            0.626    12.593
new_n3148_1.out[0] (.names)                                                                                                           0.235    12.828
new_n3131.in[4] (.names)                                                                                                              0.338    13.166
new_n3131.out[0] (.names)                                                                                                             0.235    13.401
n408.in[3] (.names)                                                                                                                   0.485    13.885
n408.out[0] (.names)                                                                                                                  0.235    14.120
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    14.120
data arrival time                                                                                                                              14.120

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.120
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.144


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3048_1.in[1] (.names)                                                                                                            0.338     8.400
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.661
new_n3094_1.in[0] (.names)                                                                                                            0.482     9.143
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.404
new_n3107.in[1] (.names)                                                                                                              0.477     9.881
new_n3107.out[0] (.names)                                                                                                             0.235    10.116
new_n3103_1.in[1] (.names)                                                                                                            0.338    10.454
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.689
new_n3102.in[1] (.names)                                                                                                              0.331    11.020
new_n3102.out[0] (.names)                                                                                                             0.235    11.255
new_n3133_1.in[0] (.names)                                                                                                            0.477    11.732
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.967
new_n3132.in[1] (.names)                                                                                                              0.478    12.445
new_n3132.out[0] (.names)                                                                                                             0.235    12.680
new_n3152.in[1] (.names)                                                                                                              0.100    12.780
new_n3152.out[0] (.names)                                                                                                             0.235    13.015
new_n3151.in[0] (.names)                                                                                                              0.100    13.115
new_n3151.out[0] (.names)                                                                                                             0.235    13.350
new_n3150.in[3] (.names)                                                                                                              0.100    13.450
new_n3150.out[0] (.names)                                                                                                             0.235    13.685
n413.in[2] (.names)                                                                                                                   0.100    13.785
n413.out[0] (.names)                                                                                                                  0.235    14.020
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    14.020
data arrival time                                                                                                                              14.020

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.020
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.044


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3033_1.in[0] (.names)                                                                                                            0.338     8.400
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.635
new_n3051.in[4] (.names)                                                                                                              0.338     8.973
new_n3051.out[0] (.names)                                                                                                             0.261     9.234
new_n3050.in[5] (.names)                                                                                                              0.625     9.858
new_n3050.out[0] (.names)                                                                                                             0.261    10.119
new_n3072.in[2] (.names)                                                                                                              0.340    10.459
new_n3072.out[0] (.names)                                                                                                             0.261    10.720
new_n3089_1.in[0] (.names)                                                                                                            0.476    11.196
new_n3089_1.out[0] (.names)                                                                                                           0.235    11.431
new_n3100.in[0] (.names)                                                                                                              0.100    11.531
new_n3100.out[0] (.names)                                                                                                             0.235    11.766
new_n3118_1.in[0] (.names)                                                                                                            0.622    12.388
new_n3118_1.out[0] (.names)                                                                                                           0.235    12.623
new_n3117.in[2] (.names)                                                                                                              0.100    12.723
new_n3117.out[0] (.names)                                                                                                             0.261    12.984
n403.in[3] (.names)                                                                                                                   0.100    13.084
n403.out[0] (.names)                                                                                                                  0.235    13.319
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    13.319
data arrival time                                                                                                                              13.319

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.319
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.343


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n2981.in[1] (.names)                                                                                                              0.466     7.653
new_n2981.out[0] (.names)                                                                                                             0.235     7.888
new_n3015.in[1] (.names)                                                                                                              0.475     8.363
new_n3015.out[0] (.names)                                                                                                             0.261     8.624
new_n3014_1.in[2] (.names)                                                                                                            0.476     9.099
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.334
new_n3013_1.in[0] (.names)                                                                                                            0.100     9.434
new_n3013_1.out[0] (.names)                                                                                                           0.235     9.669
new_n3026.in[4] (.names)                                                                                                              0.336    10.005
new_n3026.out[0] (.names)                                                                                                             0.261    10.266
new_n3067.in[1] (.names)                                                                                                              0.904    11.171
new_n3067.out[0] (.names)                                                                                                             0.261    11.432
new_n3070.in[2] (.names)                                                                                                              0.100    11.532
new_n3070.out[0] (.names)                                                                                                             0.235    11.767
new_n3069_1.in[1] (.names)                                                                                                            0.337    12.103
new_n3069_1.out[0] (.names)                                                                                                           0.235    12.338
n388.in[2] (.names)                                                                                                                   0.606    12.944
n388.out[0] (.names)                                                                                                                  0.235    13.179
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    13.179
data arrival time                                                                                                                              13.179

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.179
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.203


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3033_1.in[0] (.names)                                                                                                            0.338     8.400
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.635
new_n3051.in[4] (.names)                                                                                                              0.338     8.973
new_n3051.out[0] (.names)                                                                                                             0.261     9.234
new_n3050.in[5] (.names)                                                                                                              0.625     9.858
new_n3050.out[0] (.names)                                                                                                             0.261    10.119
new_n3072.in[2] (.names)                                                                                                              0.340    10.459
new_n3072.out[0] (.names)                                                                                                             0.261    10.720
new_n3071.in[0] (.names)                                                                                                              0.476    11.196
new_n3071.out[0] (.names)                                                                                                             0.235    11.431
new_n3087.in[2] (.names)                                                                                                              0.619    12.050
new_n3087.out[0] (.names)                                                                                                             0.235    12.285
new_n3086.in[2] (.names)                                                                                                              0.100    12.385
new_n3086.out[0] (.names)                                                                                                             0.261    12.646
n393.in[3] (.names)                                                                                                                   0.100    12.746
n393.out[0] (.names)                                                                                                                  0.235    12.981
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    12.981
data arrival time                                                                                                                              12.981

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.981
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.005


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n3020.in[0] (.names)                                                                                                              0.613     7.801
new_n3020.out[0] (.names)                                                                                                             0.261     8.062
new_n3033_1.in[0] (.names)                                                                                                            0.338     8.400
new_n3033_1.out[0] (.names)                                                                                                           0.235     8.635
new_n3051.in[4] (.names)                                                                                                              0.338     8.973
new_n3051.out[0] (.names)                                                                                                             0.261     9.234
new_n3050.in[5] (.names)                                                                                                              0.625     9.858
new_n3050.out[0] (.names)                                                                                                             0.261    10.119
new_n3072.in[2] (.names)                                                                                                              0.340    10.459
new_n3072.out[0] (.names)                                                                                                             0.261    10.720
new_n3112.in[0] (.names)                                                                                                              0.476    11.196
new_n3112.out[0] (.names)                                                                                                             0.235    11.431
new_n3101.in[2] (.names)                                                                                                              0.330    11.761
new_n3101.out[0] (.names)                                                                                                             0.235    11.996
new_n3099_1.in[2] (.names)                                                                                                            0.337    12.333
new_n3099_1.out[0] (.names)                                                                                                           0.235    12.568
n398.in[4] (.names)                                                                                                                   0.100    12.668
n398.out[0] (.names)                                                                                                                  0.261    12.929
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.929
data arrival time                                                                                                                              12.929

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.929
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.953


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n2981.in[1] (.names)                                                                                                              0.466     7.653
new_n2981.out[0] (.names)                                                                                                             0.235     7.888
new_n3015.in[1] (.names)                                                                                                              0.475     8.363
new_n3015.out[0] (.names)                                                                                                             0.261     8.624
new_n3014_1.in[2] (.names)                                                                                                            0.476     9.099
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.334
new_n3013_1.in[0] (.names)                                                                                                            0.100     9.434
new_n3013_1.out[0] (.names)                                                                                                           0.235     9.669
new_n3026.in[4] (.names)                                                                                                              0.336    10.005
new_n3026.out[0] (.names)                                                                                                             0.261    10.266
new_n3067.in[1] (.names)                                                                                                              0.904    11.171
new_n3067.out[0] (.names)                                                                                                             0.261    11.432
new_n3054_1.in[1] (.names)                                                                                                            0.340    11.772
new_n3054_1.out[0] (.names)                                                                                                           0.235    12.007
n383.in[2] (.names)                                                                                                                   0.100    12.107
n383.out[0] (.names)                                                                                                                  0.235    12.342
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    12.342
data arrival time                                                                                                                              12.342

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.342
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.365


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n2999_1.in[1] (.names)                                                                                                            0.334     7.521
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.782
new_n2998_1.in[0] (.names)                                                                                                            0.482     8.264
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.499
new_n2997.in[1] (.names)                                                                                                              0.479     8.978
new_n2997.out[0] (.names)                                                                                                             0.235     9.213
new_n3027.in[0] (.names)                                                                                                              0.481     9.695
new_n3027.out[0] (.names)                                                                                                             0.261     9.956
new_n3040.in[0] (.names)                                                                                                              0.335    10.290
new_n3040.out[0] (.names)                                                                                                             0.235    10.525
new_n3038_1.in[2] (.names)                                                                                                            0.340    10.865
new_n3038_1.out[0] (.names)                                                                                                           0.235    11.100
new_n3037.in[1] (.names)                                                                                                              0.100    11.200
new_n3037.out[0] (.names)                                                                                                             0.261    11.461
n378.in[2] (.names)                                                                                                                   0.100    11.561
n378.out[0] (.names)                                                                                                                  0.235    11.796
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.796
data arrival time                                                                                                                              11.796

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.796
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.820


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n2981.in[1] (.names)                                                                                                              0.466     7.653
new_n2981.out[0] (.names)                                                                                                             0.235     7.888
new_n3015.in[1] (.names)                                                                                                              0.475     8.363
new_n3015.out[0] (.names)                                                                                                             0.261     8.624
new_n3014_1.in[2] (.names)                                                                                                            0.476     9.099
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.334
new_n3013_1.in[0] (.names)                                                                                                            0.100     9.434
new_n3013_1.out[0] (.names)                                                                                                           0.235     9.669
new_n3026.in[4] (.names)                                                                                                              0.336    10.005
new_n3026.out[0] (.names)                                                                                                             0.261    10.266
new_n3025.in[2] (.names)                                                                                                              0.338    10.604
new_n3025.out[0] (.names)                                                                                                             0.261    10.865
n373.in[3] (.names)                                                                                                                   0.100    10.965
n373.out[0] (.names)                                                                                                                  0.235    11.200
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    11.200
data arrival time                                                                                                                              11.200

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.200
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.224


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n2999_1.in[1] (.names)                                                                                                            0.334     7.521
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.782
new_n2998_1.in[0] (.names)                                                                                                            0.482     8.264
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.499
new_n2997.in[1] (.names)                                                                                                              0.479     8.978
new_n2997.out[0] (.names)                                                                                                             0.235     9.213
new_n2996.in[0] (.names)                                                                                                              0.100     9.313
new_n2996.out[0] (.names)                                                                                                             0.235     9.548
new_n3012.in[0] (.names)                                                                                                              0.337     9.885
new_n3012.out[0] (.names)                                                                                                             0.235    10.120
new_n3011.in[1] (.names)                                                                                                              0.100    10.220
new_n3011.out[0] (.names)                                                                                                             0.261    10.481
n368.in[2] (.names)                                                                                                                   0.100    10.581
n368.out[0] (.names)                                                                                                                  0.235    10.816
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.816
data arrival time                                                                                                                              10.816

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.816
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.840


#Path 16
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n2999_1.in[1] (.names)                                                                                                            0.334     7.521
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.782
new_n2998_1.in[0] (.names)                                                                                                            0.482     8.264
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.499
new_n2997.in[1] (.names)                                                                                                              0.479     8.978
new_n2997.out[0] (.names)                                                                                                             0.235     9.213
new_n2996.in[0] (.names)                                                                                                              0.100     9.313
new_n2996.out[0] (.names)                                                                                                             0.235     9.548
new_n2995.in[4] (.names)                                                                                                              0.337     9.885
new_n2995.out[0] (.names)                                                                                                             0.261    10.146
n363.in[3] (.names)                                                                                                                   0.100    10.246
n363.out[0] (.names)                                                                                                                  0.235    10.481
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.481
data arrival time                                                                                                                              10.481

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.481
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.505


#Path 17
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3367.in[2] (.names)                                                                 0.100     7.902
new_n3367.out[0] (.names)                                                                0.261     8.163
new_n3373_1.in[0] (.names)                                                               0.473     8.637
new_n3373_1.out[0] (.names)                                                              0.235     8.872
new_n3378_1.in[0] (.names)                                                               0.100     8.972
new_n3378_1.out[0] (.names)                                                              0.235     9.207
new_n3377.in[1] (.names)                                                                 0.100     9.307
new_n3377.out[0] (.names)                                                                0.235     9.542
n711.in[2] (.names)                                                                      0.477    10.019
n711.out[0] (.names)                                                                     0.235    10.254
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.254
data arrival time                                                                                 10.254

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.254
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.277


#Path 18
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4109_1.in[0] (.names)                                                               0.622     7.452
new_n4109_1.out[0] (.names)                                                              0.235     7.687
new_n4119_1.in[0] (.names)                                                               0.100     7.787
new_n4119_1.out[0] (.names)                                                              0.261     8.048
new_n4127.in[2] (.names)                                                                 0.100     8.148
new_n4127.out[0] (.names)                                                                0.261     8.409
new_n4129_1.in[0] (.names)                                                               0.336     8.745
new_n4129_1.out[0] (.names)                                                              0.261     9.006
n3568.in[4] (.names)                                                                     0.910     9.916
n3568.out[0] (.names)                                                                    0.261    10.177
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000    10.177
data arrival time                                                                                 10.177

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.177
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.201


#Path 19
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n2981.in[1] (.names)                                                                                                              0.466     7.653
new_n2981.out[0] (.names)                                                                                                             0.235     7.888
new_n2980.in[1] (.names)                                                                                                              0.100     7.988
new_n2980.out[0] (.names)                                                                                                             0.235     8.223
new_n2979_1.in[0] (.names)                                                                                                            0.100     8.323
new_n2979_1.out[0] (.names)                                                                                                           0.235     8.558
new_n2977.in[4] (.names)                                                                                                              0.477     9.035
new_n2977.out[0] (.names)                                                                                                             0.261     9.296
n358.in[2] (.names)                                                                                                                   0.616     9.912
n358.out[0] (.names)                                                                                                                  0.235    10.147
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000    10.147
data arrival time                                                                                                                              10.147

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.147
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.170


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3367.in[2] (.names)                                                                 0.100     7.902
new_n3367.out[0] (.names)                                                                0.261     8.163
new_n3373_1.in[0] (.names)                                                               0.473     8.637
new_n3373_1.out[0] (.names)                                                              0.235     8.872
new_n3381.in[0] (.names)                                                                 0.100     8.972
new_n3381.out[0] (.names)                                                                0.261     9.233
new_n3388_1.in[2] (.names)                                                               0.100     9.333
new_n3388_1.out[0] (.names)                                                              0.261     9.594
n726.in[1] (.names)                                                                      0.100     9.694
n726.out[0] (.names)                                                                     0.261     9.955
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.955
data arrival time                                                                                  9.955

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.955
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.978


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3367.in[2] (.names)                                                                 0.100     7.902
new_n3367.out[0] (.names)                                                                0.261     8.163
new_n3373_1.in[0] (.names)                                                               0.473     8.637
new_n3373_1.out[0] (.names)                                                              0.235     8.872
new_n3381.in[0] (.names)                                                                 0.100     8.972
new_n3381.out[0] (.names)                                                                0.261     9.233
new_n3385.in[0] (.names)                                                                 0.100     9.333
new_n3385.out[0] (.names)                                                                0.261     9.594
n721.in[3] (.names)                                                                      0.100     9.694
n721.out[0] (.names)                                                                     0.261     9.955
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.955
data arrival time                                                                                  9.955

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.955
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.978


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3367.in[2] (.names)                                                                 0.100     7.902
new_n3367.out[0] (.names)                                                                0.261     8.163
new_n3373_1.in[0] (.names)                                                               0.473     8.637
new_n3373_1.out[0] (.names)                                                              0.235     8.872
new_n3381.in[0] (.names)                                                                 0.100     8.972
new_n3381.out[0] (.names)                                                                0.261     9.233
new_n3380.in[0] (.names)                                                                 0.100     9.333
new_n3380.out[0] (.names)                                                                0.235     9.568
n716.in[4] (.names)                                                                      0.100     9.668
n716.out[0] (.names)                                                                     0.261     9.929
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.929
data arrival time                                                                                  9.929

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.929
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.952


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4109_1.in[0] (.names)                                                               0.622     7.452
new_n4109_1.out[0] (.names)                                                              0.235     7.687
new_n4119_1.in[0] (.names)                                                               0.100     7.787
new_n4119_1.out[0] (.names)                                                              0.261     8.048
new_n4127.in[2] (.names)                                                                 0.100     8.148
new_n4127.out[0] (.names)                                                                0.261     8.409
new_n4132.in[0] (.names)                                                                 0.100     8.509
new_n4132.out[0] (.names)                                                                0.235     8.744
new_n4131.in[2] (.names)                                                                 0.100     8.844
new_n4131.out[0] (.names)                                                                0.261     9.105
n3573.in[3] (.names)                                                                     0.501     9.607
n3573.out[0] (.names)                                                                    0.235     9.842
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.842
data arrival time                                                                                  9.842

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.842
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.865


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3367.in[2] (.names)                                                                 0.100     7.902
new_n3367.out[0] (.names)                                                                0.261     8.163
new_n3373_1.in[0] (.names)                                                               0.473     8.637
new_n3373_1.out[0] (.names)                                                              0.235     8.872
new_n3375.in[0] (.names)                                                                 0.338     9.210
new_n3375.out[0] (.names)                                                                0.261     9.471
n706.in[4] (.names)                                                                      0.100     9.571
n706.out[0] (.names)                                                                     0.261     9.832
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.832
data arrival time                                                                                  9.832

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.832
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.855


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4236.in[0] (.names)                                                                 0.100     7.459
new_n4236.out[0] (.names)                                                                0.235     7.694
new_n4245.in[0] (.names)                                                                 0.482     8.176
new_n4245.out[0] (.names)                                                                0.261     8.437
new_n4250.in[0] (.names)                                                                 0.100     8.537
new_n4250.out[0] (.names)                                                                0.261     8.798
new_n4249_1.in[3] (.names)                                                               0.100     8.898
new_n4249_1.out[0] (.names)                                                              0.261     9.159
n3878.in[2] (.names)                                                                     0.409     9.568
n3878.out[0] (.names)                                                                    0.235     9.803
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.803
data arrival time                                                                                  9.803

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.803
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.827


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4109_1.in[0] (.names)                                                               0.622     7.452
new_n4109_1.out[0] (.names)                                                              0.235     7.687
new_n4112.in[0] (.names)                                                                 0.480     8.167
new_n4112.out[0] (.names)                                                                0.235     8.402
new_n4115.in[0] (.names)                                                                 0.472     8.875
new_n4115.out[0] (.names)                                                                0.235     9.110
new_n4114_1.in[1] (.names)                                                               0.100     9.210
new_n4114_1.out[0] (.names)                                                              0.235     9.445
n3548.in[2] (.names)                                                                     0.100     9.545
n3548.out[0] (.names)                                                                    0.235     9.780
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000     9.780
data arrival time                                                                                  9.780

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.780
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.803


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3367.in[2] (.names)                                                                 0.100     7.902
new_n3367.out[0] (.names)                                                                0.261     8.163
new_n3373_1.in[0] (.names)                                                               0.473     8.637
new_n3373_1.out[0] (.names)                                                              0.235     8.872
new_n3372.in[1] (.names)                                                                 0.338     9.210
new_n3372.out[0] (.names)                                                                0.235     9.445
n701.in[2] (.names)                                                                      0.100     9.545
n701.out[0] (.names)                                                                     0.235     9.780
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.780
data arrival time                                                                                  9.780

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.780
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.803


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4010.in[0] (.names)                                                                 0.100     6.894
new_n4010.out[0] (.names)                                                                0.235     7.129
new_n4020.in[0] (.names)                                                                 0.100     7.229
new_n4020.out[0] (.names)                                                                0.261     7.490
new_n4019_1.in[0] (.names)                                                               0.616     8.106
new_n4019_1.out[0] (.names)                                                              0.235     8.341
new_n4018_1.in[3] (.names)                                                               0.475     8.816
new_n4018_1.out[0] (.names)                                                              0.235     9.051
n3393.in[2] (.names)                                                                     0.312     9.362
n3393.out[0] (.names)                                                                    0.235     9.597
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000     9.597
data arrival time                                                                                  9.597

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.597
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.621


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3367.in[2] (.names)                                                                 0.100     7.902
new_n3367.out[0] (.names)                                                                0.261     8.163
new_n3370.in[0] (.names)                                                                 0.473     8.637
new_n3370.out[0] (.names)                                                                0.261     8.898
new_n3369_1.in[3] (.names)                                                               0.100     8.998
new_n3369_1.out[0] (.names)                                                              0.235     9.233
n696.in[2] (.names)                                                                      0.100     9.333
n696.out[0] (.names)                                                                     0.235     9.568
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.568
data arrival time                                                                                  9.568

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.568
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.591


#Path 30
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2954_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2973_1.in[4] (.names)                                                                                                            0.483     6.926
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.187
new_n2968_1.in[1] (.names)                                                                                                            0.466     7.653
new_n2968_1.out[0] (.names)                                                                                                           0.235     7.888
new_n2964_1.in[3] (.names)                                                                                                            0.100     7.988
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.223
new_n2963_1.in[0] (.names)                                                                                                            0.331     8.554
new_n2963_1.out[0] (.names)                                                                                                           0.235     8.789
n353.in[4] (.names)                                                                                                                   0.476     9.265
n353.out[0] (.names)                                                                                                                  0.261     9.526
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.526
data arrival time                                                                                                                               9.526

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.526
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.550


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4236.in[0] (.names)                                                                 0.100     7.459
new_n4236.out[0] (.names)                                                                0.235     7.694
new_n4245.in[0] (.names)                                                                 0.482     8.176
new_n4245.out[0] (.names)                                                                0.261     8.437
new_n4253_1.in[2] (.names)                                                               0.100     8.537
new_n4253_1.out[0] (.names)                                                              0.261     8.798
new_n4255.in[0] (.names)                                                                 0.100     8.898
new_n4255.out[0] (.names)                                                                0.261     9.159
n3888.in[4] (.names)                                                                     0.100     9.259
n3888.out[0] (.names)                                                                    0.261     9.520
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.520
data arrival time                                                                                  9.520

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.520
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.544


#Path 32
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4236.in[0] (.names)                                                                 0.100     7.459
new_n4236.out[0] (.names)                                                                0.235     7.694
new_n4245.in[0] (.names)                                                                 0.482     8.176
new_n4245.out[0] (.names)                                                                0.261     8.437
new_n4244_1.in[0] (.names)                                                               0.481     8.918
new_n4244_1.out[0] (.names)                                                              0.235     9.153
n3873.in[4] (.names)                                                                     0.100     9.253
n3873.out[0] (.names)                                                                    0.261     9.514
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.514
data arrival time                                                                                  9.514

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.514
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.538


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4236.in[0] (.names)                                                                 0.100     7.459
new_n4236.out[0] (.names)                                                                0.235     7.694
new_n4245.in[0] (.names)                                                                 0.482     8.176
new_n4245.out[0] (.names)                                                                0.261     8.437
new_n4253_1.in[2] (.names)                                                               0.100     8.537
new_n4253_1.out[0] (.names)                                                              0.261     8.798
new_n4257.in[0] (.names)                                                                 0.100     8.898
new_n4257.out[0] (.names)                                                                0.235     9.133
n3893.in[1] (.names)                                                                     0.100     9.233
n3893.out[0] (.names)                                                                    0.261     9.494
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.494
data arrival time                                                                                  9.494

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.494
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.518


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4236.in[0] (.names)                                                                 0.100     7.459
new_n4236.out[0] (.names)                                                                0.235     7.694
new_n4245.in[0] (.names)                                                                 0.482     8.176
new_n4245.out[0] (.names)                                                                0.261     8.437
new_n4253_1.in[2] (.names)                                                               0.100     8.537
new_n4253_1.out[0] (.names)                                                              0.261     8.798
new_n4252.in[1] (.names)                                                                 0.100     8.898
new_n4252.out[0] (.names)                                                                0.235     9.133
n3883.in[2] (.names)                                                                     0.100     9.233
n3883.out[0] (.names)                                                                    0.235     9.468
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.468
data arrival time                                                                                  9.468

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.468
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.492


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3367.in[2] (.names)                                                                 0.100     7.902
new_n3367.out[0] (.names)                                                                0.261     8.163
new_n3366.in[2] (.names)                                                                 0.616     8.779
new_n3366.out[0] (.names)                                                                0.261     9.040
n691.in[3] (.names)                                                                      0.100     9.140
n691.out[0] (.names)                                                                     0.235     9.375
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     9.375
data arrival time                                                                                  9.375

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.375
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.399


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4109_1.in[0] (.names)                                                               0.622     7.452
new_n4109_1.out[0] (.names)                                                              0.235     7.687
new_n4119_1.in[0] (.names)                                                               0.100     7.787
new_n4119_1.out[0] (.names)                                                              0.261     8.048
new_n4124_1.in[0] (.names)                                                               0.332     8.381
new_n4124_1.out[0] (.names)                                                              0.261     8.642
new_n4123_1.in[3] (.names)                                                               0.100     8.742
new_n4123_1.out[0] (.names)                                                              0.261     9.003
n3558.in[2] (.names)                                                                     0.100     9.103
n3558.out[0] (.names)                                                                    0.235     9.338
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.338
data arrival time                                                                                  9.338

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.338
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.361


#Path 37
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4109_1.in[0] (.names)                                                               0.622     7.452
new_n4109_1.out[0] (.names)                                                              0.235     7.687
new_n4119_1.in[0] (.names)                                                               0.100     7.787
new_n4119_1.out[0] (.names)                                                              0.261     8.048
new_n4127.in[2] (.names)                                                                 0.100     8.148
new_n4127.out[0] (.names)                                                                0.261     8.409
new_n4126.in[1] (.names)                                                                 0.336     8.745
new_n4126.out[0] (.names)                                                                0.235     8.980
n3563.in[2] (.names)                                                                     0.100     9.080
n3563.out[0] (.names)                                                                    0.235     9.315
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.315
data arrival time                                                                                  9.315

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.315
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.339


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4109_1.in[0] (.names)                                                               0.622     7.452
new_n4109_1.out[0] (.names)                                                              0.235     7.687
new_n4112.in[0] (.names)                                                                 0.480     8.167
new_n4112.out[0] (.names)                                                                0.235     8.402
new_n4111.in[1] (.names)                                                                 0.332     8.735
new_n4111.out[0] (.names)                                                                0.235     8.970
n3543.in[2] (.names)                                                                     0.100     9.070
n3543.out[0] (.names)                                                                    0.235     9.305
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.305
data arrival time                                                                                  9.305

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.305
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.328


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4010.in[0] (.names)                                                                 0.100     6.894
new_n4010.out[0] (.names)                                                                0.235     7.129
new_n4020.in[0] (.names)                                                                 0.100     7.229
new_n4020.out[0] (.names)                                                                0.261     7.490
new_n4028_1.in[2] (.names)                                                               0.472     7.963
new_n4028_1.out[0] (.names)                                                              0.261     8.224
new_n4031.in[0] (.names)                                                                 0.100     8.324
new_n4031.out[0] (.names)                                                                0.261     8.585
new_n4030.in[3] (.names)                                                                 0.100     8.685
new_n4030.out[0] (.names)                                                                0.235     8.920
n3408.in[2] (.names)                                                                     0.100     9.020
n3408.out[0] (.names)                                                                    0.235     9.255
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000     9.255
data arrival time                                                                                  9.255

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.255
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.278


#Path 40
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4010.in[0] (.names)                                                                 0.100     6.894
new_n4010.out[0] (.names)                                                                0.235     7.129
new_n4020.in[0] (.names)                                                                 0.100     7.229
new_n4020.out[0] (.names)                                                                0.261     7.490
new_n4028_1.in[2] (.names)                                                               0.472     7.963
new_n4028_1.out[0] (.names)                                                              0.261     8.224
new_n4034_1.in[0] (.names)                                                               0.100     8.324
new_n4034_1.out[0] (.names)                                                              0.235     8.559
new_n4033_1.in[2] (.names)                                                               0.100     8.659
new_n4033_1.out[0] (.names)                                                              0.261     8.920
n3413.in[3] (.names)                                                                     0.100     9.020
n3413.out[0] (.names)                                                                    0.235     9.255
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000     9.255
data arrival time                                                                                  9.255

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.255
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.278


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3358_1.in[0] (.names)                                                               0.100     7.902
new_n3358_1.out[0] (.names)                                                              0.235     8.137
new_n3364_1.in[0] (.names)                                                               0.100     8.237
new_n3364_1.out[0] (.names)                                                              0.235     8.472
new_n3363_1.in[2] (.names)                                                               0.100     8.572
new_n3363_1.out[0] (.names)                                                              0.261     8.833
n686.in[3] (.names)                                                                      0.100     8.933
n686.out[0] (.names)                                                                     0.235     9.168
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     9.168
data arrival time                                                                                  9.168

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.168
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.192


#Path 42
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3352.in[0] (.names)                                                                 0.482     7.924
new_n3352.out[0] (.names)                                                                0.235     8.159
new_n3355.in[0] (.names)                                                                 0.100     8.259
new_n3355.out[0] (.names)                                                                0.235     8.494
new_n3354_1.in[1] (.names)                                                               0.100     8.594
new_n3354_1.out[0] (.names)                                                              0.235     8.829
n676.in[2] (.names)                                                                      0.100     8.929
n676.out[0] (.names)                                                                     0.235     9.164
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     9.164
data arrival time                                                                                  9.164

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.164
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.187


#Path 43
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.707
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.968
new_n2911.in[0] (.names)                                                                                                              0.476     4.444
new_n2911.out[0] (.names)                                                                                                             0.261     4.705
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.328
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.589
new_n2938_1.in[0] (.names)                                                                                                            0.619     6.208
new_n2938_1.out[0] (.names)                                                                                                           0.235     6.443
new_n2951.in[2] (.names)                                                                                                              0.100     6.543
new_n2951.out[0] (.names)                                                                                                             0.235     6.778
new_n2950.in[1] (.names)                                                                                                              0.100     6.878
new_n2950.out[0] (.names)                                                                                                             0.235     7.113
new_n2949_1.in[1] (.names)                                                                                                            0.477     7.590
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.825
new_n2948_1.in[0] (.names)                                                                                                            0.100     7.925
new_n2948_1.out[0] (.names)                                                                                                           0.235     8.160
new_n2947.in[4] (.names)                                                                                                              0.340     8.500
new_n2947.out[0] (.names)                                                                                                             0.261     8.761
n348.in[3] (.names)                                                                                                                   0.100     8.861
n348.out[0] (.names)                                                                                                                  0.235     9.096
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.096
data arrival time                                                                                                                               9.096

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.096
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.120


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4236.in[0] (.names)                                                                 0.100     7.459
new_n4236.out[0] (.names)                                                                0.235     7.694
new_n4239_1.in[0] (.names)                                                               0.100     7.794
new_n4239_1.out[0] (.names)                                                              0.235     8.029
new_n4238_1.in[1] (.names)                                                               0.100     8.129
new_n4238_1.out[0] (.names)                                                              0.235     8.364
n3863.in[2] (.names)                                                                     0.480     8.844
n3863.out[0] (.names)                                                                    0.235     9.079
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     9.079
data arrival time                                                                                  9.079

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.079
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.103


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3359_1.in[0] (.names)                                                               0.100     7.541
new_n3359_1.out[0] (.names)                                                              0.261     7.802
new_n3358_1.in[0] (.names)                                                               0.100     7.902
new_n3358_1.out[0] (.names)                                                              0.235     8.137
new_n3357.in[2] (.names)                                                                 0.337     8.474
new_n3357.out[0] (.names)                                                                0.261     8.735
n681.in[3] (.names)                                                                      0.100     8.835
n681.out[0] (.names)                                                                     0.235     9.070
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     9.070
data arrival time                                                                                  9.070

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.070
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.094


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4109_1.in[0] (.names)                                                               0.622     7.452
new_n4109_1.out[0] (.names)                                                              0.235     7.687
new_n4119_1.in[0] (.names)                                                               0.100     7.787
new_n4119_1.out[0] (.names)                                                              0.261     8.048
new_n4118_1.in[0] (.names)                                                               0.100     8.148
new_n4118_1.out[0] (.names)                                                              0.235     8.383
new_n4117.in[3] (.names)                                                                 0.100     8.483
new_n4117.out[0] (.names)                                                                0.235     8.718
n3553.in[2] (.names)                                                                     0.100     8.818
n3553.out[0] (.names)                                                                    0.235     9.053
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     9.053
data arrival time                                                                                  9.053

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.053
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.077


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4236.in[0] (.names)                                                                 0.100     7.459
new_n4236.out[0] (.names)                                                                0.235     7.694
new_n4239_1.in[0] (.names)                                                               0.100     7.794
new_n4239_1.out[0] (.names)                                                              0.235     8.029
new_n4242.in[0] (.names)                                                                 0.100     8.129
new_n4242.out[0] (.names)                                                                0.235     8.364
new_n4241.in[1] (.names)                                                                 0.100     8.464
new_n4241.out[0] (.names)                                                                0.235     8.699
n3868.in[2] (.names)                                                                     0.100     8.799
n3868.out[0] (.names)                                                                    0.235     9.034
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     9.034
data arrival time                                                                                  9.034

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.034
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.057


#Path 48
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4010.in[0] (.names)                                                                 0.100     6.894
new_n4010.out[0] (.names)                                                                0.235     7.129
new_n4020.in[0] (.names)                                                                 0.100     7.229
new_n4020.out[0] (.names)                                                                0.261     7.490
new_n4025.in[2] (.names)                                                                 0.616     8.106
new_n4025.out[0] (.names)                                                                0.235     8.341
new_n4024_1.in[1] (.names)                                                               0.100     8.441
new_n4024_1.out[0] (.names)                                                              0.235     8.676
n3398.in[2] (.names)                                                                     0.100     8.776
n3398.out[0] (.names)                                                                    0.235     9.011
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.011
data arrival time                                                                                  9.011

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.011
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.035


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4010.in[0] (.names)                                                                 0.100     6.894
new_n4010.out[0] (.names)                                                                0.235     7.129
new_n4020.in[0] (.names)                                                                 0.100     7.229
new_n4020.out[0] (.names)                                                                0.261     7.490
new_n4028_1.in[2] (.names)                                                               0.472     7.963
new_n4028_1.out[0] (.names)                                                              0.261     8.224
new_n4027.in[2] (.names)                                                                 0.100     8.324
new_n4027.out[0] (.names)                                                                0.261     8.585
n3403.in[3] (.names)                                                                     0.100     8.685
n3403.out[0] (.names)                                                                    0.235     8.920
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     8.920
data arrival time                                                                                  8.920

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.920
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.943


#Path 50
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4010.in[0] (.names)                                                                 0.100     6.894
new_n4010.out[0] (.names)                                                                0.235     7.129
new_n4013_1.in[0] (.names)                                                               0.100     7.229
new_n4013_1.out[0] (.names)                                                              0.235     7.464
new_n4016.in[0] (.names)                                                                 0.100     7.564
new_n4016.out[0] (.names)                                                                0.235     7.799
new_n4015.in[2] (.names)                                                                 0.486     8.285
new_n4015.out[0] (.names)                                                                0.261     8.546
n3388.in[3] (.names)                                                                     0.100     8.646
n3388.out[0] (.names)                                                                    0.235     8.881
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     8.881
data arrival time                                                                                  8.881

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.881
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.905


#Path 51
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2855.in[1] (.names)                                                                                                              0.619     3.707
new_n2855.out[0] (.names)                                                                                                             0.261     3.968
new_n2853_1.in[5] (.names)                                                                                                            0.337     4.305
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.566
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.666
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.901
new_n2900.in[2] (.names)                                                                                                              0.340     5.241
new_n2900.out[0] (.names)                                                                                                             0.235     5.476
new_n2921.in[4] (.names)                                                                                                              0.477     5.953
new_n2921.out[0] (.names)                                                                                                             0.235     6.188
new_n2936.in[0] (.names)                                                                                                              0.617     6.804
new_n2936.out[0] (.names)                                                                                                             0.235     7.039
new_n2935.in[0] (.names)                                                                                                              0.100     7.139
new_n2935.out[0] (.names)                                                                                                             0.261     7.400
new_n2934_1.in[0] (.names)                                                                                                            0.476     7.876
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.111
n343.in[4] (.names)                                                                                                                   0.485     8.596
n343.out[0] (.names)                                                                                                                  0.261     8.857
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     8.857
data arrival time                                                                                                                               8.857

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.857
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.880


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3352.in[0] (.names)                                                                 0.482     7.924
new_n3352.out[0] (.names)                                                                0.235     8.159
new_n3351.in[2] (.names)                                                                 0.100     8.259
new_n3351.out[0] (.names)                                                                0.261     8.520
n671.in[3] (.names)                                                                      0.100     8.620
n671.out[0] (.names)                                                                     0.235     8.855
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.855
data arrival time                                                                                  8.855

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.855
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.878


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4236.in[0] (.names)                                                                 0.100     7.459
new_n4236.out[0] (.names)                                                                0.235     7.694
new_n4235.in[0] (.names)                                                                 0.100     7.794
new_n4235.out[0] (.names)                                                                0.235     8.029
n3858.in[4] (.names)                                                                     0.482     8.511
n3858.out[0] (.names)                                                                    0.261     8.772
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     8.772
data arrival time                                                                                  8.772

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.772
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.796


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4109_1.in[0] (.names)                                                               0.622     7.452
new_n4109_1.out[0] (.names)                                                              0.235     7.687
new_n4108_1.in[0] (.names)                                                               0.480     8.167
new_n4108_1.out[0] (.names)                                                              0.235     8.402
n3538.in[4] (.names)                                                                     0.100     8.502
n3538.out[0] (.names)                                                                    0.261     8.763
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     8.763
data arrival time                                                                                  8.763

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.763
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.787


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4106.in[0] (.names)                                                                 0.622     7.452
new_n4106.out[0] (.names)                                                                0.235     7.687
new_n4105.in[2] (.names)                                                                 0.475     8.162
new_n4105.out[0] (.names)                                                                0.261     8.423
n3533.in[3] (.names)                                                                     0.100     8.523
n3533.out[0] (.names)                                                                    0.235     8.758
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.758
data arrival time                                                                                  8.758

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.758
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.782


#Path 56
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2855.in[1] (.names)                                                                                                              0.619     3.707
new_n2855.out[0] (.names)                                                                                                             0.261     3.968
new_n2853_1.in[5] (.names)                                                                                                            0.337     4.305
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.566
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.666
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.901
new_n2900.in[2] (.names)                                                                                                              0.340     5.241
new_n2900.out[0] (.names)                                                                                                             0.235     5.476
new_n2892.in[1] (.names)                                                                                                              0.477     5.953
new_n2892.out[0] (.names)                                                                                                             0.235     6.188
new_n2916.in[4] (.names)                                                                                                              0.335     6.522
new_n2916.out[0] (.names)                                                                                                             0.261     6.783
new_n2919_1.in[1] (.names)                                                                                                            0.627     7.410
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.645
new_n2918_1.in[1] (.names)                                                                                                            0.471     8.116
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.377
n338.in[2] (.names)                                                                                                                   0.100     8.477
n338.out[0] (.names)                                                                                                                  0.235     8.712
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.712
data arrival time                                                                                                                               8.712

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.712
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.736


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3349_1.in[0] (.names)                                                               0.100     7.206
new_n3349_1.out[0] (.names)                                                              0.235     7.441
new_n3348_1.in[1] (.names)                                                               0.600     8.042
new_n3348_1.out[0] (.names)                                                              0.235     8.277
n666.in[2] (.names)                                                                      0.100     8.377
n666.out[0] (.names)                                                                     0.235     8.612
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.612
data arrival time                                                                                  8.612

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.612
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.635


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4233_1.in[0] (.names)                                                               0.100     7.459
new_n4233_1.out[0] (.names)                                                              0.235     7.694
new_n4232.in[1] (.names)                                                                 0.330     8.024
new_n4232.out[0] (.names)                                                                0.235     8.259
n3853.in[2] (.names)                                                                     0.100     8.359
n3853.out[0] (.names)                                                                    0.235     8.594
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.594
data arrival time                                                                                  8.594

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.594
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.618


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4094_1.in[0] (.names)                                                               0.100     6.569
new_n4094_1.out[0] (.names)                                                              0.235     6.804
new_n4100.in[0] (.names)                                                                 0.338     7.142
new_n4100.out[0] (.names)                                                                0.235     7.377
new_n4099_1.in[2] (.names)                                                               0.100     7.477
new_n4099_1.out[0] (.names)                                                              0.261     7.738
n3523.in[3] (.names)                                                                     0.618     8.356
n3523.out[0] (.names)                                                                    0.235     8.591
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.591
data arrival time                                                                                  8.591

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.591
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.614


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4227.in[0] (.names)                                                                 0.100     7.124
new_n4227.out[0] (.names)                                                                0.235     7.359
new_n4226.in[2] (.names)                                                                 0.480     7.839
new_n4226.out[0] (.names)                                                                0.261     8.100
n3843.in[3] (.names)                                                                     0.100     8.200
n3843.out[0] (.names)                                                                    0.235     8.435
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.435
data arrival time                                                                                  8.435

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.435
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.459


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4230.in[0] (.names)                                                                 0.100     7.124
new_n4230.out[0] (.names)                                                                0.235     7.359
new_n4229_1.in[0] (.names)                                                               0.480     7.839
new_n4229_1.out[0] (.names)                                                              0.235     8.074
n3848.in[4] (.names)                                                                     0.100     8.174
n3848.out[0] (.names)                                                                    0.261     8.435
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.435
data arrival time                                                                                  8.435

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.435
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.459


#Path 62
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2855.in[1] (.names)                                                                                                              0.619     3.707
new_n2855.out[0] (.names)                                                                                                             0.261     3.968
new_n2853_1.in[5] (.names)                                                                                                            0.337     4.305
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.566
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.666
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.901
new_n2900.in[2] (.names)                                                                                                              0.340     5.241
new_n2900.out[0] (.names)                                                                                                             0.235     5.476
new_n2892.in[1] (.names)                                                                                                              0.477     5.953
new_n2892.out[0] (.names)                                                                                                             0.235     6.188
new_n2916.in[4] (.names)                                                                                                              0.335     6.522
new_n2916.out[0] (.names)                                                                                                             0.261     6.783
new_n2905.in[1] (.names)                                                                                                              0.627     7.410
new_n2905.out[0] (.names)                                                                                                             0.235     7.645
n333.in[4] (.names)                                                                                                                   0.337     7.982
n333.out[0] (.names)                                                                                                                  0.261     8.243
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.243
data arrival time                                                                                                                               8.243

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.243
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.267


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n3995.in[0] (.names)                                                                 0.100     6.533
new_n3995.out[0] (.names)                                                                0.235     6.768
new_n4001.in[0] (.names)                                                                 0.334     7.102
new_n4001.out[0] (.names)                                                                0.235     7.337
new_n4000.in[1] (.names)                                                                 0.332     7.669
new_n4000.out[0] (.names)                                                                0.235     7.904
n3363.in[2] (.names)                                                                     0.100     8.004
n3363.out[0] (.names)                                                                    0.235     8.239
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.239
data arrival time                                                                                  8.239

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.239
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.263


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4010.in[0] (.names)                                                                 0.100     6.894
new_n4010.out[0] (.names)                                                                0.235     7.129
new_n4013_1.in[0] (.names)                                                               0.100     7.229
new_n4013_1.out[0] (.names)                                                              0.235     7.464
new_n4012.in[1] (.names)                                                                 0.100     7.564
new_n4012.out[0] (.names)                                                                0.235     7.799
n3383.in[0] (.names)                                                                     0.100     7.899
n3383.out[0] (.names)                                                                    0.261     8.160
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.160
data arrival time                                                                                  8.160

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.160
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.184


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3346.in[0] (.names)                                                                 0.100     6.871
new_n3346.out[0] (.names)                                                                0.235     7.106
new_n3345.in[1] (.names)                                                                 0.100     7.206
new_n3345.out[0] (.names)                                                                0.235     7.441
n661.in[2] (.names)                                                                      0.477     7.918
n661.out[0] (.names)                                                                     0.235     8.153
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     8.153
data arrival time                                                                                  8.153

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.153
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.177


#Path 66
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4085.in[2] (.names)                                                                 0.757     6.865
new_n4085.out[0] (.names)                                                                0.261     7.126
n3503.in[3] (.names)                                                                     0.748     7.874
n3503.out[0] (.names)                                                                    0.235     8.109
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     8.109
data arrival time                                                                                  8.109

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.109
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.132


#Path 67
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4007.in[0] (.names)                                                                 0.100     6.894
new_n4007.out[0] (.names)                                                                0.235     7.129
new_n4006.in[2] (.names)                                                                 0.337     7.466
new_n4006.out[0] (.names)                                                                0.261     7.727
n3373.in[3] (.names)                                                                     0.100     7.827
n3373.out[0] (.names)                                                                    0.235     8.062
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.062
data arrival time                                                                                  8.062

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.062
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.086


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4010.in[0] (.names)                                                                 0.100     6.894
new_n4010.out[0] (.names)                                                                0.235     7.129
new_n4009_1.in[2] (.names)                                                               0.328     7.457
new_n4009_1.out[0] (.names)                                                              0.261     7.718
n3378.in[3] (.names)                                                                     0.100     7.818
n3378.out[0] (.names)                                                                    0.235     8.053
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.053
data arrival time                                                                                  8.053

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.053
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.077


#Path 69
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2855.in[1] (.names)                                                                                                              0.619     3.707
new_n2855.out[0] (.names)                                                                                                             0.261     3.968
new_n2853_1.in[5] (.names)                                                                                                            0.337     4.305
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.566
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.666
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.901
new_n2880.in[1] (.names)                                                                                                              0.340     5.241
new_n2880.out[0] (.names)                                                                                                             0.261     5.502
new_n2901.in[4] (.names)                                                                                                              0.330     5.832
new_n2901.out[0] (.names)                                                                                                             0.235     6.067
new_n2891.in[1] (.names)                                                                                                              0.623     6.691
new_n2891.out[0] (.names)                                                                                                             0.235     6.926
new_n2889_1.in[4] (.names)                                                                                                            0.473     7.399
new_n2889_1.out[0] (.names)                                                                                                           0.261     7.660
n328.in[3] (.names)                                                                                                                   0.100     7.760
n328.out[0] (.names)                                                                                                                  0.235     7.995
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     7.995
data arrival time                                                                                                                               7.995

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.995
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.019


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4224_1.in[0] (.names)                                                               0.100     6.789
new_n4224_1.out[0] (.names)                                                              0.235     7.024
new_n4223_1.in[2] (.names)                                                               0.330     7.354
new_n4223_1.out[0] (.names)                                                              0.261     7.615
n3838.in[3] (.names)                                                                     0.100     7.715
n3838.out[0] (.names)                                                                    0.235     7.950
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     7.950
data arrival time                                                                                  7.950

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.950
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.974


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4094_1.in[0] (.names)                                                               0.100     6.569
new_n4094_1.out[0] (.names)                                                              0.235     6.804
new_n4093_1.in[2] (.names)                                                               0.482     7.286
new_n4093_1.out[0] (.names)                                                              0.261     7.547
n3518.in[3] (.names)                                                                     0.100     7.647
n3518.out[0] (.names)                                                                    0.235     7.882
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.882
data arrival time                                                                                  7.882

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.882
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.906


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3343_1.in[0] (.names)                                                               0.100     6.536
new_n3343_1.out[0] (.names)                                                              0.235     6.771
new_n3342.in[2] (.names)                                                                 0.481     7.253
new_n3342.out[0] (.names)                                                                0.261     7.514
n656.in[3] (.names)                                                                      0.100     7.614
n656.out[0] (.names)                                                                     0.235     7.849
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.849
data arrival time                                                                                  7.849

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.849
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.872


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4091.in[0] (.names)                                                                 0.761     6.869
new_n4091.out[0] (.names)                                                                0.235     7.104
new_n4090.in[2] (.names)                                                                 0.100     7.204
new_n4090.out[0] (.names)                                                                0.261     7.465
n3513.in[3] (.names)                                                                     0.100     7.565
n3513.out[0] (.names)                                                                    0.235     7.800
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.800
data arrival time                                                                                  7.800

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.800
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.824


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n4004_1.in[2] (.names)                                                               0.100     6.533
new_n4004_1.out[0] (.names)                                                              0.261     6.794
new_n4003_1.in[2] (.names)                                                               0.335     7.129
new_n4003_1.out[0] (.names)                                                              0.261     7.390
n3368.in[3] (.names)                                                                     0.100     7.490
n3368.out[0] (.names)                                                                    0.235     7.725
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     7.725
data arrival time                                                                                  7.725

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.725
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.749


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3996.in[0] (.names)                                                                 0.100     6.172
new_n3996.out[0] (.names)                                                                0.261     6.433
new_n3995.in[0] (.names)                                                                 0.100     6.533
new_n3995.out[0] (.names)                                                                0.235     6.768
new_n3994_1.in[1] (.names)                                                               0.334     7.102
new_n3994_1.out[0] (.names)                                                              0.235     7.337
n3358.in[2] (.names)                                                                     0.100     7.437
n3358.out[0] (.names)                                                                    0.235     7.672
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     7.672
data arrival time                                                                                  7.672

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.672
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.696


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3989_1.in[0] (.names)                                                               0.331     6.404
new_n3989_1.out[0] (.names)                                                              0.235     6.639
new_n3992.in[0] (.names)                                                                 0.100     6.739
new_n3992.out[0] (.names)                                                                0.235     6.974
new_n3991.in[2] (.names)                                                                 0.100     7.074
new_n3991.out[0] (.names)                                                                0.261     7.335
n3353.in[3] (.names)                                                                     0.100     7.435
n3353.out[0] (.names)                                                                    0.235     7.670
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     7.670
data arrival time                                                                                  7.670

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.670
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.693


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2855.in[1] (.names)                                                                                                              0.619     3.707
new_n2855.out[0] (.names)                                                                                                             0.261     3.968
new_n2853_1.in[5] (.names)                                                                                                            0.337     4.305
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.566
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.666
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.901
new_n2880.in[1] (.names)                                                                                                              0.340     5.241
new_n2880.out[0] (.names)                                                                                                             0.261     5.502
new_n2879_1.in[3] (.names)                                                                                                            0.330     5.832
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.067
new_n2878_1.in[4] (.names)                                                                                                            0.478     6.545
new_n2878_1.out[0] (.names)                                                                                                           0.261     6.806
n323.in[3] (.names)                                                                                                                   0.618     7.424
n323.out[0] (.names)                                                                                                                  0.235     7.659
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.659
data arrival time                                                                                                                               7.659

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.659
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.682


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4088_1.in[0] (.names)                                                               0.901     7.009
new_n4088_1.out[0] (.names)                                                              0.261     7.270
n3508.in[4] (.names)                                                                     0.100     7.370
n3508.out[0] (.names)                                                                    0.261     7.631
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.631
data arrival time                                                                                  7.631

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.631
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.655


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3340.in[0] (.names)                                                                 0.100     6.201
new_n3340.out[0] (.names)                                                                0.235     6.436
new_n3339_1.in[1] (.names)                                                               0.100     6.536
new_n3339_1.out[0] (.names)                                                              0.235     6.771
n651.in[2] (.names)                                                                      0.615     7.386
n651.out[0] (.names)                                                                     0.235     7.621
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.621
data arrival time                                                                                  7.621

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.621
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.644


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4221.in[0] (.names)                                                                 0.763     6.454
new_n4221.out[0] (.names)                                                                0.235     6.689
new_n4220.in[1] (.names)                                                                 0.100     6.789
new_n4220.out[0] (.names)                                                                0.235     7.024
n3833.in[2] (.names)                                                                     0.340     7.364
n3833.out[0] (.names)                                                                    0.235     7.599
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.599
data arrival time                                                                                  7.599

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.599
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.623


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 1.022     5.866
new_n3337.out[0] (.names)                                                                0.235     6.101
new_n3336.in[2] (.names)                                                                 0.332     6.434
new_n3336.out[0] (.names)                                                                0.261     6.695
n646.in[3] (.names)                                                                      0.629     7.324
n646.out[0] (.names)                                                                     0.235     7.559
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.559
data arrival time                                                                                  7.559

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.559
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.582


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4086.in[0] (.names)                                                                 0.100     5.873
new_n4086.out[0] (.names)                                                                0.235     6.108
new_n4095.in[0] (.names)                                                                 0.100     6.208
new_n4095.out[0] (.names)                                                                0.261     6.469
new_n4103_1.in[2] (.names)                                                               0.100     6.569
new_n4103_1.out[0] (.names)                                                              0.261     6.830
new_n4102.in[0] (.names)                                                                 0.100     6.930
new_n4102.out[0] (.names)                                                                0.235     7.165
n3528.in[4] (.names)                                                                     0.100     7.265
n3528.out[0] (.names)                                                                    0.261     7.526
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.526
data arrival time                                                                                  7.526

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.526
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.550


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3985.in[1] (.names)                                                                 0.331     6.404
new_n3985.out[0] (.names)                                                                0.235     6.639
n3343.in[2] (.names)                                                                     0.485     7.123
n3343.out[0] (.names)                                                                    0.235     7.358
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     7.358
data arrival time                                                                                  7.358

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.358
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.382


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3986.in[0] (.names)                                                                 0.100     5.837
new_n3986.out[0] (.names)                                                                0.235     6.072
new_n3989_1.in[0] (.names)                                                               0.331     6.404
new_n3989_1.out[0] (.names)                                                              0.235     6.639
new_n3988_1.in[2] (.names)                                                               0.100     6.739
new_n3988_1.out[0] (.names)                                                              0.261     7.000
n3348.in[3] (.names)                                                                     0.100     7.100
n3348.out[0] (.names)                                                                    0.235     7.335
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.335
data arrival time                                                                                  7.335

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.335
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.358


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4215.in[2] (.names)                                                                 0.910     6.600
new_n4215.out[0] (.names)                                                                0.261     6.861
n3823.in[3] (.names)                                                                     0.100     6.961
n3823.out[0] (.names)                                                                    0.235     7.196
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     7.196
data arrival time                                                                                  7.196

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.196
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.220


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.480     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2855.in[1] (.names)                                                                                                              0.619     3.707
new_n2855.out[0] (.names)                                                                                                             0.261     3.968
new_n2853_1.in[5] (.names)                                                                                                            0.337     4.305
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.566
new_n2851.in[3] (.names)                                                                                                              0.100     4.666
new_n2851.out[0] (.names)                                                                                                             0.261     4.927
new_n2865.in[2] (.names)                                                                                                              0.100     5.027
new_n2865.out[0] (.names)                                                                                                             0.235     5.262
new_n2864_1.in[0] (.names)                                                                                                            0.335     5.596
new_n2864_1.out[0] (.names)                                                                                                           0.235     5.831
new_n2863_1.in[4] (.names)                                                                                                            0.480     6.311
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.546
n318.in[2] (.names)                                                                                                                   0.100     6.646
n318.out[0] (.names)                                                                                                                  0.235     6.881
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     6.881
data arrival time                                                                                                                               6.881

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.881
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.905


#Path 87
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4083_1.in[0] (.names)                                                               0.100     5.538
new_n4083_1.out[0] (.names)                                                              0.235     5.773
new_n4082.in[1] (.names)                                                                 0.478     6.251
new_n4082.out[0] (.names)                                                                0.235     6.486
n3498.in[2] (.names)                                                                     0.100     6.586
n3498.out[0] (.names)                                                                    0.235     6.821
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     6.821
data arrival time                                                                                  6.821

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.821
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.845


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3983_1.in[0] (.names)                                                               0.100     5.502
new_n3983_1.out[0] (.names)                                                              0.235     5.737
new_n3982.in[2] (.names)                                                                 0.483     6.221
new_n3982.out[0] (.names)                                                                0.261     6.482
n3338.in[3] (.names)                                                                     0.100     6.582
n3338.out[0] (.names)                                                                    0.235     6.817
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     6.817
data arrival time                                                                                  6.817

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.817
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.840


#Path 89
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3333_1.in[2] (.names)                                                               1.307     6.151
new_n3333_1.out[0] (.names)                                                              0.261     6.412
n641.in[3] (.names)                                                                      0.100     6.512
n641.out[0] (.names)                                                                     0.235     6.747
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     6.747
data arrival time                                                                                  6.747

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.747
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.770


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2803_1.in[0] (.names)                                                                                                            0.473     2.086
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.347
new_n2812.in[0] (.names)                                                                                                              0.626     2.972
new_n2812.out[0] (.names)                                                                                                             0.235     3.207
new_n2811.in[2] (.names)                                                                                                              0.340     3.548
new_n2811.out[0] (.names)                                                                                                             0.261     3.809
new_n2833_1.in[5] (.names)                                                                                                            0.100     3.909
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.170
new_n2836.in[1] (.names)                                                                                                              0.481     4.651
new_n2836.out[0] (.names)                                                                                                             0.261     4.912
new_n2835.in[4] (.names)                                                                                                              0.480     5.392
new_n2835.out[0] (.names)                                                                                                             0.235     5.627
n308.in[2] (.names)                                                                                                                   0.762     6.389
n308.out[0] (.names)                                                                                                                  0.235     6.624
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.624
data arrival time                                                                                                                               6.624

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.624
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.648


#Path 91
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3980.in[0] (.names)                                                                 0.617     5.167
new_n3980.out[0] (.names)                                                                0.235     5.402
new_n3979_1.in[2] (.names)                                                               0.486     5.888
new_n3979_1.out[0] (.names)                                                              0.261     6.149
n3333.in[3] (.names)                                                                     0.100     6.249
n3333.out[0] (.names)                                                                    0.235     6.484
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     6.484
data arrival time                                                                                  6.484

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.484
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.508


#Path 92
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4216.in[0] (.names)                                                                 0.100     5.456
new_n4216.out[0] (.names)                                                                0.235     5.691
new_n4218_1.in[0] (.names)                                                               0.100     5.791
new_n4218_1.out[0] (.names)                                                              0.261     6.052
n3828.in[4] (.names)                                                                     0.100     6.152
n3828.out[0] (.names)                                                                    0.261     6.413
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.413
data arrival time                                                                                  6.413

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.413
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.436


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4213_1.in[0] (.names)                                                               0.100     5.121
new_n4213_1.out[0] (.names)                                                              0.235     5.356
new_n4212.in[1] (.names)                                                                 0.100     5.456
new_n4212.out[0] (.names)                                                                0.235     5.691
n3818.in[2] (.names)                                                                     0.480     6.171
n3818.out[0] (.names)                                                                    0.235     6.406
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.406
data arrival time                                                                                  6.406

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.406
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.429


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4080.in[0] (.names)                                                                 0.100     5.203
new_n4080.out[0] (.names)                                                                0.235     5.438
new_n4079_1.in[2] (.names)                                                               0.340     5.778
new_n4079_1.out[0] (.names)                                                              0.261     6.039
n3493.in[3] (.names)                                                                     0.100     6.139
n3493.out[0] (.names)                                                                    0.235     6.374
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.374
data arrival time                                                                                  6.374

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.374
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.398


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2803_1.in[0] (.names)                                                                                                            0.473     2.086
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.347
new_n2812.in[0] (.names)                                                                                                              0.626     2.972
new_n2812.out[0] (.names)                                                                                                             0.235     3.207
new_n2811.in[2] (.names)                                                                                                              0.340     3.548
new_n2811.out[0] (.names)                                                                                                             0.261     3.809
new_n2833_1.in[5] (.names)                                                                                                            0.100     3.909
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.170
new_n2836.in[1] (.names)                                                                                                              0.481     4.651
new_n2836.out[0] (.names)                                                                                                             0.261     4.912
new_n2850.in[0] (.names)                                                                                                              0.480     5.392
new_n2850.out[0] (.names)                                                                                                             0.235     5.627
new_n2849_1.in[1] (.names)                                                                                                            0.100     5.727
new_n2849_1.out[0] (.names)                                                                                                           0.261     5.988
n313.in[2] (.names)                                                                                                                   0.100     6.088
n313.out[0] (.names)                                                                                                                  0.235     6.323
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.323
data arrival time                                                                                                                               6.323

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.323
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.346


#Path 96
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4077.in[0] (.names)                                                                 0.740     4.868
new_n4077.out[0] (.names)                                                                0.235     5.103
new_n4076.in[2] (.names)                                                                 0.472     5.575
new_n4076.out[0] (.names)                                                                0.261     5.836
n3488.in[3] (.names)                                                                     0.100     5.936
n3488.out[0] (.names)                                                                    0.235     6.171
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     6.171
data arrival time                                                                                  6.171

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.171
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.195


#Path 97
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.709     3.111
new_n4195.out[0] (.names)                                                                0.235     3.346
new_n4198_1.in[0] (.names)                                                               0.100     3.446
new_n4198_1.out[0] (.names)                                                              0.235     3.681
new_n4201.in[0] (.names)                                                                 0.100     3.781
new_n4201.out[0] (.names)                                                                0.235     4.016
new_n4204_1.in[0] (.names)                                                               0.100     4.116
new_n4204_1.out[0] (.names)                                                              0.235     4.351
new_n4207.in[0] (.names)                                                                 0.100     4.451
new_n4207.out[0] (.names)                                                                0.235     4.686
new_n4210.in[0] (.names)                                                                 0.100     4.786
new_n4210.out[0] (.names)                                                                0.235     5.021
new_n4209_1.in[1] (.names)                                                               0.100     5.121
new_n4209_1.out[0] (.names)                                                              0.235     5.356
n3813.in[2] (.names)                                                                     0.482     5.838
n3813.out[0] (.names)                                                                    0.235     6.073
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.073
data arrival time                                                                                  6.073

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.073
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.096


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.618     1.548
new_n4050.out[0] (.names)                                                                0.235     1.783
new_n4053_1.in[0] (.names)                                                               0.100     1.883
new_n4053_1.out[0] (.names)                                                              0.235     2.118
new_n4058_1.in[0] (.names)                                                               0.100     2.218
new_n4058_1.out[0] (.names)                                                              0.235     2.453
new_n4062.in[0] (.names)                                                                 0.100     2.553
new_n4062.out[0] (.names)                                                                0.235     2.788
new_n4065.in[0] (.names)                                                                 0.100     2.888
new_n4065.out[0] (.names)                                                                0.235     3.123
new_n4068_1.in[0] (.names)                                                               0.100     3.223
new_n4068_1.out[0] (.names)                                                              0.235     3.458
new_n4071.in[0] (.names)                                                                 0.100     3.558
new_n4071.out[0] (.names)                                                                0.235     3.793
new_n4074_1.in[0] (.names)                                                               0.100     3.893
new_n4074_1.out[0] (.names)                                                              0.235     4.128
new_n4073_1.in[1] (.names)                                                               0.740     4.868
new_n4073_1.out[0] (.names)                                                              0.235     5.103
n3483.in[2] (.names)                                                                     0.622     5.725
n3483.out[0] (.names)                                                                    0.235     5.960
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     5.960
data arrival time                                                                                  5.960

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.960
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.984


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2803_1.in[0] (.names)                                                                                                            0.473     2.086
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.347
new_n2812.in[0] (.names)                                                                                                              0.626     2.972
new_n2812.out[0] (.names)                                                                                                             0.235     3.207
new_n2811.in[2] (.names)                                                                                                              0.340     3.548
new_n2811.out[0] (.names)                                                                                                             0.261     3.809
new_n2809_1.in[3] (.names)                                                                                                            0.100     3.909
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.170
new_n2822.in[0] (.names)                                                                                                              0.338     4.508
new_n2822.out[0] (.names)                                                                                                             0.235     4.743
new_n2821.in[1] (.names)                                                                                                              0.100     4.843
new_n2821.out[0] (.names)                                                                                                             0.261     5.104
n303.in[2] (.names)                                                                                                                   0.618     5.721
n303.out[0] (.names)                                                                                                                  0.235     5.956
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     5.956
data arrival time                                                                                                                               5.956

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -5.956
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -5.980


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.499     0.665
new_n3945.out[0] (.names)                                                                0.261     0.926
new_n3950.in[0] (.names)                                                                 0.334     1.260
new_n3950.out[0] (.names)                                                                0.235     1.495
new_n3952.in[0] (.names)                                                                 0.100     1.595
new_n3952.out[0] (.names)                                                                0.235     1.830
new_n3959_1.in[0] (.names)                                                               0.100     1.930
new_n3959_1.out[0] (.names)                                                              0.235     2.165
new_n3962.in[0] (.names)                                                                 0.100     2.265
new_n3962.out[0] (.names)                                                                0.235     2.500
new_n3965.in[0] (.names)                                                                 0.100     2.600
new_n3965.out[0] (.names)                                                                0.235     2.835
new_n3968_1.in[0] (.names)                                                               0.100     2.935
new_n3968_1.out[0] (.names)                                                              0.235     3.170
new_n3971.in[0] (.names)                                                                 0.476     3.646
new_n3971.out[0] (.names)                                                                0.235     3.881
new_n3974_1.in[0] (.names)                                                               0.100     3.981
new_n3974_1.out[0] (.names)                                                              0.235     4.216
new_n3977.in[0] (.names)                                                                 0.100     4.316
new_n3977.out[0] (.names)                                                                0.235     4.551
new_n3976.in[1] (.names)                                                                 0.331     4.882
new_n3976.out[0] (.names)                                                                0.235     5.117
n3328.in[2] (.names)                                                                     0.472     5.589
n3328.out[0] (.names)                                                                    0.235     5.824
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     5.824
data arrival time                                                                                  5.824

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.824
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.848


#End of timing report
