Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  8 02:45:01 2019
| Host         : DESKTOP-544KMV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.412        0.000                      0                16061        0.037        0.000                      0                16051        0.264        0.000                       0                  6968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_design_1_clk_wiz_0_1  {0.000 3.333}        6.667           150.000         
  clk_out3_design_1_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
dphy_hs_clock_clk_hs_p           {0.000 2.380}        4.761           210.040         
  mipi_dphy_0_rxbyteclkhs        {0.000 9.522}        19.044          52.510          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                         3.000        0.000                       0                     2  
  clk_out1_design_1_clk_wiz_0_1        8.880        0.000                      0                 5255        0.067        0.000                      0                 5255        8.750        0.000                       0                  2547  
  clk_out2_design_1_clk_wiz_0_1        0.462        0.000                      0                 6850        0.042        0.000                      0                 6850        2.353        0.000                       0                  3412  
  clk_out3_design_1_clk_wiz_0_1        0.412        0.000                      0                  527        0.100        0.000                      0                  527        0.264        0.000                       0                   383  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    8.751        0.000                       0                     2  
dphy_hs_clock_clk_hs_p                                                                                                                                                             3.094        0.000                       0                    12  
  mipi_dphy_0_rxbyteclkhs             11.724        0.000                      0                 1598        0.037        0.000                      0                 1598        8.272        0.000                       0                   610  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        1.283        0.000                      0                  285        0.124        0.000                      0                  285  
clk_out1_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0_1        0.647        0.000                      0                 1578        0.116        0.000                      0                 1578  
mipi_dphy_0_rxbyteclkhs        clk_out2_design_1_clk_wiz_0_1       17.736        0.000                      0                    5                                                                        
clk_out2_design_1_clk_wiz_0_1  mipi_dphy_0_rxbyteclkhs              5.349        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       11.807        0.000                      0                  287        0.497        0.000                      0                  287  
**async_default**              clk_out2_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0_1        4.054        0.000                      0                   23        0.374        0.000                      0                   23  
**async_default**              clk_out3_design_1_clk_wiz_0_1  clk_out3_design_1_clk_wiz_0_1        0.923        0.000                      0                   45        0.307        0.000                      0                   45  
**async_default**              mipi_dphy_0_rxbyteclkhs        mipi_dphy_0_rxbyteclkhs             16.272        0.000                      0                   36        0.439        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.635ns  (logic 1.562ns (14.688%)  route 9.073ns (85.312%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 26.154 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.134    17.464    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X52Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.464    26.154    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X52Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/C
                         clock pessimism              0.501    26.656    
                         clock uncertainty           -0.107    26.548    
    SLICE_X52Y86         FDRE (Setup_fdre_C_CE)      -0.205    26.343    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]
  -------------------------------------------------------------------
                         required time                         26.343    
                         arrival time                         -17.464    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.635ns  (logic 1.562ns (14.688%)  route 9.073ns (85.312%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 26.154 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.134    17.464    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X52Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.464    26.154    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X52Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/C
                         clock pessimism              0.501    26.656    
                         clock uncertainty           -0.107    26.548    
    SLICE_X52Y86         FDRE (Setup_fdre_C_CE)      -0.205    26.343    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]
  -------------------------------------------------------------------
                         required time                         26.343    
                         arrival time                         -17.464    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 1.562ns (14.665%)  route 9.089ns (85.335%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 26.157 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.151    17.480    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.467    26.157    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]/C
                         clock pessimism              0.501    26.659    
                         clock uncertainty           -0.107    26.551    
    SLICE_X50Y90         FDRE (Setup_fdre_C_CE)      -0.169    26.382    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -17.480    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 1.562ns (14.665%)  route 9.089ns (85.335%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 26.157 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.151    17.480    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.467    26.157    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[69]/C
                         clock pessimism              0.501    26.659    
                         clock uncertainty           -0.107    26.551    
    SLICE_X50Y90         FDRE (Setup_fdre_C_CE)      -0.169    26.382    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[69]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -17.480    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 1.562ns (14.665%)  route 9.089ns (85.335%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 26.157 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.151    17.480    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.467    26.157    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X50Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[71]/C
                         clock pessimism              0.501    26.659    
                         clock uncertainty           -0.107    26.551    
    SLICE_X50Y90         FDRE (Setup_fdre_C_CE)      -0.169    26.382    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[71]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -17.480    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 1.562ns (14.696%)  route 9.067ns (85.304%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 26.162 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.128    17.458    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X48Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.472    26.162    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X48Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.602    26.764    
                         clock uncertainty           -0.107    26.657    
    SLICE_X48Y82         FDRE (Setup_fdre_C_CE)      -0.205    26.452    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.452    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                  8.994    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 1.562ns (14.696%)  route 9.067ns (85.304%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 26.162 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.128    17.458    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X48Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.472    26.162    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X48Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[41]/C
                         clock pessimism              0.602    26.764    
                         clock uncertainty           -0.107    26.657    
    SLICE_X48Y82         FDRE (Setup_fdre_C_CE)      -0.205    26.452    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[41]
  -------------------------------------------------------------------
                         required time                         26.452    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                  8.994    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 1.562ns (14.696%)  route 9.067ns (85.304%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 26.162 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.128    17.458    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X48Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.472    26.162    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X48Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]/C
                         clock pessimism              0.602    26.764    
                         clock uncertainty           -0.107    26.657    
    SLICE_X48Y82         FDRE (Setup_fdre_C_CE)      -0.205    26.452    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]
  -------------------------------------------------------------------
                         required time                         26.452    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                  8.994    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 1.562ns (14.696%)  route 9.067ns (85.304%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 26.162 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.128    17.458    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X48Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.472    26.162    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X48Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                         clock pessimism              0.602    26.764    
                         clock uncertainty           -0.107    26.657    
    SLICE_X48Y82         FDRE (Setup_fdre_C_CE)      -0.205    26.452    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]
  -------------------------------------------------------------------
                         required time                         26.452    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                  8.994    

Slack (MET) :             9.014ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.505ns  (logic 1.562ns (14.870%)  route 8.943ns (85.130%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 26.158 - 20.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.651     6.829    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     7.285 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=81, routed)          2.185     9.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=7, routed)           0.386    10.007    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.348    10.355 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.107    11.462    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    11.614 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.394    13.008    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.332    13.340 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.866    16.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.004    17.334    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X51Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.468    26.158    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X51Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism              0.501    26.660    
                         clock uncertainty           -0.107    26.552    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.205    26.347    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         26.347    
                         arrival time                         -17.334    
  -------------------------------------------------------------------
                         slack                                  9.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.576     2.113    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     2.254 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     2.310    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.846     2.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.608     2.126    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.243    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.569     2.106    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y67         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.141     2.247 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     2.303    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X26Y67         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.837     2.725    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y67         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.606     2.119    
    SLICE_X26Y67         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     2.236    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y62         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     2.233 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.195     2.428    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.822     2.710    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.603     2.107    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.361    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y62         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     2.233 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.195     2.428    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.822     2.710    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.603     2.107    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.361    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y62         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     2.233 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.195     2.428    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.822     2.710    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.603     2.107    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.361    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y62         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     2.233 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.195     2.428    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.822     2.710    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.603     2.107    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.361    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y62         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     2.233 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.195     2.428    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.822     2.710    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.603     2.107    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.361    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y62         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     2.233 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.195     2.428    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.822     2.710    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X38Y62         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.603     2.107    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.361    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y62         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     2.233 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.195     2.428    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X38Y62         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.822     2.710    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X38Y62         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.603     2.107    
    SLICE_X38Y62         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.361    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y62         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     2.233 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.195     2.428    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X38Y62         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.822     2.710    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X38Y62         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.603     2.107    
    SLICE_X38Y62         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.361    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y87     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y90     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y96     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y83     design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y81     design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y82     design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y82     design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y96     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y63     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y63     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y63     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y63     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y63     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y63     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y63     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y63     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.726ns (30.641%)  route 3.907ns (69.359%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 12.880 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.667    12.506    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.523    12.880    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[4]/C
                         clock pessimism              0.602    13.482    
                         clock uncertainty           -0.085    13.397    
    SLICE_X56Y75         FDRE (Setup_fdre_C_R)       -0.429    12.968    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[4]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.726ns (30.641%)  route 3.907ns (69.359%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 12.880 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.667    12.506    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.523    12.880    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[5]/C
                         clock pessimism              0.602    13.482    
                         clock uncertainty           -0.085    13.397    
    SLICE_X56Y75         FDRE (Setup_fdre_C_R)       -0.429    12.968    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[5]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.726ns (30.641%)  route 3.907ns (69.359%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 12.880 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.667    12.506    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.523    12.880    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[6]/C
                         clock pessimism              0.602    13.482    
                         clock uncertainty           -0.085    13.397    
    SLICE_X56Y75         FDRE (Setup_fdre_C_R)       -0.429    12.968    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[6]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.726ns (30.641%)  route 3.907ns (69.359%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 12.880 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.667    12.506    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.523    12.880    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[7]/C
                         clock pessimism              0.602    13.482    
                         clock uncertainty           -0.085    13.397    
    SLICE_X56Y75         FDRE (Setup_fdre_C_R)       -0.429    12.968    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[7]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 1.726ns (30.644%)  route 3.906ns (69.356%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 12.883 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.667    12.505    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.526    12.883    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[12]/C
                         clock pessimism              0.602    13.485    
                         clock uncertainty           -0.085    13.400    
    SLICE_X56Y77         FDRE (Setup_fdre_C_R)       -0.429    12.971    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[12]
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 1.726ns (30.644%)  route 3.906ns (69.356%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 12.883 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.667    12.505    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.526    12.883    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[13]/C
                         clock pessimism              0.602    13.485    
                         clock uncertainty           -0.085    13.400    
    SLICE_X56Y77         FDRE (Setup_fdre_C_R)       -0.429    12.971    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[13]
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 1.726ns (30.644%)  route 3.906ns (69.356%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 12.883 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.667    12.505    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.526    12.883    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[14]/C
                         clock pessimism              0.602    13.485    
                         clock uncertainty           -0.085    13.400    
    SLICE_X56Y77         FDRE (Setup_fdre_C_R)       -0.429    12.971    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[14]
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 1.726ns (30.644%)  route 3.906ns (69.356%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 12.883 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.667    12.505    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.526    12.883    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[15]/C
                         clock pessimism              0.602    13.485    
                         clock uncertainty           -0.085    13.400    
    SLICE_X56Y77         FDRE (Setup_fdre_C_R)       -0.429    12.971    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[15]
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.726ns (30.530%)  route 3.928ns (69.470%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 12.880 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.688    12.527    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.523    12.880    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[0]/C
                         clock pessimism              0.660    13.540    
                         clock uncertainty           -0.085    13.455    
    SLICE_X56Y74         FDRE (Setup_fdre_C_R)       -0.429    13.026    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[0]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.726ns (30.530%)  route 3.928ns (69.470%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 12.880 - 6.667 ) 
    Source Clock Delay      (SCD):    6.873ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.695     6.873    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     7.329 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]/Q
                         net (fo=2, routed)           1.097     8.426    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[3]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9/O
                         net (fo=1, routed)           0.000     8.550    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm[6]_i_9_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.083 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.092    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_4_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.249 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[6]_i_2/CO[1]
                         net (fo=43, routed)          0.948    10.198    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_pp1_exit_iter0_state6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.332    10.530 f  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/p_Val2_s_reg_274[23]_i_1/O
                         net (fo=38, routed)          1.185    11.715    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.124    11.839 r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250[0]_i_1/O
                         net (fo=16, routed)          0.688    12.527    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.523    12.880    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[1]/C
                         clock pessimism              0.660    13.540    
                         clock uncertainty           -0.085    13.455    
    SLICE_X56Y74         FDRE (Setup_fdre_C_R)       -0.429    13.026    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250_reg[1]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  0.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][36]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.550     2.087    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X53Y63         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     2.228 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]/Q
                         net (fo=1, routed)           0.099     2.327    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[33]
    SLICE_X50Y63         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][36]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.817     2.705    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X50Y63         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][36]_srl32/CLK
                         clock pessimism             -0.603     2.102    
    SLICE_X50Y63         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.285    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][36]_srl32
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteDataDly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.199%)  route 0.228ns (61.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.634     2.171    design_1_i/AXI_BayerToRGB_0/U0/StreamClk
    SLICE_X53Y110        FDRE                                         r  design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.141     2.313 r  design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteData_reg[1]/Q
                         net (fo=2, routed)           0.228     2.541    design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteData[1]
    SLICE_X46Y111        FDRE                                         r  design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteDataDly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.910     2.798    design_1_i/AXI_BayerToRGB_0/U0/StreamClk
    SLICE_X46Y111        FDRE                                         r  design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteDataDly_reg[1]/C
                         clock pessimism             -0.359     2.439    
    SLICE_X46Y111        FDRE (Hold_fdre_C_D)         0.059     2.498    design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteDataDly_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.549     2.086    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/ap_clk
    SLICE_X53Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     2.227 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/Q
                         net (fo=1, routed)           0.099     2.326    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/in[23]
    SLICE_X50Y83         SRL16E                                       r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.815     2.703    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X50Y83         SRL16E                                       r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][23]_srl16/CLK
                         clock pessimism             -0.603     2.100    
    SLICE_X50Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.283    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.550     2.087    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X47Y69         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     2.228 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.118     2.346    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[7]
    SLICE_X42Y69         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.816     2.704    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X42Y69         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][7]_srl32/CLK
                         clock pessimism             -0.585     2.119    
    SLICE_X42Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.302    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][7]_srl32
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.549     2.086    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     2.227 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]/Q
                         net (fo=1, routed)           0.118     2.345    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[8]
    SLICE_X38Y70         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.815     2.703    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X38Y70         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][8]_srl32/CLK
                         clock pessimism             -0.585     2.118    
    SLICE_X38Y70         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.301    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][8]_srl32
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.547     2.084    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X48Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     2.225 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]/Q
                         net (fo=1, routed)           0.121     2.346    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[21]
    SLICE_X46Y78         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.814     2.702    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y78         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][21]_srl32/CLK
                         clock pessimism             -0.585     2.117    
    SLICE_X46Y78         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.300    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][21]_srl32
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.545     2.082    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X48Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     2.223 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[16]/Q
                         net (fo=1, routed)           0.121     2.344    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[16]
    SLICE_X46Y76         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.811     2.699    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y76         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][16]_srl32/CLK
                         clock pessimism             -0.585     2.114    
    SLICE_X46Y76         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.297    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][16]_srl32
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteDataDly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.766%)  route 0.232ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.634     2.171    design_1_i/AXI_BayerToRGB_0/U0/StreamClk
    SLICE_X52Y111        FDRE                                         r  design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141     2.313 r  design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteData_reg[5]/Q
                         net (fo=2, routed)           0.232     2.545    design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteData[5]
    SLICE_X47Y113        FDRE                                         r  design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteDataDly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.907     2.795    design_1_i/AXI_BayerToRGB_0/U0/StreamClk
    SLICE_X47Y113        FDRE                                         r  design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteDataDly_reg[5]/C
                         clock pessimism             -0.359     2.436    
    SLICE_X47Y113        FDRE (Hold_fdre_C_D)         0.057     2.493    design_1_i/AXI_BayerToRGB_0/U0/sLineBufferWriteDataDly_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.657     2.194    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/video_aclk
    SLICE_X54Y112        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.164     2.359 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg[21]/Q
                         net (fo=1, routed)           0.106     2.465    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.970     2.858    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.607     2.251    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.406    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.549     2.086    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     2.227 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]/Q
                         net (fo=1, routed)           0.116     2.343    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[4]
    SLICE_X42Y70         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.815     2.703    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X42Y70         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][4]_srl32/CLK
                         clock pessimism             -0.604     2.099    
    SLICE_X42Y70         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.282    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][4]_srl32
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y24      design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/mul_ln609_reg_1291_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X2Y22     design_1_i/AXI_BayerToRGB_0/U0/LineBufferInst/pLineBuffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y22     design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X3Y40     design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y15     design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane0_V_s_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y15     design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane0_V_s_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y16     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y16     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y21     design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y22     design_1_i/AXI_BayerToRGB_0/U0/LineBufferInst/pLineBuffer_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X42Y68     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X42Y68     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][0]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X42Y68     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][0]_srl32__1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X42Y68     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][0]_srl32__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X38Y71     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X38Y71     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][11]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X38Y71     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][11]_srl32__1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X38Y71     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][11]_srl32__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X38Y78     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X38Y78     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][24]_srl32__0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X50Y65     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/mem_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X50Y65     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/mem_reg[2][1]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X42Y75     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X42Y75     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][22]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X42Y75     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][22]_srl32__1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X42Y75     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][22]_srl32__2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X46Y74     design_1_i/v_frmbuf_wr_0/inst/HwReg_frm_buffer_V_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X46Y75     design_1_i/v_frmbuf_wr_0/inst/HwReg_frm_buffer_V_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X46Y75     design_1_i/v_frmbuf_wr_0/inst/HwReg_frm_buffer_V_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X46Y75     design_1_i/v_frmbuf_wr_0/inst/HwReg_frm_buffer_V_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_1
  To Clock:  clk_out3_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.275ns (28.243%)  route 3.239ns (71.757%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 11.170 - 5.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.651     6.829    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.478     7.307 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]/Q
                         net (fo=7, routed)           0.852     8.159    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[13]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.301     8.460 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[8]_i_1/O
                         net (fo=6, routed)           0.608     9.068    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[8]_i_1_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.192 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[4]_i_3/O
                         net (fo=3, routed)           0.709     9.901    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[4]_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I3_O)        0.124    10.025 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_3/O
                         net (fo=3, routed)           0.637    10.662    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_2/O
                         net (fo=1, routed)           0.433    11.219    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124    11.343 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_1/O
                         net (fo=1, routed)           0.000    11.343    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_1_n_0
    SLICE_X40Y89         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.480    11.170    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]/C
                         clock pessimism              0.635    11.805    
                         clock uncertainty           -0.081    11.724    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.032    11.756    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.196ns (30.138%)  route 2.772ns (69.862%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 11.174 - 5.000 ) 
    Source Clock Delay      (SCD):    7.026ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.848     7.026    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X33Y102        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419     7.445 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r_reg/Q
                         net (fo=23, routed)          0.948     8.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r_reg_n_0
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.321     8.714 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state[4]_i_18/O
                         net (fo=2, routed)           0.637     9.351    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state[4]_i_18_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I5_O)        0.332     9.683 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state[4]_i_6/O
                         net (fo=1, routed)           0.670    10.354    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state_reg[0]_1
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.478 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.517    10.994    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X34Y99         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.484    11.174    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X34Y99         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism              0.501    11.676    
                         clock uncertainty           -0.081    11.594    
    SLICE_X34Y99         FDCE (Setup_fdce_C_CE)      -0.169    11.425    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.188ns (26.396%)  route 3.313ns (73.604%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.348ns = ( 11.348 - 5.000 ) 
    Source Clock Delay      (SCD):    7.026ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.848     7.026    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X33Y100        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDPE (Prop_fdpe_C_Q)         0.456     7.482 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/Q
                         net (fo=53, routed)          1.086     8.568    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_rx_state__0[2]
    SLICE_X37Y99         LUT4 (Prop_lut4_I1_O)        0.152     8.720 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r[7]_i_3/O
                         net (fo=5, routed)           0.910     9.630    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r[7]_i_3_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I0_O)        0.332     9.962 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_i_9/O
                         net (fo=1, routed)           0.736    10.698    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_stopstate_reg_4
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.822 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_stopstate_i_4/O
                         net (fo=1, routed)           0.581    11.403    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_stopstate_i_4_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I3_O)        0.124    11.527 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_stopstate_i_1/O
                         net (fo=1, routed)           0.000    11.527    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i_n_40
    SLICE_X36Y100        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.657    11.348    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X36Y100        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism              0.619    11.967    
                         clock uncertainty           -0.081    11.886    
    SLICE_X36Y100        FDCE (Setup_fdce_C_D)        0.077    11.963    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_01_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.966ns (23.018%)  route 3.231ns (76.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 11.388 - 5.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.893     7.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X31Y107        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_01_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.419     7.490 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_01_r_reg/Q
                         net (fo=23, routed)          0.946     8.436    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_01_r
    SLICE_X28Y108        LUT3 (Prop_lut3_I0_O)        0.299     8.735 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state[4]_i_17__0/O
                         net (fo=2, routed)           0.813     9.548    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state[4]_i_17__0_n_0
    SLICE_X26Y108        LUT6 (Prop_lut6_I3_O)        0.124     9.672 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state[4]_i_6__0/O
                         net (fo=1, routed)           0.829    10.500    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state_reg[0]_1
    SLICE_X27Y106        LUT6 (Prop_lut6_I3_O)        0.124    10.624 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1__0/O
                         net (fo=5, routed)           0.643    11.268    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X27Y108        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.697    11.388    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X27Y108        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism              0.619    12.007    
                         clock uncertainty           -0.081    11.926    
    SLICE_X27Y108        FDPE (Setup_fdpe_C_CE)      -0.205    11.721    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.138ns (25.639%)  route 3.301ns (74.361%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 11.170 - 5.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.651     6.829    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     7.347 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[8]/Q
                         net (fo=8, routed)           0.857     8.204    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[8]
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_2/O
                         net (fo=3, routed)           0.795     9.122    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.246 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_1/O
                         net (fo=6, routed)           0.462     9.708    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.832 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[4]_i_1/O
                         net (fo=6, routed)           0.443    10.276    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[4]_i_1_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I2_O)        0.124    10.400 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[1]_i_2/O
                         net (fo=1, routed)           0.744    11.144    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[1]_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124    11.268 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[1]_i_1/O
                         net (fo=1, routed)           0.000    11.268    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[1]_i_1_n_0
    SLICE_X40Y89         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.480    11.170    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]/C
                         clock pessimism              0.635    11.805    
                         clock uncertainty           -0.081    11.724    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.031    11.755    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]
  -------------------------------------------------------------------
                         required time                         11.755    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_10_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.188ns (29.351%)  route 2.860ns (70.649%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 11.174 - 5.000 ) 
    Source Clock Delay      (SCD):    7.026ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.848     7.026    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X33Y102        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_10_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.456     7.482 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_10_r_reg/Q
                         net (fo=25, routed)          1.205     8.687    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_10_r
    SLICE_X35Y98         LUT3 (Prop_lut3_I0_O)        0.152     8.839 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_i_15/O
                         net (fo=2, routed)           0.620     9.458    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_1_i_2_1
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.332     9.790 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_1_i_8/O
                         net (fo=1, routed)           0.626    10.416    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_1_i_8_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_1_i_2/O
                         net (fo=1, routed)           0.409    10.950    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_135_out
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_1_i_1/O
                         net (fo=1, routed)           0.000    11.074    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i_n_41
    SLICE_X35Y97         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.484    11.174    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X35Y97         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg/C
                         clock pessimism              0.501    11.676    
                         clock uncertainty           -0.081    11.594    
    SLICE_X35Y97         FDCE (Setup_fdce_C_D)        0.032    11.626    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.182ns (29.786%)  route 2.786ns (70.214%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 11.173 - 5.000 ) 
    Source Clock Delay      (SCD):    7.026ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.848     7.026    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X37Y100        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.456     7.482 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/Q
                         net (fo=42, routed)          1.220     8.702    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_rx_state__0[4]
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.152     8.854 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_6_i_13/O
                         net (fo=1, routed)           0.436     9.290    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_6_i_5_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I2_O)        0.326     9.616 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_6_i_9/O
                         net (fo=1, routed)           0.638    10.254    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_6_reg
    SLICE_X34Y98         LUT6 (Prop_lut6_I1_O)        0.124    10.378 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_6_i_5/O
                         net (fo=1, routed)           0.492    10.870    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_6_reg_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.994 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_status_reg_bit_6_i_1/O
                         net (fo=1, routed)           0.000    10.994    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_626_out
    SLICE_X33Y98         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.483    11.173    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X33Y98         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_6_reg/C
                         clock pessimism              0.501    11.675    
                         clock uncertainty           -0.081    11.593    
    SLICE_X33Y98         FDCE (Setup_fdce_C_D)        0.029    11.622    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_6_reg
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.196ns (29.868%)  route 2.808ns (70.132%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.348ns = ( 11.348 - 5.000 ) 
    Source Clock Delay      (SCD):    7.026ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.848     7.026    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X33Y102        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419     7.445 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r_reg/Q
                         net (fo=23, routed)          0.948     8.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r_reg_n_0
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.321     8.714 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state[4]_i_18/O
                         net (fo=2, routed)           0.637     9.351    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state[4]_i_18_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I5_O)        0.332     9.683 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state[4]_i_6/O
                         net (fo=1, routed)           0.670    10.354    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state_reg[0]_1
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.478 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.553    11.030    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X37Y100        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.657    11.348    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X37Y100        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/C
                         clock pessimism              0.619    11.967    
                         clock uncertainty           -0.081    11.886    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205    11.681    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.014ns (24.269%)  route 3.164ns (75.731%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 11.170 - 5.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.651     6.829    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     7.347 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[8]/Q
                         net (fo=8, routed)           0.857     8.204    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[8]
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_2/O
                         net (fo=3, routed)           0.795     9.122    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.246 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_1/O
                         net (fo=6, routed)           0.641     9.888    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_1_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.012 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_2/O
                         net (fo=3, routed)           0.514    10.526    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_2_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.650 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_1/O
                         net (fo=3, routed)           0.357    11.007    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_1_n_0
    SLICE_X40Y89         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.480    11.170    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[2]/C
                         clock pessimism              0.635    11.805    
                         clock uncertainty           -0.081    11.724    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)       -0.047    11.677    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[2]
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.151ns (27.786%)  route 2.991ns (72.214%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.651     6.829    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.478     7.307 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]/Q
                         net (fo=7, routed)           0.852     8.159    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[13]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.301     8.460 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[8]_i_1/O
                         net (fo=6, routed)           0.741     9.201    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[8]_i_1_n_0
    SLICE_X41Y87         LUT3 (Prop_lut3_I2_O)        0.124     9.325 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_2/O
                         net (fo=1, routed)           0.573     9.898    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_2_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.022 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_1/O
                         net (fo=2, routed)           0.429    10.451    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_1_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.575 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1/O
                         net (fo=2, routed)           0.397    10.971    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1_n_0
    SLICE_X40Y88         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.479    11.169    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X40Y88         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]/C
                         clock pessimism              0.635    11.804    
                         clock uncertainty           -0.081    11.723    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)       -0.067    11.656    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.554     2.091    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X41Y86         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     2.232 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[15]/Q
                         net (fo=1, routed)           0.158     2.390    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]_0[7]
    SLICE_X42Y87         SRL16E                                       r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.822     2.710    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y87         SRL16E                                       r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]_srl2/CLK
                         clock pessimism             -0.603     2.107    
    SLICE_X42Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.290    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.555     2.092    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X44Y87         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     2.233 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[9]/Q
                         net (fo=1, routed)           0.118     2.351    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]_0[1]
    SLICE_X42Y87         SRL16E                                       r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.822     2.710    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y87         SRL16E                                       r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]_srl2/CLK
                         clock pessimism             -0.585     2.125    
    SLICE_X42Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.234    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.641     2.179    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     2.320 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d1_cdc_to_reg/Q
                         net (fo=1, routed)           0.056     2.375    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d1_cdc_to
    SLICE_X47Y100        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d2_reg/C
                         clock pessimism             -0.622     2.179    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.075     2.254    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.658     2.195    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X27Y102        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     2.336 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[0]/Q
                         net (fo=1, routed)           0.056     2.392    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to[0]
    SLICE_X27Y102        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.932     2.820    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X27Y102        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[0]/C
                         clock pessimism             -0.624     2.196    
    SLICE_X27Y102        FDRE (Hold_fdre_C_D)         0.075     2.271    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X37Y98         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     2.237 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[0]/Q
                         net (fo=1, routed)           0.056     2.293    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to[0]
    SLICE_X37Y98         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.827     2.715    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X37Y98         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[0]/C
                         clock pessimism             -0.619     2.096    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.075     2.171    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.554     2.091    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X41Y86         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     2.232 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[14]/Q
                         net (fo=1, routed)           0.056     2.288    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to[14]
    SLICE_X41Y86         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.821     2.709    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X41Y86         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[14]/C
                         clock pessimism             -0.618     2.091    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.075     2.166    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.557     2.094    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     2.235 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[8]/Q
                         net (fo=1, routed)           0.056     2.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to[8]
    SLICE_X43Y91         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.825     2.713    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[8]/C
                         clock pessimism             -0.619     2.094    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.075     2.169    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/s_level_out_d1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.640     2.178    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/core_clk
    SLICE_X37Y104        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/s_level_out_d1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     2.319 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/s_level_out_d1_cdc_to_reg/Q
                         net (fo=1, routed)           0.056     2.374    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/s_level_out_d1_cdc_to
    SLICE_X37Y104        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.912     2.800    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/core_clk
    SLICE_X37Y104        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/s_level_out_d2_reg/C
                         clock pessimism             -0.622     2.178    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.075     2.253    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_forcerxmode_sync_i/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.658     2.195    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/core_clk
    SLICE_X31Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.141     2.336 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d1_cdc_to_reg/Q
                         net (fo=1, routed)           0.056     2.392    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d1_cdc_to
    SLICE_X31Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.930     2.818    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/core_clk
    SLICE_X31Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/C
                         clock pessimism             -0.622     2.196    
    SLICE_X31Y111        FDRE (Hold_fdre_C_D)         0.075     2.271    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg1_mipi_dphy_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg1_mipi_dphy_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     2.237 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg1_mipi_dphy_cdc_to_reg/Q
                         net (fo=1, routed)           0.056     2.293    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg1_mipi_dphy_cdc_to
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.827     2.715    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg2_reg/C
                         clock pessimism             -0.619     2.096    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.075     2.171    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/gen_idlyctrl_core.delayctrl/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y104    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y104    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y98     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y103    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y103    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y104    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X27Y102    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d3_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/gen_idlyctrl_core.delayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y87     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y87     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y87     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y87     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y87     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y87     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y87     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y87     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y88     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[14]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_clk_hs_p
  To Clock:  dphy_hs_clock_clk_hs_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_clk_hs_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { dphy_hs_clock_clk_hs_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y122  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y122  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y136  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y136  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y135  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y135  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_s/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y128  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y128  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y127  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y127  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_s/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  mipi_dphy_0_rxbyteclkhs
  To Clock:  mipi_dphy_0_rxbyteclkhs

Setup :            0  Failing Endpoints,  Worst Slack       11.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 1.540ns (21.242%)  route 5.710ns (78.758%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 22.216 - 19.044 ) 
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.959     3.445    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456     3.901 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=39, routed)          2.527     6.429    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[9]
    SLICE_X58Y127        LUT6 (Prop_lut6_I2_O)        0.124     6.553 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9/O
                         net (fo=3, routed)           0.861     7.414    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9_n_0
    SLICE_X56Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.538 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7/O
                         net (fo=4, routed)           0.848     8.385    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7_n_0
    SLICE_X58Y125        LUT2 (Prop_lut2_I0_O)        0.150     8.535 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7/O
                         net (fo=4, routed)           0.802     9.337    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7_n_0
    SLICE_X59Y124        LUT4 (Prop_lut4_I2_O)        0.354     9.691 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_6/O
                         net (fo=1, routed)           0.672    10.363    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_6_n_0
    SLICE_X59Y125        LUT6 (Prop_lut6_I5_O)        0.332    10.695 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1/O
                         net (fo=1, routed)           0.000    10.695    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1_n_0
    SLICE_X59Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.893    22.216    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X59Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
                         clock pessimism              0.208    22.423    
                         clock uncertainty           -0.035    22.388    
    SLICE_X59Y125        FDRE (Setup_fdre_C_D)        0.031    22.419    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.905ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 1.076ns (15.227%)  route 5.990ns (84.773%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 22.216 - 19.044 ) 
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.959     3.445    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456     3.901 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=39, routed)          2.527     6.429    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[9]
    SLICE_X58Y127        LUT6 (Prop_lut6_I2_O)        0.124     6.553 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9/O
                         net (fo=3, routed)           0.861     7.414    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9_n_0
    SLICE_X56Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.538 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7/O
                         net (fo=4, routed)           0.848     8.385    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7_n_0
    SLICE_X58Y125        LUT3 (Prop_lut3_I2_O)        0.124     8.509 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4/O
                         net (fo=4, routed)           0.813     9.323    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4_n_0
    SLICE_X57Y125        LUT6 (Prop_lut6_I0_O)        0.124     9.447 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_2/O
                         net (fo=1, routed)           0.941    10.388    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_2_n_0
    SLICE_X59Y125        LUT5 (Prop_lut5_I2_O)        0.124    10.512 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1/O
                         net (fo=1, routed)           0.000    10.512    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0
    SLICE_X59Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.893    22.216    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X59Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/C
                         clock pessimism              0.208    22.423    
                         clock uncertainty           -0.035    22.388    
    SLICE_X59Y125        FDRE (Setup_fdre_C_D)        0.029    22.417    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                 11.905    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 1.076ns (15.334%)  route 5.941ns (84.666%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 22.215 - 19.044 ) 
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.959     3.445    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456     3.901 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=39, routed)          2.527     6.429    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[9]
    SLICE_X58Y127        LUT6 (Prop_lut6_I2_O)        0.124     6.553 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9/O
                         net (fo=3, routed)           0.861     7.414    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9_n_0
    SLICE_X56Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.538 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7/O
                         net (fo=4, routed)           0.848     8.385    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7_n_0
    SLICE_X58Y125        LUT3 (Prop_lut3_I2_O)        0.124     8.509 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4/O
                         net (fo=4, routed)           0.697     9.207    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I3_O)        0.124     9.331 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_5/O
                         net (fo=1, routed)           1.008    10.338    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_5_n_0
    SLICE_X60Y125        LUT6 (Prop_lut6_I3_O)        0.124    10.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1/O
                         net (fo=1, routed)           0.000    10.462    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1_n_0
    SLICE_X60Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.892    22.215    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X60Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              0.208    22.422    
                         clock uncertainty           -0.035    22.387    
    SLICE_X60Y125        FDRE (Setup_fdre_C_D)        0.029    22.416    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                 11.954    

Slack (MET) :             12.122ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 1.306ns (19.062%)  route 5.545ns (80.938%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 22.216 - 19.044 ) 
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.959     3.445    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456     3.901 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=39, routed)          2.527     6.429    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[9]
    SLICE_X58Y127        LUT6 (Prop_lut6_I2_O)        0.124     6.553 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9/O
                         net (fo=3, routed)           0.861     7.414    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9_n_0
    SLICE_X56Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.538 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7/O
                         net (fo=4, routed)           0.848     8.385    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7_n_0
    SLICE_X58Y125        LUT2 (Prop_lut2_I0_O)        0.150     8.535 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7/O
                         net (fo=4, routed)           0.661     9.196    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7_n_0
    SLICE_X60Y124        LUT6 (Prop_lut6_I5_O)        0.328     9.524 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_3/O
                         net (fo=1, routed)           0.649    10.173    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_3_n_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.297 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1/O
                         net (fo=1, routed)           0.000    10.297    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1_n_0
    SLICE_X59Y124        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.893    22.216    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X59Y124        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/C
                         clock pessimism              0.208    22.423    
                         clock uncertainty           -0.035    22.388    
    SLICE_X59Y124        FDRE (Setup_fdre_C_D)        0.031    22.419    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                 12.122    

Slack (MET) :             12.197ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.534ns (22.620%)  route 5.248ns (77.380%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 22.218 - 19.044 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.956     3.442    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X65Y124        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.456     3.898 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/Q
                         net (fo=34, routed)          2.142     6.040    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[11]
    SLICE_X65Y120        LUT6 (Prop_lut6_I2_O)        0.124     6.164 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_7__0/O
                         net (fo=3, routed)           0.788     6.952    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_7__0_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I5_O)        0.124     7.076 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_5__0/O
                         net (fo=3, routed)           0.651     7.727    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_5__0_n_0
    SLICE_X65Y123        LUT2 (Prop_lut2_I1_O)        0.150     7.877 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7__0/O
                         net (fo=4, routed)           0.848     8.725    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7__0_n_0
    SLICE_X64Y122        LUT4 (Prop_lut4_I2_O)        0.354     9.079 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_6__0/O
                         net (fo=1, routed)           0.819     9.898    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_6__0_n_0
    SLICE_X63Y122        LUT6 (Prop_lut6_I5_O)        0.326    10.224 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1__0_n_0
    SLICE_X63Y122        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.895    22.218    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X63Y122        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
                         clock pessimism              0.208    22.425    
                         clock uncertainty           -0.035    22.390    
    SLICE_X63Y122        FDRE (Setup_fdre_C_D)        0.031    22.421    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         22.421    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                 12.197    

Slack (MET) :             12.339ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 1.076ns (16.220%)  route 5.558ns (83.780%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 22.215 - 19.044 ) 
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.959     3.445    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456     3.901 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=40, routed)          1.874     5.775    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[8]
    SLICE_X57Y124        LUT6 (Prop_lut6_I1_O)        0.124     5.899 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6/O
                         net (fo=3, routed)           0.997     6.896    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=4, routed)           0.783     7.803    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X57Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.927 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_5/O
                         net (fo=7, routed)           1.018     8.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_5_n_0
    SLICE_X60Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.069 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3/O
                         net (fo=3, routed)           0.886     9.955    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3_n_0
    SLICE_X60Y125        LUT6 (Prop_lut6_I4_O)        0.124    10.079 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1/O
                         net (fo=1, routed)           0.000    10.079    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1_n_0
    SLICE_X60Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.892    22.215    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X60Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              0.208    22.422    
                         clock uncertainty           -0.035    22.387    
    SLICE_X60Y125        FDRE (Setup_fdre_C_D)        0.031    22.418    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 12.339    

Slack (MET) :             12.515ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 1.304ns (20.169%)  route 5.161ns (79.831%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 22.220 - 19.044 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.956     3.442    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X65Y124        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.456     3.898 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/Q
                         net (fo=34, routed)          2.142     6.040    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[11]
    SLICE_X65Y120        LUT6 (Prop_lut6_I2_O)        0.124     6.164 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_7__0/O
                         net (fo=3, routed)           0.788     6.952    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_7__0_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I5_O)        0.124     7.076 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_5__0/O
                         net (fo=3, routed)           0.651     7.727    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_5__0_n_0
    SLICE_X65Y123        LUT2 (Prop_lut2_I1_O)        0.150     7.877 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7__0/O
                         net (fo=4, routed)           0.752     8.629    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7__0_n_0
    SLICE_X63Y122        LUT6 (Prop_lut6_I5_O)        0.326     8.955 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_3__0/O
                         net (fo=1, routed)           0.829     9.784    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_3__0_n_0
    SLICE_X63Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.908 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.908    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__0_n_0
    SLICE_X63Y121        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.897    22.220    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X63Y121        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/C
                         clock pessimism              0.208    22.427    
                         clock uncertainty           -0.035    22.392    
    SLICE_X63Y121        FDRE (Setup_fdre_C_D)        0.031    22.423    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 12.515    

Slack (MET) :             12.536ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 1.076ns (16.584%)  route 5.412ns (83.416%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 22.216 - 19.044 ) 
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.959     3.445    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.456     3.901 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=39, routed)          2.527     6.429    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[9]
    SLICE_X58Y127        LUT6 (Prop_lut6_I2_O)        0.124     6.553 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9/O
                         net (fo=3, routed)           0.861     7.414    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9_n_0
    SLICE_X56Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.538 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7/O
                         net (fo=4, routed)           0.848     8.385    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7_n_0
    SLICE_X58Y125        LUT3 (Prop_lut3_I2_O)        0.124     8.509 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4/O
                         net (fo=4, routed)           0.523     9.033    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4_n_0
    SLICE_X59Y125        LUT5 (Prop_lut5_I2_O)        0.124     9.157 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2/O
                         net (fo=1, routed)           0.653     9.809    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     9.933    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1_n_0
    SLICE_X58Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.893    22.216    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X58Y125        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/C
                         clock pessimism              0.208    22.423    
                         clock uncertainty           -0.035    22.388    
    SLICE_X58Y125        FDRE (Setup_fdre_C_D)        0.081    22.469    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         22.469    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 12.536    

Slack (MET) :             12.550ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.076ns (16.746%)  route 5.350ns (83.254%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 22.217 - 19.044 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.956     3.442    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X65Y124        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.456     3.898 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=40, routed)          2.031     5.929    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[8]
    SLICE_X64Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.053 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_12__0/O
                         net (fo=3, routed)           0.815     6.868    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_12__0_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_3__0/O
                         net (fo=3, routed)           0.959     7.951    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_3__0_n_0
    SLICE_X65Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.075 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0/O
                         net (fo=4, routed)           0.598     8.673    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.797 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_2__0/O
                         net (fo=1, routed)           0.947     9.744    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_2__0_n_0
    SLICE_X63Y123        LUT5 (Prop_lut5_I2_O)        0.124     9.868 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0/O
                         net (fo=1, routed)           0.000     9.868    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0_n_0
    SLICE_X63Y123        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.894    22.217    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X63Y123        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/C
                         clock pessimism              0.208    22.424    
                         clock uncertainty           -0.035    22.389    
    SLICE_X63Y123        FDRE (Setup_fdre_C_D)        0.029    22.418    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 12.550    

Slack (MET) :             12.675ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 1.076ns (16.956%)  route 5.270ns (83.044%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 22.218 - 19.044 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.956     3.442    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X65Y124        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.456     3.898 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=40, routed)          2.031     5.929    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[8]
    SLICE_X64Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.053 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_12__0/O
                         net (fo=3, routed)           0.815     6.868    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_12__0_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_3__0/O
                         net (fo=3, routed)           0.959     7.951    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_3__0_n_0
    SLICE_X65Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.075 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0/O
                         net (fo=4, routed)           1.150     9.225    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_4__0_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.349 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4__0/O
                         net (fo=1, routed)           0.315     9.664    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4__0_n_0
    SLICE_X65Y122        LUT6 (Prop_lut6_I3_O)        0.124     9.788 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1__0/O
                         net (fo=1, routed)           0.000     9.788    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1__0_n_0
    SLICE_X65Y122        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.895    22.218    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X65Y122        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              0.250    22.467    
                         clock uncertainty           -0.035    22.432    
    SLICE_X65Y122        FDRE (Setup_fdre_C_D)        0.031    22.463    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         22.463    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                 12.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.316     1.165    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/RxByteClkHS
    SLICE_X59Y117        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_fdre_C_Q)         0.141     1.306 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[19]/Q
                         net (fo=1, routed)           0.056     1.362    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIA0
    SLICE_X58Y117        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.353     1.503    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X58Y117        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.325     1.178    
    SLICE_X58Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.325    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.313     1.162    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/RxByteClkHS
    SLICE_X65Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.303 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/Q
                         net (fo=20, routed)          0.214     1.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRD3
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.349     1.499    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/WCLK
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/CLK
                         clock pessimism             -0.301     1.198    
    SLICE_X62Y119        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.438    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.313     1.162    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/RxByteClkHS
    SLICE_X65Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.303 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/Q
                         net (fo=20, routed)          0.214     1.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRD3
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.349     1.499    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/WCLK
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA_D1/CLK
                         clock pessimism             -0.301     1.198    
    SLICE_X62Y119        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.438    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.313     1.162    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/RxByteClkHS
    SLICE_X65Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.303 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/Q
                         net (fo=20, routed)          0.214     1.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRD3
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.349     1.499    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/WCLK
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB/CLK
                         clock pessimism             -0.301     1.198    
    SLICE_X62Y119        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.438    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.313     1.162    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/RxByteClkHS
    SLICE_X65Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.303 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/Q
                         net (fo=20, routed)          0.214     1.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRD3
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.349     1.499    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/WCLK
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB_D1/CLK
                         clock pessimism             -0.301     1.198    
    SLICE_X62Y119        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.438    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.313     1.162    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/RxByteClkHS
    SLICE_X65Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.303 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/Q
                         net (fo=20, routed)          0.214     1.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRD3
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.349     1.499    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/WCLK
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMC/CLK
                         clock pessimism             -0.301     1.198    
    SLICE_X62Y119        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.438    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMC
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.313     1.162    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/RxByteClkHS
    SLICE_X65Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.303 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/Q
                         net (fo=20, routed)          0.214     1.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRD3
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.349     1.499    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/WCLK
    SLICE_X62Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMC_D1/CLK
                         clock pessimism             -0.301     1.198    
    SLICE_X62Y119        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.438    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.313     1.162    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/RxByteClkHS
    SLICE_X65Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.303 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/Q
                         net (fo=20, routed)          0.214     1.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRD3
    SLICE_X62Y119        RAMS32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.349     1.499    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/WCLK
    SLICE_X62Y119        RAMS32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMD/CLK
                         clock pessimism             -0.301     1.198    
    SLICE_X62Y119        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.438    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMD
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.670%)  route 0.214ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.313     1.162    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/RxByteClkHS
    SLICE_X65Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.303 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/Q
                         net (fo=20, routed)          0.214     1.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRD3
    SLICE_X62Y119        RAMS32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.349     1.499    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/WCLK
    SLICE_X62Y119        RAMS32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMD_D1/CLK
                         clock pessimism             -0.301     1.198    
    SLICE_X62Y119        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.438    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.748%)  route 0.233ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.309     1.158    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X60Y123        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[2]/Q
                         net (fo=22, routed)          0.233     1.532    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD2
    SLICE_X58Y122        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.348     1.498    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X58Y122        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.301     1.197    
    SLICE_X58Y122        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.451    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_dphy_0_rxbyteclkhs
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y122  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/idelay_cm/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y136  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y135  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].idelay_s/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y128  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].idelay_m/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y127  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].idelay_s/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y122  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y136  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y135  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y128  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y127  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_s/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y118  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y118  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y118  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y118  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y118  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y118  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y118  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y118  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y119  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y119  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y122  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y122  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y122  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y122  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y122  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y122  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y122  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y122  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y123  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y123  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.500ns  (logic 1.299ns (28.865%)  route 3.201ns (71.135%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 26.160 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns = ( 20.208 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.697    20.208    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/ap_clk
    SLICE_X55Y72         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    20.664 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/Q
                         net (fo=5, routed)           0.829    21.494    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/Q[3]
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.152    21.646 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q[63]_i_2/O
                         net (fo=2, routed)           0.307    21.952    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/data_en__2
    SLICE_X55Y72         LUT5 (Prop_lut5_I2_O)        0.326    22.278 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_2/O
                         net (fo=7, routed)           0.524    22.803    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/p_8_in
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.927 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.302    23.229    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/req_en__5
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124    23.353 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/m_axi_mm_video_AWVALID_INST_0/O
                         net (fo=3, routed)           0.848    24.201    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X44Y69         LUT5 (Prop_lut5_I2_O)        0.117    24.318 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.391    24.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0_n_0
    SLICE_X44Y69         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.470    26.160    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X44Y69         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.314    26.474    
                         clock uncertainty           -0.227    26.246    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)       -0.255    25.991    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         25.991    
                         arrival time                         -24.709    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.121ns  (logic 1.306ns (31.689%)  route 2.815ns (68.311%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 26.160 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns = ( 20.208 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.697    20.208    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/ap_clk
    SLICE_X55Y72         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    20.664 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/Q
                         net (fo=5, routed)           0.829    21.494    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/Q[3]
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.152    21.646 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q[63]_i_2/O
                         net (fo=2, routed)           0.307    21.952    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/data_en__2
    SLICE_X55Y72         LUT5 (Prop_lut5_I2_O)        0.326    22.278 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_2/O
                         net (fo=7, routed)           0.524    22.803    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/p_8_in
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.927 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.302    23.229    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/req_en__5
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124    23.353 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/m_axi_mm_video_AWVALID_INST_0/O
                         net (fo=3, routed)           0.853    24.206    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X44Y69         LUT6 (Prop_lut6_I2_O)        0.124    24.330 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1/O
                         net (fo=1, routed)           0.000    24.330    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1_n_0
    SLICE_X44Y69         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.470    26.160    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X44Y69         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
                         clock pessimism              0.314    26.474    
                         clock uncertainty           -0.227    26.246    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)        0.031    26.277    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]
  -------------------------------------------------------------------
                         required time                         26.277    
                         arrival time                         -24.330    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.108ns  (logic 1.306ns (31.791%)  route 2.802ns (68.209%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 26.160 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns = ( 20.208 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.697    20.208    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/ap_clk
    SLICE_X55Y72         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    20.664 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/Q
                         net (fo=5, routed)           0.829    21.494    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/Q[3]
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.152    21.646 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q[63]_i_2/O
                         net (fo=2, routed)           0.307    21.952    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/data_en__2
    SLICE_X55Y72         LUT5 (Prop_lut5_I2_O)        0.326    22.278 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_2/O
                         net (fo=7, routed)           0.524    22.803    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/p_8_in
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    22.927 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.302    23.229    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/req_en__5
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124    23.353 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/m_axi_mm_video_AWVALID_INST_0/O
                         net (fo=3, routed)           0.839    24.192    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X44Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.316 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=1, routed)           0.000    24.316    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1_n_0
    SLICE_X44Y69         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.470    26.160    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X44Y69         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism              0.314    26.474    
                         clock uncertainty           -0.227    26.246    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)        0.031    26.277    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.277    
                         arrival time                         -24.316    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.568ns  (logic 0.580ns (16.255%)  route 2.988ns (83.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 26.165 - 20.000 ) 
    Source Clock Delay      (SCD):    6.819ns = ( 20.152 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.641    20.152    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X39Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    20.608 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=11, routed)          1.517    22.125    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.124    22.249 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.472    23.720    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.475    26.165    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                         clock pessimism              0.314    26.479    
                         clock uncertainty           -0.227    26.251    
    SLICE_X44Y84         FDRE (Setup_fdre_C_CE)      -0.205    26.046    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]
  -------------------------------------------------------------------
                         required time                         26.046    
                         arrival time                         -23.720    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.568ns  (logic 0.580ns (16.255%)  route 2.988ns (83.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 26.165 - 20.000 ) 
    Source Clock Delay      (SCD):    6.819ns = ( 20.152 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.641    20.152    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X39Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    20.608 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=11, routed)          1.517    22.125    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.124    22.249 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.472    23.720    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.475    26.165    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism              0.314    26.479    
                         clock uncertainty           -0.227    26.251    
    SLICE_X44Y84         FDRE (Setup_fdre_C_CE)      -0.205    26.046    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         26.046    
                         arrival time                         -23.720    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.568ns  (logic 0.580ns (16.255%)  route 2.988ns (83.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 26.165 - 20.000 ) 
    Source Clock Delay      (SCD):    6.819ns = ( 20.152 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.641    20.152    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X39Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    20.608 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=11, routed)          1.517    22.125    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.124    22.249 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.472    23.720    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.475    26.165    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
                         clock pessimism              0.314    26.479    
                         clock uncertainty           -0.227    26.251    
    SLICE_X44Y84         FDRE (Setup_fdre_C_CE)      -0.205    26.046    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]
  -------------------------------------------------------------------
                         required time                         26.046    
                         arrival time                         -23.720    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.568ns  (logic 0.580ns (16.255%)  route 2.988ns (83.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 26.165 - 20.000 ) 
    Source Clock Delay      (SCD):    6.819ns = ( 20.152 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.641    20.152    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X39Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    20.608 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=11, routed)          1.517    22.125    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.124    22.249 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.472    23.720    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.475    26.165    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                         clock pessimism              0.314    26.479    
                         clock uncertainty           -0.227    26.251    
    SLICE_X44Y84         FDRE (Setup_fdre_C_CE)      -0.205    26.046    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]
  -------------------------------------------------------------------
                         required time                         26.046    
                         arrival time                         -23.720    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.568ns  (logic 0.580ns (16.255%)  route 2.988ns (83.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 26.165 - 20.000 ) 
    Source Clock Delay      (SCD):    6.819ns = ( 20.152 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.641    20.152    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X39Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    20.608 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=11, routed)          1.517    22.125    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.124    22.249 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.472    23.720    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.475    26.165    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                         clock pessimism              0.314    26.479    
                         clock uncertainty           -0.227    26.251    
    SLICE_X44Y84         FDRE (Setup_fdre_C_CE)      -0.205    26.046    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]
  -------------------------------------------------------------------
                         required time                         26.046    
                         arrival time                         -23.720    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.568ns  (logic 0.580ns (16.255%)  route 2.988ns (83.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 26.165 - 20.000 ) 
    Source Clock Delay      (SCD):    6.819ns = ( 20.152 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.641    20.152    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X39Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    20.608 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=11, routed)          1.517    22.125    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.124    22.249 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.472    23.720    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.475    26.165    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                         clock pessimism              0.314    26.479    
                         clock uncertainty           -0.227    26.251    
    SLICE_X44Y84         FDRE (Setup_fdre_C_CE)      -0.205    26.046    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]
  -------------------------------------------------------------------
                         required time                         26.046    
                         arrival time                         -23.720    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.568ns  (logic 0.580ns (16.255%)  route 2.988ns (83.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 26.165 - 20.000 ) 
    Source Clock Delay      (SCD):    6.819ns = ( 20.152 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.641    20.152    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X39Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456    20.608 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=11, routed)          1.517    22.125    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.124    22.249 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.472    23.720    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.475    26.165    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
                         clock pessimism              0.314    26.479    
                         clock uncertainty           -0.227    26.251    
    SLICE_X44Y84         FDRE (Setup_fdre_C_CE)      -0.205    26.046    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]
  -------------------------------------------------------------------
                         required time                         26.046    
                         arrival time                         -23.720    
  -------------------------------------------------------------------
                         slack                                  2.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.164ns (22.607%)  route 0.561ns (77.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.545     2.082    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.164     2.246 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[25]/Q
                         net (fo=1, routed)           0.561     2.808    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[54]
    SLICE_X35Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.811     2.699    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X35Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/C
                         clock pessimism             -0.301     2.398    
                         clock uncertainty            0.227     2.626    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.058     2.684    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.148ns (21.937%)  route 0.527ns (78.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.548     2.085    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X34Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.148     2.233 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[13]/Q
                         net (fo=1, routed)           0.527     2.760    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[42]
    SLICE_X35Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.811     2.699    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X35Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[42]/C
                         clock pessimism             -0.301     2.398    
                         clock uncertainty            0.227     2.626    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.007     2.633    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.518%)  route 0.540ns (78.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.550     2.087    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X34Y71         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.148     2.235 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[7]/Q
                         net (fo=1, routed)           0.540     2.775    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[36]
    SLICE_X35Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.816     2.704    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X35Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/C
                         clock pessimism             -0.301     2.403    
                         clock uncertainty            0.227     2.631    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.007     2.638    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.164ns (22.077%)  route 0.579ns (77.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.550     2.087    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X34Y71         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     2.251 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[4]/Q
                         net (fo=1, routed)           0.579     2.830    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[33]
    SLICE_X35Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.816     2.704    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X35Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                         clock pessimism             -0.301     2.403    
                         clock uncertainty            0.227     2.631    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.059     2.690    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.246ns (30.286%)  route 0.566ns (69.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.547     2.084    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X50Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     2.232 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[6]/Q
                         net (fo=2, routed)           0.566     2.798    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/D[15]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.098     2.896 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[15]_i_1/O
                         net (fo=1, routed)           0.000     2.896    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[15]_i_1_n_0
    SLICE_X46Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.818     2.706    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X46Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.633    
    SLICE_X46Y82         FDRE (Hold_fdre_C_D)         0.121     2.754    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.164ns (21.946%)  route 0.583ns (78.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.550     2.087    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X34Y71         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     2.251 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[5]/Q
                         net (fo=1, routed)           0.583     2.834    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[34]
    SLICE_X35Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.816     2.704    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X35Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
                         clock pessimism             -0.301     2.403    
                         clock uncertainty            0.227     2.631    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.058     2.689    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.209ns (25.720%)  route 0.604ns (74.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.550     2.087    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X38Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     2.251 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.604     2.855    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.045     2.900 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.900    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__1_n_0
    SLICE_X38Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.817     2.705    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X38Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.632    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120     2.752    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.227ns (27.931%)  route 0.586ns (72.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.550     2.087    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X39Y80         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.128     2.215 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=5, routed)           0.586     2.801    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/m_axi_rvalid
    SLICE_X36Y80         LUT5 (Prop_lut5_I0_O)        0.099     2.900 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3/O
                         net (fo=1, routed)           0.000     2.900    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3_n_0
    SLICE_X36Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.816     2.704    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X36Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.301     2.403    
                         clock uncertainty            0.227     2.631    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.121     2.752    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.246ns (30.897%)  route 0.550ns (69.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.549     2.086    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     2.234 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[22]/Q
                         net (fo=2, routed)           0.550     2.784    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/D[31]
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.098     2.882 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[31]_i_1/O
                         net (fo=1, routed)           0.000     2.882    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[31]_i_1_n_0
    SLICE_X47Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X47Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                         clock pessimism             -0.301     2.408    
                         clock uncertainty            0.227     2.636    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.091     2.727    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.164ns (21.488%)  route 0.599ns (78.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.548     2.085    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X34Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164     2.249 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[11]/Q
                         net (fo=1, routed)           0.599     2.848    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[40]
    SLICE_X35Y72         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.814     2.702    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X35Y72         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/C
                         clock pessimism             -0.301     2.401    
                         clock uncertainty            0.227     2.629    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.063     2.692    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.572ns (28.730%)  route 3.900ns (71.270%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns = ( 12.834 - 6.667 ) 
    Source Clock Delay      (SCD):    6.831ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.653     6.831    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X33Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.419     7.250 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           0.971     8.221    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.325     8.546 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_8/O
                         net (fo=3, routed)           0.757     9.303    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_8_n_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.332     9.635 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_7/O
                         net (fo=2, routed)           0.457    10.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_7_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I2_O)        0.124    10.216 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=2, routed)           0.442    10.658    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.782 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           0.676    11.458    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/m_axi_rvalid
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__1/O
                         net (fo=2, routed)           0.596    12.179    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__1_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.303 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3/O
                         net (fo=1, routed)           0.000    12.303    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3_n_0
    SLICE_X44Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.477    12.834    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X44Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.314    13.147    
                         clock uncertainty           -0.227    12.920    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.029    12.949    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.580ns (12.618%)  route 4.017ns (87.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 12.897 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.989     9.338    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.462 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1059, routed)        2.028    11.490    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X58Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel_wr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.540    12.897    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X58Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel_wr_reg/C
                         clock pessimism              0.314    13.210    
                         clock uncertainty           -0.227    12.983    
    SLICE_X58Y94         FDRE (Setup_fdre_C_R)       -0.524    12.459    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel_wr_reg
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.580ns (12.618%)  route 4.017ns (87.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 12.897 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.989     9.338    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.462 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1059, routed)        2.028    11.490    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X58Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.540    12.897    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X58Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_state_reg[1]/C
                         clock pessimism              0.314    13.210    
                         clock uncertainty           -0.227    12.983    
    SLICE_X58Y94         FDRE (Setup_fdre_C_R)       -0.524    12.459    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_user_V_0_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.580ns (12.618%)  route 4.017ns (87.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 12.897 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.989     9.338    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.462 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1059, routed)        2.028    11.490    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X58Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_user_V_0_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.540    12.897    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X58Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_user_V_0_state_reg[1]/C
                         clock pessimism              0.314    13.210    
                         clock uncertainty           -0.227    12.983    
    SLICE_X58Y94         FDRE (Setup_fdre_C_R)       -0.524    12.459    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_user_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.580ns (12.618%)  route 4.017ns (87.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 12.897 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.989     9.338    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.462 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1059, routed)        2.028    11.490    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X58Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.540    12.897    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X58Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[4]/C
                         clock pessimism              0.314    13.210    
                         clock uncertainty           -0.227    12.983    
    SLICE_X58Y94         FDRE (Setup_fdre_C_R)       -0.524    12.459    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel_rd_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.580ns (12.490%)  route 4.064ns (87.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 12.897 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.989     9.338    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.462 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1059, routed)        2.075    11.537    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X57Y96         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel_rd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.540    12.897    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X57Y96         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel_rd_reg/C
                         clock pessimism              0.314    13.210    
                         clock uncertainty           -0.227    12.983    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.429    12.554    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel_rd_reg
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_rd_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.580ns (12.490%)  route 4.064ns (87.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 12.897 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.989     9.338    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.462 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1059, routed)        2.075    11.537    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X57Y96         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_rd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.540    12.897    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X57Y96         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_rd_reg/C
                         clock pessimism              0.314    13.210    
                         clock uncertainty           -0.227    12.983    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.429    12.554    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_rd_reg
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.580ns (12.490%)  route 4.064ns (87.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 12.897 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.989     9.338    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.462 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1059, routed)        2.075    11.537    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X57Y96         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_wr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.540    12.897    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X57Y96         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_wr_reg/C
                         clock pessimism              0.314    13.210    
                         clock uncertainty           -0.227    12.983    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.429    12.554    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_wr_reg
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.580ns (12.490%)  route 4.064ns (87.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 12.897 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.989     9.338    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.462 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1059, routed)        2.075    11.537    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X57Y96         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.540    12.897    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X57Y96         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_state_reg[1]/C
                         clock pessimism              0.314    13.210    
                         clock uncertainty           -0.227    12.983    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.429    12.554    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.580ns (12.989%)  route 3.885ns (87.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 12.823 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.989     9.338    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.462 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1059, routed)        1.896    11.358    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/SR[0]
    SLICE_X50Y88         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.466    12.823    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X50Y88         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[10]/C
                         clock pessimism              0.314    13.136    
                         clock uncertainty           -0.227    12.909    
    SLICE_X50Y88         FDRE (Setup_fdre_C_R)       -0.524    12.385    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  1.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.226ns (35.216%)  route 0.416ns (64.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.549     2.086    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X40Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.128     2.214 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/Q
                         net (fo=18, routed)          0.234     2.448    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_ARADDR[6]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.098     2.546 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[15]_i_1/O
                         net (fo=16, routed)          0.182     2.728    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[15]_i_1_n_1
    SLICE_X43Y79         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.815     2.703    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X43Y79         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[0]/C
                         clock pessimism             -0.301     2.402    
                         clock uncertainty            0.227     2.630    
    SLICE_X43Y79         FDRE (Hold_fdre_C_R)        -0.018     2.612    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.208ns (26.660%)  route 0.572ns (73.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.554     2.091    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     2.255 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/Q
                         net (fo=2, routed)           0.572     2.827    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[17]
    SLICE_X43Y83         LUT3 (Prop_lut3_I0_O)        0.044     2.871 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[17]_i_1/O
                         net (fo=1, routed)           0.000     2.871    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V0[17]
    SLICE_X43Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.819     2.707    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[17]/C
                         clock pessimism             -0.301     2.406    
                         clock uncertainty            0.227     2.634    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.107     2.741    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.227%)  route 0.559ns (72.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.554     2.091    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     2.255 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/Q
                         net (fo=2, routed)           0.559     2.814    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[20]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.045     2.859 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V[20]_i_1/O
                         net (fo=1, routed)           0.000     2.859    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V0[20]
    SLICE_X44Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.819     2.707    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[20]/C
                         clock pessimism             -0.301     2.406    
                         clock uncertainty            0.227     2.634    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.092     2.726    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.313%)  route 0.579ns (75.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.551     2.088    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     2.229 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/Q
                         net (fo=6, routed)           0.579     2.808    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[9]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.853 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width[9]_i_1/O
                         net (fo=2, routed)           0.000     2.853    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[15]_0[9]
    SLICE_X48Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.811     2.699    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X48Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[9]/C
                         clock pessimism             -0.301     2.398    
                         clock uncertainty            0.227     2.626    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.092     2.718    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.428%)  route 0.575ns (75.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.551     2.088    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X43Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     2.229 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/Q
                         net (fo=10, routed)          0.575     2.805    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[0]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.850 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width[0]_i_1/O
                         net (fo=2, routed)           0.000     2.850    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[15]_0[0]
    SLICE_X51Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.807     2.695    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[0]/C
                         clock pessimism             -0.301     2.395    
                         clock uncertainty            0.227     2.622    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.091     2.713    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.103%)  route 0.586ns (75.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.554     2.091    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     2.232 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/Q
                         net (fo=2, routed)           0.586     2.818    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[18]
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.045     2.863 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[18]_i_1/O
                         net (fo=1, routed)           0.000     2.863    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V0[18]
    SLICE_X44Y82         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.818     2.706    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X44Y82         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[18]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.633    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.091     2.724    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.184ns (23.322%)  route 0.605ns (76.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.554     2.091    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     2.232 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/Q
                         net (fo=2, routed)           0.605     2.837    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[21]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.043     2.880 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V[21]_i_1/O
                         net (fo=1, routed)           0.000     2.880    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V0[21]
    SLICE_X44Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.819     2.707    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[21]/C
                         clock pessimism             -0.301     2.406    
                         clock uncertainty            0.227     2.634    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.107     2.741    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.226ns (29.144%)  route 0.549ns (70.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.554     2.091    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.128     2.219 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/Q
                         net (fo=2, routed)           0.549     2.769    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[30]
    SLICE_X43Y83         LUT3 (Prop_lut3_I0_O)        0.098     2.867 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[30]_i_1/O
                         net (fo=1, routed)           0.000     2.867    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V0[30]
    SLICE_X43Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.819     2.707    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[30]/C
                         clock pessimism             -0.301     2.406    
                         clock uncertainty            0.227     2.634    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.092     2.726    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.226ns (29.108%)  route 0.550ns (70.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.554     2.091    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.128     2.219 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/Q
                         net (fo=2, routed)           0.550     2.770    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[30]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.098     2.868 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V[30]_i_1/O
                         net (fo=1, routed)           0.000     2.868    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V0[30]
    SLICE_X44Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.819     2.707    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[30]/C
                         clock pessimism             -0.301     2.406    
                         clock uncertainty            0.227     2.634    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.092     2.726    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.994%)  route 0.589ns (76.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.550     2.087    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X44Y69         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     2.228 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/Q
                         net (fo=4, routed)           0.589     2.817    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg_n_0_[0]
    SLICE_X51Y70         LUT4 (Prop_lut4_I3_O)        0.045     2.862 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1/O
                         net (fo=1, routed)           0.000     2.862    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1_n_0
    SLICE_X51Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.811     2.699    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X51Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism             -0.301     2.398    
                         clock uncertainty            0.227     2.626    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.091     2.717    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  mipi_dphy_0_rxbyteclkhs
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.736ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.362%)  route 0.619ns (59.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.619     1.038    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X63Y115        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X63Y115        FDRE (Setup_fdre_C_D)       -0.270    18.774    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         18.774    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 17.736    

Slack (MET) :             17.748ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.031ns  (logic 0.419ns (40.656%)  route 0.612ns (59.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.612     1.031    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X65Y115        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X65Y115        FDRE (Setup_fdre_C_D)       -0.265    18.779    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 17.748    

Slack (MET) :             17.887ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.853%)  route 0.608ns (57.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.608     1.064    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y115        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X65Y115        FDRE (Setup_fdre_C_D)       -0.093    18.951    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 17.887    

Slack (MET) :             17.897ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.357%)  route 0.596ns (56.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.596     1.052    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X65Y115        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X65Y115        FDRE (Setup_fdre_C_D)       -0.095    18.949    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         18.949    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 17.897    

Slack (MET) :             17.924ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.482%)  route 0.569ns (55.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.569     1.025    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X64Y115        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X64Y115        FDRE (Setup_fdre_C_D)       -0.095    18.949    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         18.949    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 17.924    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  mipi_dphy_0_rxbyteclkhs

Setup :            0  Failing Endpoints,  Worst Slack        5.349ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.222%)  route 0.769ns (62.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y117        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.769     1.225    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y117        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)       -0.093     6.574    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.601%)  route 0.588ns (58.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y117        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X56Y117        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)       -0.270     6.397    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.580%)  route 0.481ns (53.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y117        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.481     0.900    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y118        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X56Y118        FDRE (Setup_fdre_C_D)       -0.267     6.400    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.023ns  (logic 0.456ns (44.561%)  route 0.567ns (55.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y117        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.567     1.023    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X56Y118        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X56Y118        FDRE (Setup_fdre_C_D)       -0.093     6.574    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.517%)  route 0.447ns (49.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y117        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.903    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y117        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X55Y117        FDRE (Setup_fdre_C_D)       -0.095     6.572    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  5.669    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 0.580ns (7.774%)  route 6.880ns (92.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 26.171 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.350    14.353    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X47Y93         FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.481    26.171    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X47Y93         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]/C
                         clock pessimism              0.501    26.673    
                         clock uncertainty           -0.107    26.565    
    SLICE_X47Y93         FDCE (Recov_fdce_C_CLR)     -0.405    26.160    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         26.160    
                         arrival time                         -14.353    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.810ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.580ns (7.778%)  route 6.877ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 26.171 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.347    14.350    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X47Y94         FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.481    26.171    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X47Y94         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]/C
                         clock pessimism              0.501    26.673    
                         clock uncertainty           -0.107    26.565    
    SLICE_X47Y94         FDCE (Recov_fdce_C_CLR)     -0.405    26.160    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         26.160    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 11.810    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.580ns (7.778%)  route 6.877ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 26.171 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.347    14.350    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X46Y94         FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.481    26.171    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X46Y94         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]/C
                         clock pessimism              0.501    26.673    
                         clock uncertainty           -0.107    26.565    
    SLICE_X46Y94         FDCE (Recov_fdce_C_CLR)     -0.319    26.246    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.580ns (7.778%)  route 6.877ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 26.171 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.347    14.350    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X46Y94         FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.481    26.171    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X46Y94         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]/C
                         clock pessimism              0.501    26.673    
                         clock uncertainty           -0.107    26.565    
    SLICE_X46Y94         FDCE (Recov_fdce_C_CLR)     -0.319    26.246    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.580ns (7.778%)  route 6.877ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 26.171 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.347    14.350    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X46Y94         FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.481    26.171    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X46Y94         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]/C
                         clock pessimism              0.501    26.673    
                         clock uncertainty           -0.107    26.565    
    SLICE_X46Y94         FDCE (Recov_fdce_C_CLR)     -0.319    26.246    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 0.580ns (7.935%)  route 6.730ns (92.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 26.168 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.199    14.203    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X41Y87         FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.478    26.168    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X41Y87         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[11]/C
                         clock pessimism              0.501    26.670    
                         clock uncertainty           -0.107    26.562    
    SLICE_X41Y87         FDCE (Recov_fdce_C_CLR)     -0.405    26.157    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[11]
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 11.955    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 0.580ns (7.935%)  route 6.730ns (92.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 26.168 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.199    14.203    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X41Y87         FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.478    26.168    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X41Y87         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[12]/C
                         clock pessimism              0.501    26.670    
                         clock uncertainty           -0.107    26.562    
    SLICE_X41Y87         FDCE (Recov_fdce_C_CLR)     -0.405    26.157    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[12]
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 11.955    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 0.580ns (7.935%)  route 6.730ns (92.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 26.168 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.199    14.203    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X41Y87         FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.478    26.168    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X41Y87         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[14]/C
                         clock pessimism              0.501    26.670    
                         clock uncertainty           -0.107    26.562    
    SLICE_X41Y87         FDCE (Recov_fdce_C_CLR)     -0.405    26.157    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[14]
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 11.955    

Slack (MET) :             12.001ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 0.580ns (7.935%)  route 6.730ns (92.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 26.168 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.199    14.203    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X41Y87         FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.478    26.168    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X41Y87         FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[10]/C
                         clock pessimism              0.501    26.670    
                         clock uncertainty           -0.107    26.562    
    SLICE_X41Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    26.203    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[10]
  -------------------------------------------------------------------
                         required time                         26.203    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 12.001    

Slack (MET) :             12.001ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 0.580ns (7.935%)  route 6.730ns (92.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 26.168 - 20.000 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.715     6.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X59Y94         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     7.349 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.531    10.880    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X32Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.004 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.199    14.203    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X41Y87         FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        1.478    26.168    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X41Y87         FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15]/C
                         clock pessimism              0.501    26.670    
                         clock uncertainty           -0.107    26.562    
    SLICE_X41Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    26.203    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15]
  -------------------------------------------------------------------
                         required time                         26.203    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 12.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.325%)  route 0.206ns (49.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     2.508    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y60         FDPE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y60         FDPE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.606     2.106    
    SLICE_X37Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     2.011    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.181%)  route 0.254ns (54.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.190     2.556    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y61         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y61         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.603     2.109    
    SLICE_X38Y61         FDCE (Remov_fdce_C_CLR)     -0.067     2.042    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.181%)  route 0.254ns (54.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.190     2.556    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y61         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y61         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.603     2.109    
    SLICE_X38Y61         FDCE (Remov_fdce_C_CLR)     -0.067     2.042    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.181%)  route 0.254ns (54.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.190     2.556    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y61         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y61         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.603     2.109    
    SLICE_X38Y61         FDCE (Remov_fdce_C_CLR)     -0.067     2.042    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.181%)  route 0.254ns (54.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.190     2.556    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X38Y61         FDPE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y61         FDPE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.603     2.109    
    SLICE_X38Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     2.038    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.181%)  route 0.254ns (54.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.190     2.556    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.603     2.109    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.181%)  route 0.254ns (54.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.190     2.556    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.603     2.109    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.181%)  route 0.254ns (54.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.190     2.556    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.603     2.109    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.181%)  route 0.254ns (54.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.190     2.556    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.603     2.109    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.181%)  route 0.254ns (54.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.556     2.093    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     2.257 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     2.320    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.190     2.556    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2546, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.603     2.109    
    SLICE_X39Y61         FDCE (Remov_fdce_C_CLR)     -0.092     2.017    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.539    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.518ns (23.630%)  route 1.674ns (76.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 13.073 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.674     9.195    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X65Y109        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.716    13.073    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X65Y109        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.619    13.693    
                         clock uncertainty           -0.085    13.608    
    SLICE_X65Y109        FDPE (Recov_fdpe_C_PRE)     -0.359    13.249    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.518ns (24.504%)  route 1.596ns (75.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 13.072 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.596     9.117    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X64Y111        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.715    13.072    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X64Y111        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.619    13.692    
                         clock uncertainty           -0.085    13.607    
    SLICE_X64Y111        FDCE (Recov_fdce_C_CLR)     -0.405    13.202    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.518ns (24.504%)  route 1.596ns (75.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 13.072 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.596     9.117    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X64Y111        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.715    13.072    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X64Y111        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.619    13.692    
                         clock uncertainty           -0.085    13.607    
    SLICE_X64Y111        FDCE (Recov_fdce_C_CLR)     -0.405    13.202    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.518ns (24.504%)  route 1.596ns (75.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 13.072 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.596     9.117    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X64Y111        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.715    13.072    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X64Y111        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.619    13.692    
                         clock uncertainty           -0.085    13.607    
    SLICE_X64Y111        FDCE (Recov_fdce_C_CLR)     -0.405    13.202    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.518ns (24.504%)  route 1.596ns (75.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 13.072 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.596     9.117    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X64Y111        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.715    13.072    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X64Y111        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.619    13.692    
                         clock uncertainty           -0.085    13.607    
    SLICE_X64Y111        FDCE (Recov_fdce_C_CLR)     -0.405    13.202    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.518ns (24.504%)  route 1.596ns (75.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 13.072 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.596     9.117    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X64Y111        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.715    13.072    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X64Y111        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.619    13.692    
                         clock uncertainty           -0.085    13.607    
    SLICE_X64Y111        FDCE (Recov_fdce_C_CLR)     -0.405    13.202    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.518ns (26.221%)  route 1.458ns (73.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 13.073 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.458     8.979    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X64Y110        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.716    13.073    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X64Y110        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.619    13.693    
                         clock uncertainty           -0.085    13.608    
    SLICE_X64Y110        FDCE (Recov_fdce_C_CLR)     -0.405    13.203    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.518ns (26.221%)  route 1.458ns (73.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 13.073 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.458     8.979    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X64Y110        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.716    13.073    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X64Y110        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.619    13.693    
                         clock uncertainty           -0.085    13.608    
    SLICE_X64Y110        FDCE (Recov_fdce_C_CLR)     -0.405    13.203    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.518ns (26.279%)  route 1.453ns (73.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 13.073 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.453     8.974    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X65Y110        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.716    13.073    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X65Y110        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.619    13.693    
                         clock uncertainty           -0.085    13.608    
    SLICE_X65Y110        FDCE (Recov_fdce_C_CLR)     -0.405    13.203    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.518ns (26.221%)  route 1.458ns (73.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 13.073 - 6.667 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.825     7.003    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.518     7.521 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.458     8.979    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X64Y110        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        1.716    13.073    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X64Y110        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.619    13.693    
                         clock uncertainty           -0.085    13.608    
    SLICE_X64Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    13.249    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  4.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.631     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X50Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.316 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     2.435    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y117        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.900     2.788    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.606     2.182    
    SLICE_X50Y117        FDCE (Remov_fdce_C_CLR)     -0.120     2.062    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.631     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X50Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.316 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     2.435    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y117        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.900     2.788    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.606     2.182    
    SLICE_X50Y117        FDCE (Remov_fdce_C_CLR)     -0.120     2.062    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.631     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X50Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.316 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     2.435    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y117        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.900     2.788    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.606     2.182    
    SLICE_X50Y117        FDPE (Remov_fdpe_C_PRE)     -0.124     2.058    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.749%)  route 0.499ns (75.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.630     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.332 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.499     2.830    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X63Y110        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.934     2.822    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X63Y110        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.588     2.234    
    SLICE_X63Y110        FDCE (Remov_fdce_C_CLR)     -0.092     2.141    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.749%)  route 0.499ns (75.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.630     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.332 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.499     2.830    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X63Y110        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.934     2.822    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X63Y110        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.588     2.234    
    SLICE_X63Y110        FDCE (Remov_fdce_C_CLR)     -0.092     2.141    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.749%)  route 0.499ns (75.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.630     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.332 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.499     2.830    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X63Y110        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.934     2.822    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X63Y110        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.588     2.234    
    SLICE_X63Y110        FDCE (Remov_fdce_C_CLR)     -0.092     2.141    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.749%)  route 0.499ns (75.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.630     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.332 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.499     2.830    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X63Y110        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.934     2.822    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X63Y110        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.588     2.234    
    SLICE_X63Y110        FDCE (Remov_fdce_C_CLR)     -0.092     2.141    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.749%)  route 0.499ns (75.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.630     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.332 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.499     2.830    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X63Y110        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.934     2.822    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X63Y110        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.588     2.234    
    SLICE_X63Y110        FDPE (Remov_fdpe_C_PRE)     -0.095     2.138    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.164ns (20.470%)  route 0.637ns (79.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.630     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.332 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.637     2.969    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X65Y110        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.934     2.822    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X65Y110        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.588     2.234    
    SLICE_X65Y110        FDCE (Remov_fdce_C_CLR)     -0.092     2.141    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.164ns (20.470%)  route 0.637ns (79.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.630     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.332 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.637     2.969    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X65Y110        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3410, routed)        0.934     2.822    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X65Y110        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.588     2.234    
    SLICE_X65Y110        FDPE (Remov_fdpe_C_PRE)     -0.095     2.138    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.830    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_design_1_clk_wiz_0_1
  To Clock:  clk_out3_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.419ns (11.902%)  route 3.101ns (88.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 11.388 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          3.101    10.353    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X27Y108        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.697    11.388    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X27Y108        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism              0.501    11.889    
                         clock uncertainty           -0.081    11.808    
    SLICE_X27Y108        FDPE (Recov_fdpe_C_PRE)     -0.531    11.277    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.419ns (12.370%)  route 2.968ns (87.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 11.388 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.968    10.220    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X27Y107        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.697    11.388    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X27Y107        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism              0.501    11.889    
                         clock uncertainty           -0.081    11.808    
    SLICE_X27Y107        FDCE (Recov_fdce_C_CLR)     -0.577    11.231    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.419ns (12.370%)  route 2.968ns (87.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 11.388 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.968    10.220    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X26Y107        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.697    11.388    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X26Y107        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism              0.501    11.889    
                         clock uncertainty           -0.081    11.808    
    SLICE_X26Y107        FDPE (Recov_fdpe_C_PRE)     -0.533    11.275    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.419ns (12.370%)  route 2.968ns (87.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 11.388 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.968    10.220    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X27Y107        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.697    11.388    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X27Y107        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/C
                         clock pessimism              0.501    11.889    
                         clock uncertainty           -0.081    11.808    
    SLICE_X27Y107        FDPE (Recov_fdpe_C_PRE)     -0.531    11.277    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.419ns (13.608%)  route 2.660ns (86.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 11.389 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.660     9.912    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X27Y106        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.698    11.389    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X27Y106        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/C
                         clock pessimism              0.501    11.890    
                         clock uncertainty           -0.081    11.809    
    SLICE_X27Y106        FDCE (Recov_fdce_C_CLR)     -0.577    11.232    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.419ns (13.738%)  route 2.631ns (86.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 11.391 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.631     9.883    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X31Y109        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.700    11.391    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X31Y109        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism              0.501    11.892    
                         clock uncertainty           -0.081    11.811    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.577    11.234    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.419ns (14.564%)  route 2.458ns (85.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 11.392 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.458     9.710    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X29Y108        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.701    11.392    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X29Y108        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg/C
                         clock pessimism              0.501    11.893    
                         clock uncertainty           -0.081    11.812    
    SLICE_X29Y108        FDCE (Recov_fdce_C_CLR)     -0.577    11.235    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_6_reg/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.419ns (15.350%)  route 2.311ns (84.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 11.391 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.311     9.563    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X29Y109        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.700    11.391    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X29Y109        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_6_reg/C
                         clock pessimism              0.501    11.892    
                         clock uncertainty           -0.081    11.811    
    SLICE_X29Y109        FDCE (Recov_fdce_C_CLR)     -0.577    11.234    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_6_reg
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_en_hs_lpn_reg/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.419ns (15.020%)  route 2.371ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 11.393 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.371     9.623    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X30Y106        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_en_hs_lpn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.702    11.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X30Y106        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_en_hs_lpn_reg/C
                         clock pessimism              0.501    11.894    
                         clock uncertainty           -0.081    11.813    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.491    11.322    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_en_hs_lpn_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.419ns (15.020%)  route 2.371ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 11.393 - 5.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.655     6.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.419     7.252 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.371     9.623    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X30Y106        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.702    11.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X30Y106        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_0_reg/C
                         clock pessimism              0.501    11.894    
                         clock uncertainty           -0.081    11.813    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.491    11.322    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_0_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  1.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.128ns (25.053%)  route 0.383ns (74.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     2.224 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.383     2.607    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_rst
    SLICE_X43Y101        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X43Y101        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg/C
                         clock pessimism             -0.356     2.445    
    SLICE_X43Y101        FDCE (Remov_fdce_C_CLR)     -0.145     2.300    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.987%)  route 0.384ns (75.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     2.224 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.384     2.608    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X41Y101        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X41Y101        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[1]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X41Y101        FDCE (Remov_fdce_C_CLR)     -0.145     2.300    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.987%)  route 0.384ns (75.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     2.224 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.384     2.608    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X41Y101        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X41Y101        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[2]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X41Y101        FDCE (Remov_fdce_C_CLR)     -0.145     2.300    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.987%)  route 0.384ns (75.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     2.224 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.384     2.608    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X41Y101        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X41Y101        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[3]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X41Y101        FDCE (Remov_fdce_C_CLR)     -0.145     2.300    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.987%)  route 0.384ns (75.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     2.224 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.384     2.608    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X41Y101        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X41Y101        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X41Y101        FDCE (Remov_fdce_C_CLR)     -0.145     2.300    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.777%)  route 0.389ns (75.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     2.224 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.389     2.613    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X40Y101        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X40Y101        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[5]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.145     2.300    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.128ns (22.013%)  route 0.453ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     2.224 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.453     2.678    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X36Y100        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X36Y100        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism             -0.356     2.445    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.120     2.325    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.971%)  route 0.260ns (67.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.641     2.179    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.128     2.307 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.260     2.567    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X45Y99         FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.827     2.715    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X45Y99         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/C
                         clock pessimism             -0.356     2.359    
    SLICE_X45Y99         FDCE (Remov_fdce_C_CLR)     -0.145     2.214    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.971%)  route 0.260ns (67.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.641     2.179    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.128     2.307 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.260     2.567    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X45Y99         FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.827     2.715    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X45Y99         FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/C
                         clock pessimism             -0.356     2.359    
    SLICE_X45Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     2.211    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.128ns (22.013%)  route 0.453ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.559     2.096    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     2.224 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.453     2.678    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X37Y100        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X37Y100        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X37Y100        FDCE (Remov_fdce_C_CLR)     -0.145     2.300    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_dphy_0_rxbyteclkhs
  To Clock:  mipi_dphy_0_rxbyteclkhs

Setup :            0  Failing Endpoints,  Worst Slack       16.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.272ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/su_locked_reg/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.715ns (31.436%)  route 1.559ns (68.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 22.071 - 19.044 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.805     3.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X113Y123       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.419     3.710 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.379    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.296     4.675 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.891     5.566    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X109Y122       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/su_locked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.748    22.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X109Y122       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/su_locked_reg/C
                         clock pessimism              0.208    22.278    
                         clock uncertainty           -0.035    22.243    
    SLICE_X109Y122       FDCE (Recov_fdce_C_CLR)     -0.405    21.838    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/su_locked_reg
  -------------------------------------------------------------------
                         required time                         21.838    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                 16.272    

Slack (MET) :             16.536ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.715ns (34.944%)  route 1.331ns (65.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 22.071 - 19.044 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.805     3.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X113Y123       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.419     3.710 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.379    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.296     4.675 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.663     5.338    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y122       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.748    22.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y122       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[0]/C
                         clock pessimism              0.244    22.314    
                         clock uncertainty           -0.035    22.279    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.405    21.874    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                 16.536    

Slack (MET) :             16.536ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.715ns (34.944%)  route 1.331ns (65.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 22.071 - 19.044 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.805     3.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X113Y123       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.419     3.710 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.379    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.296     4.675 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.663     5.338    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y122       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.748    22.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y122       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[1]/C
                         clock pessimism              0.244    22.314    
                         clock uncertainty           -0.035    22.279    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.405    21.874    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                 16.536    

Slack (MET) :             16.536ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.715ns (34.944%)  route 1.331ns (65.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 22.071 - 19.044 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.805     3.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X113Y123       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.419     3.710 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.379    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.296     4.675 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.663     5.338    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y122       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.748    22.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y122       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[2]/C
                         clock pessimism              0.244    22.314    
                         clock uncertainty           -0.035    22.279    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.405    21.874    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                 16.536    

Slack (MET) :             16.536ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.715ns (34.944%)  route 1.331ns (65.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 22.071 - 19.044 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.805     3.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X113Y123       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.419     3.710 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.379    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.296     4.675 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.663     5.338    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y122       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.748    22.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y122       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[3]/C
                         clock pessimism              0.244    22.314    
                         clock uncertainty           -0.035    22.279    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.405    21.874    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                 16.536    

Slack (MET) :             16.536ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.715ns (34.944%)  route 1.331ns (65.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 22.071 - 19.044 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.805     3.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X113Y123       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.419     3.710 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.379    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.296     4.675 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.663     5.338    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y122       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.748    22.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y122       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[4]/C
                         clock pessimism              0.244    22.314    
                         clock uncertainty           -0.035    22.279    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.405    21.874    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                 16.536    

Slack (MET) :             16.536ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.715ns (34.944%)  route 1.331ns (65.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 22.071 - 19.044 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.805     3.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X113Y123       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.419     3.710 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.379    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.296     4.675 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.663     5.338    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y122       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.748    22.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y122       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[5]/C
                         clock pessimism              0.244    22.314    
                         clock uncertainty           -0.035    22.279    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.405    21.874    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                 16.536    

Slack (MET) :             16.658ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rst_iserdes_reg/PRE
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.715ns (36.282%)  route 1.256ns (63.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 22.071 - 19.044 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.805     3.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X113Y123       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.419     3.710 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.379    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.296     4.675 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.587     5.262    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X113Y122       FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rst_iserdes_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.748    22.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X113Y122       FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rst_iserdes_reg/C
                         clock pessimism              0.244    22.314    
                         clock uncertainty           -0.035    22.279    
    SLICE_X113Y122       FDPE (Recov_fdpe_C_PRE)     -0.359    21.920    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rst_iserdes_reg
  -------------------------------------------------------------------
                         required time                         21.920    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                 16.658    

Slack (MET) :             17.050ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.419ns (31.022%)  route 0.932ns (68.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 22.267 - 19.044 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         1.015     3.501    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/RxByteClkHS
    SLICE_X51Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDPE (Prop_fdpe_C_Q)         0.419     3.920 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=6, routed)           0.932     4.852    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/oSyncStages_reg[1][0]
    SLICE_X52Y119        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.944    22.267    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/RxByteClkHS
    SLICE_X52Y119        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/C
                         clock pessimism              0.251    22.517    
                         clock uncertainty           -0.035    22.482    
    SLICE_X52Y119        FDCE (Recov_fdce_C_CLR)     -0.580    21.902    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 17.050    

Slack (MET) :             17.050ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.419ns (31.022%)  route 0.932ns (68.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 22.267 - 19.044 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         1.015     3.501    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/RxByteClkHS
    SLICE_X51Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDPE (Prop_fdpe_C_Q)         0.419     3.920 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=6, routed)           0.932     4.852    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/oSyncStages_reg[1][0]
    SLICE_X52Y119        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.944    22.267    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/RxByteClkHS
    SLICE_X52Y119        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/C
                         clock pessimism              0.251    22.517    
                         clock uncertainty           -0.035    22.482    
    SLICE_X52Y119        FDCE (Recov_fdce_C_CLR)     -0.580    21.902    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 17.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.577%)  route 0.180ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.331     1.180    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y119        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.308 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.180     1.488    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y118        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.325     1.195    
    SLICE_X51Y118        FDCE (Remov_fdce_C_CLR)     -0.146     1.049    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.577%)  route 0.180ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.331     1.180    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y119        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.308 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.180     1.488    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y118        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.325     1.195    
    SLICE_X51Y118        FDCE (Remov_fdce_C_CLR)     -0.146     1.049    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.577%)  route 0.180ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.331     1.180    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y119        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.308 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.180     1.488    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y118        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.325     1.195    
    SLICE_X51Y118        FDCE (Remov_fdce_C_CLR)     -0.146     1.049    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.577%)  route 0.180ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.331     1.180    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y119        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.308 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.180     1.488    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y118        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.325     1.195    
    SLICE_X51Y118        FDCE (Remov_fdce_C_CLR)     -0.146     1.049    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.958%)  route 0.177ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.332     1.181    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDPE (Prop_fdpe_C_Q)         0.128     1.309 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.177     1.486    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X53Y118        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X53Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.325     1.195    
    SLICE_X53Y118        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.958%)  route 0.177ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.332     1.181    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDPE (Prop_fdpe_C_Q)         0.128     1.309 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.177     1.486    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X53Y118        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X53Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.325     1.195    
    SLICE_X53Y118        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.577%)  route 0.180ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.331     1.180    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y119        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.308 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.180     1.488    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y118        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.325     1.195    
    SLICE_X51Y118        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.577%)  route 0.180ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.331     1.180    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y119        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.308 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.180     1.488    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y118        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.325     1.195    
    SLICE_X51Y118        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.577%)  route 0.180ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.331     1.180    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y119        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.308 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.180     1.488    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y118        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.325     1.195    
    SLICE_X51Y118        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.577%)  route 0.180ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.331     1.180    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y119        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.308 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.180     1.488    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y118        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.370     1.520    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.325     1.195    
    SLICE_X51Y118        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.442    





