
*** Running vivado
    with args -log cordic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cordic.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cordic.tcl -notrace
Command: synth_design -top cordic -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1053 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1353.996 ; gain = 0.000 ; free physical = 1237 ; free virtual = 12437
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cordic' [/home/necryotiks/Documents/Repos/WSU-CPTE/CORDIC_VHDL/CORDIC_VHDL.srcs/sources_1/new/cordic.vhd:48]
	Parameter INPUT_BIT_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_NUM_reg was removed.  [/home/necryotiks/Documents/Repos/WSU-CPTE/CORDIC_VHDL/CORDIC_VHDL.srcs/sources_1/new/cordic.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element r_DEN_reg was removed.  [/home/necryotiks/Documents/Repos/WSU-CPTE/CORDIC_VHDL/CORDIC_VHDL.srcs/sources_1/new/cordic.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'cordic' (1#1) [/home/necryotiks/Documents/Repos/WSU-CPTE/CORDIC_VHDL/CORDIC_VHDL.srcs/sources_1/new/cordic.vhd:48]
WARNING: [Synth 8-3331] design cordic has unconnected port i_CLK
WARNING: [Synth 8-3331] design cordic has unconnected port i_EN
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[16]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[15]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[14]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[13]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[12]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[11]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[10]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[9]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[8]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[7]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[6]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[5]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[4]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[3]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[2]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[1]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[0]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[16]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[15]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[14]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[13]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[12]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[11]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[10]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[9]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[8]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[7]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[6]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[5]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[4]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[3]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[2]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[1]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.309 ; gain = 20.312 ; free physical = 1248 ; free virtual = 12448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.309 ; gain = 20.312 ; free physical = 1249 ; free virtual = 12449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1382.312 ; gain = 28.316 ; free physical = 1249 ; free virtual = 12449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.320 ; gain = 36.324 ; free physical = 1248 ; free virtual = 12448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cordic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cordic has unconnected port i_CLK
WARNING: [Synth 8-3331] design cordic has unconnected port i_EN
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[16]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[15]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[14]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[13]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[12]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[11]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[10]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[9]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[8]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[7]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[6]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[5]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[4]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[3]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[2]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[1]
WARNING: [Synth 8-3331] design cordic has unconnected port i_NUMERATOR[0]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[16]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[15]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[14]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[13]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[12]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[11]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[10]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[9]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[8]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[7]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[6]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[5]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[4]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[3]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[2]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[1]
WARNING: [Synth 8-3331] design cordic has unconnected port i_DENOMINATOR[0]
INFO: [Synth 8-3886] merging instance 'r_RES_reg[-7]' (FD) to 'r_RES_reg[-6]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[-6]' (FD) to 'r_RES_reg[-5]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[-5]' (FD) to 'r_RES_reg[-4]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[-4]' (FD) to 'r_RES_reg[-3]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[-3]' (FD) to 'r_RES_reg[-2]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[-2]' (FD) to 'r_RES_reg[-1]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[-1]' (FD) to 'r_RES_reg[0]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[0]' (FD) to 'r_RES_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[1]' (FD) to 'r_RES_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[2]' (FD) to 'r_RES_reg[3]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[3]' (FD) to 'r_RES_reg[4]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[4]' (FD) to 'r_RES_reg[5]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[5]' (FD) to 'r_RES_reg[6]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[6]' (FD) to 'r_RES_reg[7]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[7]' (FD) to 'r_RES_reg[8]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[8]' (FD) to 'r_RES_reg[9]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[9]' (FD) to 'r_RES_reg[10]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[10]' (FD) to 'r_RES_reg[11]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[11]' (FD) to 'r_RES_reg[12]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[12]' (FD) to 'r_RES_reg[13]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[13]' (FD) to 'r_RES_reg[14]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[14]' (FD) to 'r_RES_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[15]' (FD) to 'r_RES_reg[16]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[16]' (FD) to 'r_RES_reg[17]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[17]' (FD) to 'r_RES_reg[18]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[18]' (FD) to 'r_RES_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[19]' (FD) to 'r_RES_reg[20]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[20]' (FD) to 'r_RES_reg[21]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[21]' (FD) to 'r_RES_reg[22]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[22]' (FD) to 'r_RES_reg[23]'
INFO: [Synth 8-3886] merging instance 'r_RES_reg[23]' (FD) to 'r_RES_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_RES_reg[24] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.320 ; gain = 111.324 ; free physical = 1103 ; free virtual = 12305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.320 ; gain = 111.324 ; free physical = 1102 ; free virtual = 12304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.336 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.336 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12303
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.336 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.336 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.336 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.336 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.336 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.336 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12303
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.336 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12303
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.344 ; gain = 120.340 ; free physical = 1101 ; free virtual = 12302
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1563.359 ; gain = 0.000 ; free physical = 1014 ; free virtual = 12216
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1563.359 ; gain = 209.551 ; free physical = 1061 ; free virtual = 12263
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1563.359 ; gain = 0.000 ; free physical = 1061 ; free virtual = 12263
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/necryotiks/Documents/Repos/WSU-CPTE/CORDIC_VHDL/CORDIC_VHDL.runs/synth_1/cordic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cordic_utilization_synth.rpt -pb cordic_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 21 23:13:39 2018...
