

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'
================================================================
* Date:           Thu Dec 29 15:54:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      176|  40.000 ns|  1.760 us|    4|  176|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_503_2  |        2|      173|         3|          3|          1|  0 ~ 57|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctr_1 = alloca i32 1"   --->   Operation 7 'alloca' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1"   --->   Operation 8 'alloca' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_121 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctr"   --->   Operation 10 'read' 'ctr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctr_cast = zext i8 %ctr_read"   --->   Operation 12 'zext' 'ctr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %tmp, i8192 %empty_121"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i_17"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %ctr_cast, i32 %ctr_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i8 %i_17" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.87ns)   --->   "%add_ln503 = add i8 %i, i8 3" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 19 'add' 'add_ln503' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%icmp_ln503 = icmp_ult  i8 %add_ln503, i8 169" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 20 'icmp' 'icmp_ln503' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln503 = br i1 %icmp_ln503, void %for.cond.i.for.end.i_crit_edge.exitStub, void %for.body.i_ifconv" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 21 'br' 'br_ln503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_18_cast = zext i8 %i" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 22 'zext' 'i_18_cast' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_18_cast" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 23 'getelementptr' 'buf_addr' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 24 'load' 'buf_load' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%add_ln507 = add i8 %i, i8 1" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 25 'add' 'add_ln507' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln507 = zext i8 %add_ln507" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 26 'zext' 'zext_ln507' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln507" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 27 'getelementptr' 'buf_addr_8' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.29ns)   --->   "%buf_load_1 = load i8 %buf_addr_8" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 28 'load' 'buf_load_1' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 29 [1/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 29 'load' 'buf_load' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_3 : Operation 30 [1/2] (1.29ns)   --->   "%buf_load_1 = load i8 %buf_addr_8" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 30 'load' 'buf_load_1' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_3 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln508 = add i8 %i, i8 2" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 31 'add' 'add_ln508' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i8 %add_ln508" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 32 'zext' 'zext_ln508' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln508" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 33 'getelementptr' 'buf_addr_9' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (1.29ns)   --->   "%buf_load_2 = load i8 %buf_addr_9" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 34 'load' 'buf_load_2' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>

State 4 <SV = 3> <Delay = 4.56>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ctr_1_load = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 35 'load' 'ctr_1_load' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_load = load i8192 %empty_121" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 36 'load' 'p_load' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln504 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 57, i64 28" [HLS_Final_vitis_src/spu.cpp:504]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln504' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 38 'specloopname' 'specloopname_ln506' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (1.29ns)   --->   "%buf_load_2 = load i8 %buf_addr_9" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 39 'load' 'buf_load_2' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i8 %buf_load_2" [HLS_Final_vitis_src/spu.cpp:509]   --->   Operation 40 'trunc' 'trunc_ln509' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln509, i8 %buf_load_1, i8 %buf_load" [HLS_Final_vitis_src/spu.cpp:509]   --->   Operation 41 'bitconcatenate' 't' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.88ns)   --->   "%icmp_ln510 = icmp_ult  i23 %t, i23 8380417" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 42 'icmp' 'icmp_ln510' <Predicate = (icmp_ln503)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln511 = trunc i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 43 'trunc' 'trunc_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1037 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln511, i5 0" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 44 'bitconcatenate' 'tmp_1037' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i13 %tmp_1037" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 45 'zext' 'zext_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%shl_ln511 = shl i8192 4294967295, i8192 %zext_ln511" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 46 'shl' 'shl_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%xor_ln511 = xor i8192 %shl_ln511, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 47 'xor' 'xor_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%and_ln511 = and i8192 %p_load, i8192 %xor_ln511" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 48 'and' 'and_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%zext_ln511_2 = zext i23 %t" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 49 'zext' 'zext_ln511_2' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%shl_ln511_2 = shl i8192 %zext_ln511_2, i8192 %zext_ln511" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 50 'shl' 'shl_ln511_2' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%or_ln511 = or i8192 %and_ln511, i8192 %shl_ln511_2" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 51 'or' 'or_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.14ns)   --->   "%ctr_9 = add i32 %ctr_1_load, i32 1" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 52 'add' 'ctr_9' <Predicate = (icmp_ln503)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln510 = select i1 %icmp_ln510, i8192 %or_ln511, i8192 %p_load" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 53 'select' 'select_ln510' <Predicate = (icmp_ln503)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.28ns)   --->   "%ctr_10 = select i1 %icmp_ln510, i32 %ctr_9, i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 54 'select' 'ctr_10' <Predicate = (icmp_ln503)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1038 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_10, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 55 'partselect' 'tmp_1038' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.87ns)   --->   "%icmp_ln514 = icmp_eq  i24 %tmp_1038, i24 0" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 56 'icmp' 'icmp_ln514' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %icmp_ln514, void %for.body.i_ifconv.for.end.i_crit_edge.exitStub, void %for.inc.i22" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 57 'br' 'br_ln514' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln503 = store i8192 %select_ln510, i8192 %empty_121" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 58 'store' 'store_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.46>
ST_4 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln503 = store i8 %add_ln503, i8 %i_17" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 59 'store' 'store_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.46>
ST_4 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln503 = store i32 %ctr_10, i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 60 'store' 'store_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.46>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln503 = br void %for.cond.i" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 61 'br' 'br_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln511 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %p_out, i8192 %p_load" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 62 'write' 'write_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln512 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 63 'write' 'write_ln512' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln510 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %select_ln510_out, i8192 %select_ln510" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 64 'write' 'write_ln510' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 65 'br' 'br_ln0' <Predicate = (icmp_ln503)> <Delay = 0.46>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.cond.i.for.end.i_crit_edge.exitStub, i1 0, void %for.body.i_ifconv.for.end.i_crit_edge.exitStub"   --->   Operation 66 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.46>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%ctr_1_load_2 = load i32 %ctr_1"   --->   Operation 68 'load' 'ctr_1_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_load4 = load i8192 %empty_121"   --->   Operation 69 'load' 'p_load4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %p_out, i8192 %p_load4"   --->   Operation 70 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_1_load_2"   --->   Operation 71 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('empty_121') [9]  (0 ns)
	'store' operation ('store_ln0') of variable 'tmp' on local variable 'empty_121' [13]  (0.46 ns)

 <State 2>: 2.17ns
The critical path consists of the following:
	'load' operation ('i', HLS_Final_vitis_src/spu.cpp:507) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln507', HLS_Final_vitis_src/spu.cpp:507) [31]  (0.871 ns)
	'getelementptr' operation ('buf_addr_8', HLS_Final_vitis_src/spu.cpp:507) [33]  (0 ns)
	'load' operation ('buf_load_1', HLS_Final_vitis_src/spu.cpp:507) on array 'buf_r' [34]  (1.3 ns)

 <State 3>: 2.17ns
The critical path consists of the following:
	'add' operation ('add_ln508', HLS_Final_vitis_src/spu.cpp:508) [35]  (0.871 ns)
	'getelementptr' operation ('buf_addr_9', HLS_Final_vitis_src/spu.cpp:508) [37]  (0 ns)
	'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' [38]  (1.3 ns)

 <State 4>: 4.57ns
The critical path consists of the following:
	'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' [38]  (1.3 ns)
	'icmp' operation ('icmp_ln510', HLS_Final_vitis_src/spu.cpp:510) [41]  (0.885 ns)
	'select' operation ('select_ln510', HLS_Final_vitis_src/spu.cpp:510) [52]  (1.92 ns)
	'store' operation ('store_ln503', HLS_Final_vitis_src/spu.cpp:503) of variable 'select_ln510', HLS_Final_vitis_src/spu.cpp:510 on local variable 'empty_121' [58]  (0.46 ns)

 <State 5>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [74]  (0.46 ns)
	'phi' operation ('UnifiedRetVal') [74]  (0 ns)

 <State 6>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [74]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
