{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 23:17:25 2017 " "Info: Processing started: Tue May 09 23:17:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Digital_Clock_2 -c Digital_Clock_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Digital_Clock_2 -c Digital_Clock_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk2 " "Info: Detected ripple clock \"clk2\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 128 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hr_low_carryout " "Info: Detected ripple clock \"hr_low_carryout\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "hr_low_carryout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_en " "Info: Detected ripple clock \"key_en\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_en" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_min " "Info: Detected ripple clock \"key_min\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_min" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_freq_div " "Info: Detected ripple clock \"clk_freq_div\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_freq_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "min_low_carryin " "Info: Detected gated clock \"min_low_carryin\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "min_low_carryin" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "min_low_carryout " "Info: Detected ripple clock \"min_low_carryout\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "min_low_carryout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_hr " "Info: Detected ripple clock \"key_hr\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_hr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "min_high_carryout " "Info: Detected ripple clock \"min_high_carryout\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "min_high_carryout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "hr_low_carryin " "Info: Detected gated clock \"hr_low_carryin\" as buffer" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "hr_low_carryin" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register hr_high_out\[4\] register hr_low_carryout 69.84 MHz 14.318 ns Internal " "Info: Clock \"clk\" has Internal fmax of 69.84 MHz between source register \"hr_high_out\[4\]\" and destination register \"hr_low_carryout\" (period= 14.318 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.726 ns + Longest register register " "Info: + Longest register to register delay is 1.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hr_high_out\[4\] 1 REG LCFF_X10_Y6_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N25; Fanout = 4; REG Node = 'hr_high_out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hr_high_out[4] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.534 ns) 1.035 ns always6~3 2 COMB LCCOMB_X10_Y6_N12 5 " "Info: 2: + IC(0.501 ns) + CELL(0.534 ns) = 1.035 ns; Loc. = LCCOMB_X10_Y6_N12; Fanout = 5; COMB Node = 'always6~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { hr_high_out[4] always6~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 1.618 ns always6~5 3 COMB LCCOMB_X10_Y6_N30 1 " "Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 1.618 ns; Loc. = LCCOMB_X10_Y6_N30; Fanout = 1; COMB Node = 'always6~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { always6~3 always6~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.726 ns hr_low_carryout 4 REG LCFF_X10_Y6_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.726 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 1; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { always6~5 hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.848 ns ( 49.13 % ) " "Info: Total cell delay = 0.848 ns ( 49.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 50.87 % ) " "Info: Total interconnect delay = 0.878 ns ( 50.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { hr_high_out[4] always6~3 always6~5 hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.726 ns" { hr_high_out[4] {} always6~3 {} always6~5 {} hr_low_carryout {} } { 0.000ns 0.501ns 0.377ns 0.000ns } { 0.000ns 0.534ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.328 ns - Smallest " "Info: - Smallest clock skew is -12.328 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.854 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.970 ns) 2.520 ns key_hr 2 REG LCFF_X27_Y7_N27 1 " "Info: 2: + IC(0.440 ns) + CELL(0.970 ns) = 2.520 ns; Loc. = LCFF_X27_Y7_N27; Fanout = 1; REG Node = 'key_hr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { clk key_hr } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.206 ns) 3.147 ns hr_low_carryin 3 COMB LCCOMB_X27_Y7_N22 2 " "Info: 3: + IC(0.421 ns) + CELL(0.206 ns) = 3.147 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 2; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { key_hr hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.041 ns) + CELL(0.666 ns) 5.854 ns hr_low_carryout 4 REG LCFF_X10_Y6_N31 1 " "Info: 4: + IC(2.041 ns) + CELL(0.666 ns) = 5.854 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 1; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.952 ns ( 50.43 % ) " "Info: Total cell delay = 2.952 ns ( 50.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.902 ns ( 49.57 % ) " "Info: Total interconnect delay = 2.902 ns ( 49.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { clk key_hr hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.854 ns" { clk {} clk~combout {} key_hr {} hr_low_carryin {} hr_low_carryout {} } { 0.000ns 0.000ns 0.440ns 0.421ns 2.041ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 18.182 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 18.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.970 ns) 2.520 ns clk_freq_div 2 REG LCFF_X27_Y7_N25 2 " "Info: 2: + IC(0.440 ns) + CELL(0.970 ns) = 2.520 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 2; REG Node = 'clk_freq_div'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { clk clk_freq_div } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.651 ns) 3.637 ns min_low_carryin 3 COMB LCCOMB_X27_Y7_N28 2 " "Info: 3: + IC(0.466 ns) + CELL(0.651 ns) = 3.637 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 2; COMB Node = 'min_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { clk_freq_div min_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.970 ns) 6.668 ns min_low_carryout 4 REG LCFF_X8_Y10_N1 2 " "Info: 4: + IC(2.061 ns) + CELL(0.970 ns) = 6.668 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 2; REG Node = 'min_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { min_low_carryin min_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.970 ns) 8.669 ns min_high_carryout 5 REG LCFF_X6_Y11_N3 1 " "Info: 5: + IC(1.031 ns) + CELL(0.970 ns) = 8.669 ns; Loc. = LCFF_X6_Y11_N3; Fanout = 1; REG Node = 'min_high_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { min_low_carryout min_high_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(0.319 ns) 11.129 ns hr_low_carryin 6 COMB LCCOMB_X27_Y7_N22 2 " "Info: 6: + IC(2.141 ns) + CELL(0.319 ns) = 11.129 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 2; COMB Node = 'hr_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { min_high_carryout hr_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.041 ns) + CELL(0.970 ns) 14.140 ns hr_low_carryout 7 REG LCFF_X10_Y6_N31 1 " "Info: 7: + IC(2.041 ns) + CELL(0.970 ns) = 14.140 ns; Loc. = LCFF_X10_Y6_N31; Fanout = 1; REG Node = 'hr_low_carryout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.000 ns) 16.691 ns hr_low_carryout~clkctrl 8 COMB CLKCTRL_G5 5 " "Info: 8: + IC(2.551 ns) + CELL(0.000 ns) = 16.691 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'hr_low_carryout~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { hr_low_carryout hr_low_carryout~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 18.182 ns hr_high_out\[4\] 9 REG LCFF_X10_Y6_N25 4 " "Info: 9: + IC(0.825 ns) + CELL(0.666 ns) = 18.182 ns; Loc. = LCFF_X10_Y6_N25; Fanout = 4; REG Node = 'hr_high_out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { hr_low_carryout~clkctrl hr_high_out[4] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.626 ns ( 36.44 % ) " "Info: Total cell delay = 6.626 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.556 ns ( 63.56 % ) " "Info: Total interconnect delay = 11.556 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.182 ns" { clk clk_freq_div min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.182 ns" { clk {} clk~combout {} clk_freq_div {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[4] {} } { 0.000ns 0.000ns 0.440ns 0.466ns 2.061ns 1.031ns 2.141ns 2.041ns 2.551ns 0.825ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.970ns 0.970ns 0.319ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { clk key_hr hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.854 ns" { clk {} clk~combout {} key_hr {} hr_low_carryin {} hr_low_carryout {} } { 0.000ns 0.000ns 0.440ns 0.421ns 2.041ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.182 ns" { clk clk_freq_div min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.182 ns" { clk {} clk~combout {} clk_freq_div {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[4] {} } { 0.000ns 0.000ns 0.440ns 0.466ns 2.061ns 1.031ns 2.141ns 2.041ns 2.551ns 0.825ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.970ns 0.970ns 0.319ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 122 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { hr_high_out[4] always6~3 always6~5 hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.726 ns" { hr_high_out[4] {} always6~3 {} always6~5 {} hr_low_carryout {} } { 0.000ns 0.501ns 0.377ns 0.000ns } { 0.000ns 0.534ns 0.206ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { clk key_hr hr_low_carryin hr_low_carryout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.854 ns" { clk {} clk~combout {} key_hr {} hr_low_carryin {} hr_low_carryout {} } { 0.000ns 0.000ns 0.440ns 0.421ns 2.041ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.182 ns" { clk clk_freq_div min_low_carryin min_low_carryout min_high_carryout hr_low_carryin hr_low_carryout hr_low_carryout~clkctrl hr_high_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.182 ns" { clk {} clk~combout {} clk_freq_div {} min_low_carryin {} min_low_carryout {} min_high_carryout {} hr_low_carryin {} hr_low_carryout {} hr_low_carryout~clkctrl {} hr_high_out[4] {} } { 0.000ns 0.000ns 0.440ns 0.466ns 2.061ns 1.031ns 2.141ns 2.041ns 2.551ns 0.825ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.970ns 0.970ns 0.319ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 93 " "Warning: Circuit may not operate. Detected 93 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "min_low_out\[2\] LEDOut\[2\] clk 8.03 ns " "Info: Found hold time violation between source  pin or register \"min_low_out\[2\]\" and destination pin or register \"LEDOut\[2\]\" for clock \"clk\" (Hold time is 8.03 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.952 ns + Largest " "Info: + Largest clock skew is 10.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.363 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.970 ns) 2.520 ns clk2 2 REG LCFF_X27_Y7_N31 2 " "Info: 2: + IC(0.440 ns) + CELL(0.970 ns) = 2.520 ns; Loc. = LCFF_X27_Y7_N31; Fanout = 2; REG Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { clk clk2 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.359 ns) + CELL(0.000 ns) 14.879 ns clk2~clkctrl 3 COMB CLKCTRL_G0 11 " "Info: 3: + IC(12.359 ns) + CELL(0.000 ns) = 14.879 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.359 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.666 ns) 16.363 ns LEDOut\[2\] 4 REG LCFF_X9_Y6_N15 8 " "Info: 4: + IC(0.818 ns) + CELL(0.666 ns) = 16.363 ns; Loc. = LCFF_X9_Y6_N15; Fanout = 8; REG Node = 'LEDOut\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { clk2~clkctrl LEDOut[2] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 16.78 % ) " "Info: Total cell delay = 2.746 ns ( 16.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.617 ns ( 83.22 % ) " "Info: Total interconnect delay = 13.617 ns ( 83.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.363 ns" { clk clk2 clk2~clkctrl LEDOut[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.363 ns" { clk {} clk~combout {} clk2 {} clk2~clkctrl {} LEDOut[2] {} } { 0.000ns 0.000ns 0.440ns 12.359ns 0.818ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.411 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.970 ns) 2.520 ns key_en 2 REG LCFF_X27_Y7_N19 1 " "Info: 2: + IC(0.440 ns) + CELL(0.970 ns) = 2.520 ns; Loc. = LCFF_X27_Y7_N19; Fanout = 1; REG Node = 'key_en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { clk key_en } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 3.155 ns min_low_carryin 3 COMB LCCOMB_X27_Y7_N28 2 " "Info: 3: + IC(0.429 ns) + CELL(0.206 ns) = 3.155 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 2; COMB Node = 'min_low_carryin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { key_en min_low_carryin } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.000 ns) 3.906 ns min_low_carryin~clkctrl 4 COMB CLKCTRL_G4 5 " "Info: 4: + IC(0.751 ns) + CELL(0.000 ns) = 3.906 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'min_low_carryin~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { min_low_carryin min_low_carryin~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 5.411 ns min_low_out\[2\] 5 REG LCFF_X8_Y10_N7 4 " "Info: 5: + IC(0.839 ns) + CELL(0.666 ns) = 5.411 ns; Loc. = LCFF_X8_Y10_N7; Fanout = 4; REG Node = 'min_low_out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { min_low_carryin~clkctrl min_low_out[2] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.952 ns ( 54.56 % ) " "Info: Total cell delay = 2.952 ns ( 54.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.459 ns ( 45.44 % ) " "Info: Total interconnect delay = 2.459 ns ( 45.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.411 ns" { clk key_en min_low_carryin min_low_carryin~clkctrl min_low_out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.411 ns" { clk {} clk~combout {} key_en {} min_low_carryin {} min_low_carryin~clkctrl {} min_low_out[2] {} } { 0.000ns 0.000ns 0.440ns 0.429ns 0.751ns 0.839ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.363 ns" { clk clk2 clk2~clkctrl LEDOut[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.363 ns" { clk {} clk~combout {} clk2 {} clk2~clkctrl {} LEDOut[2] {} } { 0.000ns 0.000ns 0.440ns 12.359ns 0.818ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.411 ns" { clk key_en min_low_carryin min_low_carryin~clkctrl min_low_out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.411 ns" { clk {} clk~combout {} key_en {} min_low_carryin {} min_low_carryin~clkctrl {} min_low_out[2] {} } { 0.000ns 0.000ns 0.440ns 0.429ns 0.751ns 0.839ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.924 ns - Shortest register register " "Info: - Shortest register to register delay is 2.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns min_low_out\[2\] 1 REG LCFF_X8_Y10_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N7; Fanout = 4; REG Node = 'min_low_out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_low_out[2] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.624 ns) 1.816 ns Mux2~0 2 COMB LCCOMB_X9_Y6_N28 1 " "Info: 2: + IC(1.192 ns) + CELL(0.624 ns) = 1.816 ns; Loc. = LCCOMB_X9_Y6_N28; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { min_low_out[2] Mux2~0 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.623 ns) 2.816 ns Mux2~1 3 COMB LCCOMB_X9_Y6_N14 1 " "Info: 3: + IC(0.377 ns) + CELL(0.623 ns) = 2.816 ns; Loc. = LCCOMB_X9_Y6_N14; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Mux2~0 Mux2~1 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.924 ns LEDOut\[2\] 4 REG LCFF_X9_Y6_N15 8 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.924 ns; Loc. = LCFF_X9_Y6_N15; Fanout = 8; REG Node = 'LEDOut\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux2~1 LEDOut[2] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 46.34 % ) " "Info: Total cell delay = 1.355 ns ( 46.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.569 ns ( 53.66 % ) " "Info: Total interconnect delay = 1.569 ns ( 53.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { min_low_out[2] Mux2~0 Mux2~1 LEDOut[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { min_low_out[2] {} Mux2~0 {} Mux2~1 {} LEDOut[2] {} } { 0.000ns 1.192ns 0.377ns 0.000ns } { 0.000ns 0.624ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 140 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.363 ns" { clk clk2 clk2~clkctrl LEDOut[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.363 ns" { clk {} clk~combout {} clk2 {} clk2~clkctrl {} LEDOut[2] {} } { 0.000ns 0.000ns 0.440ns 12.359ns 0.818ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.411 ns" { clk key_en min_low_carryin min_low_carryin~clkctrl min_low_out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.411 ns" { clk {} clk~combout {} key_en {} min_low_carryin {} min_low_carryin~clkctrl {} min_low_out[2] {} } { 0.000ns 0.000ns 0.440ns 0.429ns 0.751ns 0.839ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { min_low_out[2] Mux2~0 Mux2~1 LEDOut[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { min_low_out[2] {} Mux2~0 {} Mux2~1 {} LEDOut[2] {} } { 0.000ns 1.192ns 0.377ns 0.000ns } { 0.000ns 0.624ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_low_min\[20\] min clk 5.150 ns register " "Info: tsu for register \"key_low_min\[20\]\" (data pin = \"min\", clock pin = \"clk\") is 5.150 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.963 ns + Longest pin register " "Info: + Longest pin to register delay is 7.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns min 1 PIN PIN_103 21 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 21; PIN Node = 'min'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { min } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.358 ns) + CELL(0.660 ns) 7.963 ns key_low_min\[20\] 2 REG LCFF_X21_Y11_N21 2 " "Info: 2: + IC(6.358 ns) + CELL(0.660 ns) = 7.963 ns; Loc. = LCFF_X21_Y11_N21; Fanout = 2; REG Node = 'key_low_min\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { min key_low_min[20] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.605 ns ( 20.16 % ) " "Info: Total cell delay = 1.605 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.358 ns ( 79.84 % ) " "Info: Total interconnect delay = 6.358 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { min key_low_min[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { min {} min~combout {} key_low_min[20] {} } { 0.000ns 0.000ns 6.358ns } { 0.000ns 0.945ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.773 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G7 112 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 112; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.773 ns key_low_min\[20\] 3 REG LCFF_X21_Y11_N21 2 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.773 ns; Loc. = LCFF_X21_Y11_N21; Fanout = 2; REG Node = 'key_low_min\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl key_low_min[20] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.05 % ) " "Info: Total cell delay = 1.776 ns ( 64.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 35.95 % ) " "Info: Total interconnect delay = 0.997 ns ( 35.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl key_low_min[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} key_low_min[20] {} } { 0.000ns 0.000ns 0.140ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { min key_low_min[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { min {} min~combout {} key_low_min[20] {} } { 0.000ns 0.000ns 6.358ns } { 0.000ns 0.945ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl key_low_min[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} key_low_min[20] {} } { 0.000ns 0.000ns 0.140ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out_data\[0\] LEDOut\[3\] 24.824 ns register " "Info: tco from clock \"clk\" to destination pin \"out_data\[0\]\" through register \"LEDOut\[3\]\" is 24.824 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.363 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.970 ns) 2.520 ns clk2 2 REG LCFF_X27_Y7_N31 2 " "Info: 2: + IC(0.440 ns) + CELL(0.970 ns) = 2.520 ns; Loc. = LCFF_X27_Y7_N31; Fanout = 2; REG Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { clk clk2 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.359 ns) + CELL(0.000 ns) 14.879 ns clk2~clkctrl 3 COMB CLKCTRL_G0 11 " "Info: 3: + IC(12.359 ns) + CELL(0.000 ns) = 14.879 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.359 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.666 ns) 16.363 ns LEDOut\[3\] 4 REG LCFF_X9_Y6_N25 8 " "Info: 4: + IC(0.818 ns) + CELL(0.666 ns) = 16.363 ns; Loc. = LCFF_X9_Y6_N25; Fanout = 8; REG Node = 'LEDOut\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { clk2~clkctrl LEDOut[3] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 16.78 % ) " "Info: Total cell delay = 2.746 ns ( 16.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.617 ns ( 83.22 % ) " "Info: Total interconnect delay = 13.617 ns ( 83.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.363 ns" { clk clk2 clk2~clkctrl LEDOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.363 ns" { clk {} clk~combout {} clk2 {} clk2~clkctrl {} LEDOut[3] {} } { 0.000ns 0.000ns 0.440ns 12.359ns 0.818ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.157 ns + Longest register pin " "Info: + Longest register to pin delay is 8.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDOut\[3\] 1 REG LCFF_X9_Y6_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y6_N25; Fanout = 8; REG Node = 'LEDOut\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDOut[3] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.650 ns) 1.827 ns WideOr7~0 2 COMB LCCOMB_X10_Y7_N10 1 " "Info: 2: + IC(1.177 ns) + CELL(0.650 ns) = 1.827 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'WideOr7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { LEDOut[3] WideOr7~0 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 2.875 ns WideOr7~1 3 COMB LCCOMB_X10_Y7_N28 1 " "Info: 3: + IC(0.397 ns) + CELL(0.651 ns) = 2.875 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 1; COMB Node = 'WideOr7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { WideOr7~0 WideOr7~1 } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(3.236 ns) 8.157 ns out_data\[0\] 4 PIN PIN_40 0 " "Info: 4: + IC(2.046 ns) + CELL(3.236 ns) = 8.157 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'out_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { WideOr7~1 out_data[0] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.537 ns ( 55.62 % ) " "Info: Total cell delay = 4.537 ns ( 55.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.620 ns ( 44.38 % ) " "Info: Total interconnect delay = 3.620 ns ( 44.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { LEDOut[3] WideOr7~0 WideOr7~1 out_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { LEDOut[3] {} WideOr7~0 {} WideOr7~1 {} out_data[0] {} } { 0.000ns 1.177ns 0.397ns 2.046ns } { 0.000ns 0.650ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.363 ns" { clk clk2 clk2~clkctrl LEDOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.363 ns" { clk {} clk~combout {} clk2 {} clk2~clkctrl {} LEDOut[3] {} } { 0.000ns 0.000ns 0.440ns 12.359ns 0.818ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { LEDOut[3] WideOr7~0 WideOr7~1 out_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { LEDOut[3] {} WideOr7~0 {} WideOr7~1 {} out_data[0] {} } { 0.000ns 1.177ns 0.397ns 2.046ns } { 0.000ns 0.650ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_low_en\[9\] en clk -3.735 ns register " "Info: th for register \"key_low_en\[9\]\" (data pin = \"en\", clock pin = \"clk\") is -3.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.777 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G7 112 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 112; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 2.777 ns key_low_en\[9\] 3 REG LCFF_X27_Y11_N31 2 " "Info: 3: + IC(0.861 ns) + CELL(0.666 ns) = 2.777 ns; Loc. = LCFF_X27_Y11_N31; Fanout = 2; REG Node = 'key_low_en\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk~clkctrl key_low_en[9] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.95 % ) " "Info: Total cell delay = 1.776 ns ( 63.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 36.05 % ) " "Info: Total interconnect delay = 1.001 ns ( 36.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~clkctrl key_low_en[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk {} clk~combout {} clk~clkctrl {} key_low_en[9] {} } { 0.000ns 0.000ns 0.140ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.818 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns en 1 PIN PIN_100 21 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 21; PIN Node = 'en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.213 ns) + CELL(0.660 ns) 6.818 ns key_low_en\[9\] 2 REG LCFF_X27_Y11_N31 2 " "Info: 2: + IC(5.213 ns) + CELL(0.660 ns) = 6.818 ns; Loc. = LCFF_X27_Y11_N31; Fanout = 2; REG Node = 'key_low_en\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { en key_low_en[9] } "NODE_NAME" } } { "Digital_Clock_2.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/Digital_Clock_2/Digital_Clock_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.605 ns ( 23.54 % ) " "Info: Total cell delay = 1.605 ns ( 23.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.213 ns ( 76.46 % ) " "Info: Total interconnect delay = 5.213 ns ( 76.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { en key_low_en[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { en {} en~combout {} key_low_en[9] {} } { 0.000ns 0.000ns 5.213ns } { 0.000ns 0.945ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~clkctrl key_low_en[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk {} clk~combout {} clk~clkctrl {} key_low_en[9] {} } { 0.000ns 0.000ns 0.140ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { en key_low_en[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { en {} en~combout {} key_low_en[9] {} } { 0.000ns 0.000ns 5.213ns } { 0.000ns 0.945ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 23:17:28 2017 " "Info: Processing ended: Tue May 09 23:17:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
