// Seed: 3525131001
module module_0 (
    module_0,
    id_1
);
  input wire id_2;
  inout wire id_1;
  integer id_3;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_1,
    id_5
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1'd0;
  wire id_7;
  always @(id_7)
    if (1) id_1[1 : 1] <= 1;
    else begin : LABEL_0
      assign id_3 = 1;
      if (id_3) begin : LABEL_0
        id_5 += 1'h0;
      end
    end
  module_0 modCall_1 (
      id_3,
      id_7
  );
  wire id_8;
endmodule
