
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003630                       # Number of seconds simulated (Second)
simTicks                                   3629716000                       # Number of ticks simulated (Tick)
finalTick                                  4619956000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     31.18                       # Real time elapsed on the host (Second)
hostTickRate                                116400285                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     12587020                       # Number of instructions simulated (Count)
simOps                                       13318112                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   403647                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     427092                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          7259432                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        11435082                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      245                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       11430874                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    214                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                43692                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             54358                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 100                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7238327                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.579215                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.382234                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4229354     58.43%     58.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    619689      8.56%     66.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    651499      9.00%     75.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    243850      3.37%     79.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    216397      2.99%     82.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    393729      5.44%     87.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    380452      5.26%     93.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    367164      5.07%     98.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    136193      1.88%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7238327                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     247      0.01%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                 768963     32.89%     32.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     32.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     32.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     32.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     32.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                459633     19.66%     52.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult               1092209     46.71%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  16378      0.70%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   776      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        35370      0.31%      0.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4699070     41.11%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           31      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            15      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     41.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      1703877     14.91%     56.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     56.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     56.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     56.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1703836     14.91%     71.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult      1704013     14.91%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1347606     11.79%     97.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       237056      2.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       11430874                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.574624                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2338206                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.204552                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 17662294                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5241187                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5202954                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 14776201                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 6237862                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         6207307                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5215180                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     8518530                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          11426783                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1345624                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4091                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                1860                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1582602                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          38785                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       236978                       # Number of stores executed (Count)
system.cpu.numRate                           1.574060                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             179                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21105                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10929630                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      11391653                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.664197                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.664197                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.505576                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.505576                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   10070586                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   6688543                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   11458742                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      110475                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     110556                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  12407175                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1340261                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        237557                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        86101                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1939                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   40805                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             39370                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2168                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                37703                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  202                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   37440                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.993024                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     370                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             562                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              545                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           79                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           40982                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              2523                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      7231334                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.575568                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.778039                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4518683     62.49%     62.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1084266     14.99%     77.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          156601      2.17%     79.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           62109      0.86%     80.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          207605      2.87%     83.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           72347      1.00%     84.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          180417      2.49%     86.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           59442      0.82%     87.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          889864     12.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      7231334                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10931435                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               11393458                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1561309                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1325041                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      37927                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          6201038                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     7915362                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        34920      0.31%      0.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4689982     41.16%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           28      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     41.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      1702400     14.94%     56.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     56.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     56.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     56.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1702410     14.94%     71.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult      1702400     14.94%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1325041     11.63%     97.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       236268      2.07%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     11393458                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        889864                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1415159                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1415159                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1415159                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1415159                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       117021                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          117021                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       117021                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         117021                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5997070000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5997070000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5997070000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5997070000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1532180                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1532180                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1532180                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1532180                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.076375                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.076375                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.076375                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.076375                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 51247.810222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 51247.810222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 51247.810222                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 51247.810222                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       255927                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           70                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         6062                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      42.218245                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           70                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        74567                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             74567                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        16535                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         16535                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        16535                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        16535                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       100486                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       100486                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       100486                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       100486                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   5411001500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   5411001500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   5411001500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   5411001500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.065584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.065584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.065584                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.065584                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 53848.312203                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 53848.312203                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 53848.312203                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 53848.312203                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 100488                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1178986                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1178986                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       116998                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        116998                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5994659000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5994659000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1295984                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1295984                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.090277                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.090277                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51237.277560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51237.277560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        16522                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        16522                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       100476                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       100476                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   5409837500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5409837500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.077529                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.077529                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 53842.086667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 53842.086667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       188000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       188000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        94000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        94000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       186000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       186000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        93000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        93000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       236173                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         236173                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           23                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           23                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      2411000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      2411000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       236196                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       236196                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000097                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000097                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 104826.086957                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 104826.086957                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           10                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           10                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1164000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1164000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000042                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000042                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data       116400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total       116400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1570323                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             101512                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              15.469334                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          911                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            6229496                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           6229496                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   448023                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5272636                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1163712                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                351296                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2660                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                37330                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    74                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               11446726                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   260                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             740724                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11026736                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       40805                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              37827                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6491664                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    5462                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  433                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2753                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    733749                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   198                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7238327                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.588712                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.088222                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5557562     76.78%     76.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    39449      0.55%     77.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   218710      3.02%     80.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2070      0.03%     80.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    39677      0.55%     80.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     3921      0.05%     80.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    85847      1.19%     82.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     5584      0.08%     82.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1285507     17.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7238327                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.005621                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.518953                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         733465                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            733465                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        733465                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           733465                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          284                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             284                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          284                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            284                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     22723999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     22723999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     22723999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     22723999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       733749                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        733749                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       733749                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       733749                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000387                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000387                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000387                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000387                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 80014.080986                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 80014.080986                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 80014.080986                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 80014.080986                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          168                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             84                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          229                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               229                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           55                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            55                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           55                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           55                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          229                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          229                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18416999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18416999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18416999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18416999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000312                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000312                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000312                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000312                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80423.576419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80423.576419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80423.576419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80423.576419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    229                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       733465                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          733465                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          284                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           284                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     22723999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     22723999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       733749                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       733749                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000387                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000387                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 80014.080986                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 80014.080986                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           55                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           55                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          229                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          229                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18416999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18416999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000312                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000312                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80423.576419                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80423.576419                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               814772                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                485                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1679.942268                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2935225                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2935225                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      2660                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1968590                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   282088                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               11437187                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   64                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1340261                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  237557                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   245                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     49095                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   223038                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1912                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          691                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 2603                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 11413120                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                11410261                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  10450846                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11267689                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.571784                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.927506                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       37874                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   15220                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  30                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1296                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   52                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   6047                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1325041                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.456399                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            39.850128                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1202449     90.75%     90.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  535      0.04%     90.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                50413      3.80%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 8585      0.65%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.00%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1827      0.14%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    4      0.00%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   29      0.00%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   10      0.00%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  4      0.00%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 17      0.00%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                482      0.04%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                391      0.03%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              28200      2.13%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              15385      1.16%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                942      0.07%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4052      0.31%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                278      0.02%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 98      0.01%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1606      0.12%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1110      0.08%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1160      0.09%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                489      0.04%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                324      0.02%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                713      0.05%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1295      0.10%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                694      0.05%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                431      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                385      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3131      0.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1325041                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2660                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   595132                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4124593                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9494                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1352378                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1154070                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               11441485                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 13171                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 946971                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 218908                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  51591                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            11310948                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    29588728                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 10086051                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  7022032                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              11262723                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    48238                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1947874                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         17774363                       # The number of ROB reads (Count)
system.cpu.rob.writes                        22875862                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10929630                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11391653                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     32                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  44388                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     44420                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    32                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 44388                       # number of overall hits (Count)
system.l2.overallHits::total                    44420                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  196                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                56100                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   56296                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 196                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               56100                       # number of overall misses (Count)
system.l2.overallMisses::total                  56296                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17726500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4778906500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4796633000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17726500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4778906500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4796633000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                228                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             100488                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                100716                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               228                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            100488                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               100716                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.859649                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.558276                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.558958                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.859649                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.558276                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.558958                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 90441.326531                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85185.499109                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85203.797783                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 90441.326531                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85185.499109                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85203.797783                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                51824                       # number of writebacks (Count)
system.l2.writebacks::total                     51824                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              196                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            56100                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               56296                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             196                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           56100                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              56296                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15766500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   4217906500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     4233673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15766500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   4217906500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    4233673000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.859649                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.558276                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.558958                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.859649                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.558276                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.558958                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 80441.326531                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75185.499109                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75203.797783                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 80441.326531                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75185.499109                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75203.797783                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          56534                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           53                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             53                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              32                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 32                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           196                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              196                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17726500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17726500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          228                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            228                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.859649                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.859649                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 90441.326531                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 90441.326531                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          196                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          196                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15766500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15766500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.859649                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.859649                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 80441.326531                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80441.326531                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               12                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  12                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1330500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1330500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data       110875                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total       110875                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           12                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              12                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1210500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1210500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data       100875                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total       100875                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          44388                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             44388                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        56088                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           56088                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   4777576000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   4777576000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       100476                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        100476                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.558223                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.558223                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85180.002853                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85180.002853                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        56088                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        56088                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   4216696000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   4216696000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.558223                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.558223                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75180.002853                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75180.002853                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          229                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              229                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          229                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          229                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        74567                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            74567                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        74567                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        74567                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       212488                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      60630                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.504668                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      52.088883                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       189.183184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3854.727933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.012717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.046187                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.941096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  215                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1218                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  966                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1697                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1667998                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1667998                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     51823.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       196.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     56079.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000081256500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3016                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3016                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              154661                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              48903                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       56296                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      51823                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     56296                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    51823                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 56296                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                51823                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   24667                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   16448                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   14267                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     886                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1010                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2018                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3074                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3054                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3058                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   4074                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3831                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3067                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3016                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.702586                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.670627                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     13.851597                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            589     19.53%     19.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          2373     78.68%     98.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            13      0.43%     98.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             5      0.17%     98.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79            14      0.46%     99.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             7      0.23%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            1      0.03%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            3      0.10%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            3      0.10%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.03%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      0.03%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            3      0.10%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3016                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3016                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.186008                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.130560                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.411943                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1494     49.54%     49.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              363     12.04%     61.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              572     18.97%     80.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              326     10.81%     91.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              233      7.73%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               17      0.56%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                3      0.10%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                7      0.23%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3016                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3602944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3316672                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              992624216.32987273                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              913755235.94683444                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3629779500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      33572.08                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      3589056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3317312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3455917.763263021130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 988798021.663402915001                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 913931558.281694769859                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          196                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        56100                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        51823                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7648500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1909217500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  89205927250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     39022.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34032.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1721357.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3590400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3602944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3316672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3316672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          196                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        56100                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           56296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        51823                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          51823                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3455918                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      989168299                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         992624216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3455918                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3455918                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    913755236                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        913755236                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    913755236                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3455918                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     989168299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1906379452                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                56275                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               51833                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         4163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         4111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         4211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3009                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               861709750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             281375000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1916866000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15312.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34062.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               51001                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              46305                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.63                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        10793                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   640.818308                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   485.780679                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   362.012586                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          836      7.75%      7.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1326     12.29%     20.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1116     10.34%     30.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          857      7.94%     38.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          801      7.42%     45.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          806      7.47%     53.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          586      5.43%     58.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          613      5.68%     64.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3852     35.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        10793                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3601600                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            3317312                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              992.253939                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              913.931558                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.89                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        39655560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        21050865                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      201205200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     135459000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 286422240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1427609460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    192040800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2303443125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   634.606984                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    485530000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    121160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3024138500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        37520700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        19912365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      200712540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     135109260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 286422240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1501958550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    129431040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2311066695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   636.707306                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    321208500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    121160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3188460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               56284                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         51823                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4413                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 12                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                12                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          56284                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       168828                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  168828                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      6919616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6919616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              56296                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    56296    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                56296                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           332846500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          295032250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         112532                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        56236                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             100705                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       126391                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          229                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            30631                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                12                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               12                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            229                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        100476                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          686                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       301464                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 302150                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11203520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                11232768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           56535                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3316800                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            157251                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002238                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.047260                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  156899     99.78%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     352      0.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              157251                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4619956000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          175513000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            343500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         150732000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        201434                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       100719                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             350                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          350                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
