<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___t_i_m_ex___master___mode___selection" xml:lang="en-US">
<title>TIMEx_Master_Mode_Selection</title>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___master___mode___selection_1ga32a8e436f2c0818a657b0d3fcf4e872d">TIM_TRGO_RESET</link>   ((uint32_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___master___mode___selection_1ga4ac300b0fd24d1e6532e5961680a39a9">TIM_TRGO_ENABLE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___master___mode___selection_1ga27521aebd507e562fe7fba6dfc639a67">TIM_TRGO_UPDATE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___master___mode___selection_1ga80aa9a9c41de509d99fc4cb492d6513f">TIM_TRGO_OC1</link>   ((<link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___master___mode___selection_1gaed715aa7ec4ad0f7f5d82dde6d964178">TIM_TRGO_OC1REF</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___master___mode___selection_1gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a">TIM_TRGO_OC2REF</link>   ((<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___master___mode___selection_1ga4bc4791f8b9560950d30078b96d08f55">TIM_TRGO_OC3REF</link>   ((<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___master___mode___selection_1ga7fe6228adec5d1b6f0a8ed8da111db4d">TIM_TRGO_OC4REF</link>   ((<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m_ex___master___mode___selection_1gadf4e4e0422bd9c108b184884781d2d46">IS_TIM_TRGO_SOURCE</link>(SOURCE)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___t_i_m_ex___master___mode___selection_1gadf4e4e0422bd9c108b184884781d2d46"/><section>
    <title>IS_TIM_TRGO_SOURCE</title>
<indexterm><primary>IS_TIM_TRGO_SOURCE</primary><secondary>TIMEx_Master_Mode_Selection</secondary></indexterm>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary><secondary>IS_TIM_TRGO_SOURCE</secondary></indexterm>
<para><computeroutput>#define IS_TIM_TRGO_SOURCE( SOURCE)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((SOURCE)&#32;==&#32;<link linkend="_group___t_i_m_ex___master___mode___selection_1ga32a8e436f2c0818a657b0d3fcf4e872d">TIM_TRGO_RESET</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((SOURCE)&#32;==&#32;<link linkend="_group___t_i_m_ex___master___mode___selection_1ga4ac300b0fd24d1e6532e5961680a39a9">TIM_TRGO_ENABLE</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((SOURCE)&#32;==&#32;<link linkend="_group___t_i_m_ex___master___mode___selection_1ga27521aebd507e562fe7fba6dfc639a67">TIM_TRGO_UPDATE</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((SOURCE)&#32;==&#32;<link linkend="_group___t_i_m_ex___master___mode___selection_1ga80aa9a9c41de509d99fc4cb492d6513f">TIM_TRGO_OC1</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((SOURCE)&#32;==&#32;<link linkend="_group___t_i_m_ex___master___mode___selection_1gaed715aa7ec4ad0f7f5d82dde6d964178">TIM_TRGO_OC1REF</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((SOURCE)&#32;==&#32;<link linkend="_group___t_i_m_ex___master___mode___selection_1gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a">TIM_TRGO_OC2REF</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((SOURCE)&#32;==&#32;<link linkend="_group___t_i_m_ex___master___mode___selection_1ga4bc4791f8b9560950d30078b96d08f55">TIM_TRGO_OC3REF</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((SOURCE)&#32;==&#32;<link linkend="_group___t_i_m_ex___master___mode___selection_1ga7fe6228adec5d1b6f0a8ed8da111db4d">TIM_TRGO_OC4REF</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00197">197</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___master___mode___selection_1ga4ac300b0fd24d1e6532e5961680a39a9"/><section>
    <title>TIM_TRGO_ENABLE</title>
<indexterm><primary>TIM_TRGO_ENABLE</primary><secondary>TIMEx_Master_Mode_Selection</secondary></indexterm>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary><secondary>TIM_TRGO_ENABLE</secondary></indexterm>
<para><computeroutput>#define TIM_TRGO_ENABLE   (<link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00189">189</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___master___mode___selection_1ga80aa9a9c41de509d99fc4cb492d6513f"/><section>
    <title>TIM_TRGO_OC1</title>
<indexterm><primary>TIM_TRGO_OC1</primary><secondary>TIMEx_Master_Mode_Selection</secondary></indexterm>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary><secondary>TIM_TRGO_OC1</secondary></indexterm>
<para><computeroutput>#define TIM_TRGO_OC1   ((<link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00191">191</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___master___mode___selection_1gaed715aa7ec4ad0f7f5d82dde6d964178"/><section>
    <title>TIM_TRGO_OC1REF</title>
<indexterm><primary>TIM_TRGO_OC1REF</primary><secondary>TIMEx_Master_Mode_Selection</secondary></indexterm>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary><secondary>TIM_TRGO_OC1REF</secondary></indexterm>
<para><computeroutput>#define TIM_TRGO_OC1REF   (<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00192">192</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___master___mode___selection_1gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a"/><section>
    <title>TIM_TRGO_OC2REF</title>
<indexterm><primary>TIM_TRGO_OC2REF</primary><secondary>TIMEx_Master_Mode_Selection</secondary></indexterm>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary><secondary>TIM_TRGO_OC2REF</secondary></indexterm>
<para><computeroutput>#define TIM_TRGO_OC2REF   ((<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00193">193</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___master___mode___selection_1ga4bc4791f8b9560950d30078b96d08f55"/><section>
    <title>TIM_TRGO_OC3REF</title>
<indexterm><primary>TIM_TRGO_OC3REF</primary><secondary>TIMEx_Master_Mode_Selection</secondary></indexterm>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary><secondary>TIM_TRGO_OC3REF</secondary></indexterm>
<para><computeroutput>#define TIM_TRGO_OC3REF   ((<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00194">194</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___master___mode___selection_1ga7fe6228adec5d1b6f0a8ed8da111db4d"/><section>
    <title>TIM_TRGO_OC4REF</title>
<indexterm><primary>TIM_TRGO_OC4REF</primary><secondary>TIMEx_Master_Mode_Selection</secondary></indexterm>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary><secondary>TIM_TRGO_OC4REF</secondary></indexterm>
<para><computeroutput>#define TIM_TRGO_OC4REF   ((<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00195">195</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___master___mode___selection_1ga32a8e436f2c0818a657b0d3fcf4e872d"/><section>
    <title>TIM_TRGO_RESET</title>
<indexterm><primary>TIM_TRGO_RESET</primary><secondary>TIMEx_Master_Mode_Selection</secondary></indexterm>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary><secondary>TIM_TRGO_RESET</secondary></indexterm>
<para><computeroutput>#define TIM_TRGO_RESET   ((uint32_t)0x0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00188">188</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m_ex___master___mode___selection_1ga27521aebd507e562fe7fba6dfc639a67"/><section>
    <title>TIM_TRGO_UPDATE</title>
<indexterm><primary>TIM_TRGO_UPDATE</primary><secondary>TIMEx_Master_Mode_Selection</secondary></indexterm>
<indexterm><primary>TIMEx_Master_Mode_Selection</primary><secondary>TIM_TRGO_UPDATE</secondary></indexterm>
<para><computeroutput>#define TIM_TRGO_UPDATE   (<link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim__ex_8h_source_1l00190">190</link> of file <link linkend="_stm32f4xx__hal__tim__ex_8h_source">stm32f4xx_hal_tim_ex.h</link>.</para>
</section>
</section>
</section>
