{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 00:00:08 2019 " "Info: Processing started: Sat Dec 21 00:00:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hmr_cpu -c hmr_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hmr_cpu -c hmr_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[0\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[0\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[13\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[13\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[8\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[8\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[14\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[14\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[7\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[7\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[5\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[5\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[6\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[6\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[1\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[1\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[4\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[4\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[12\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[12\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[11\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[11\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[10\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[10\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[9\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[9\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder_n_m:inst16\|ORDER\[15\] " "Warning: Node \"decoder_n_m:inst16\|ORDER\[15\]\" is a latch" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|CF " "Warning: Node \"ALU:inst\|CF\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "28 " "Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst\|CF~2 " "Info: Detected gated clock \"ALU:inst\|CF~2\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 11 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|CF~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|ORDER\[15\]~148 " "Info: Detected gated clock \"decoder_n_m:inst16\|ORDER\[15\]~148\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|ORDER\[15\]~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~15 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~15\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~8 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~8\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~7 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~7\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~6 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~6\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[2\] " "Info: Detected ripple clock \"IR:inst3\|Q\[2\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|ORDER\[13\]~144 " "Info: Detected gated clock \"decoder_n_m:inst16\|ORDER\[13\]~144\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|ORDER\[13\]~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|ORDER\[13\]~143 " "Info: Detected gated clock \"decoder_n_m:inst16\|ORDER\[13\]~143\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|ORDER\[13\]~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[0\] " "Info: Detected ripple clock \"IR:inst3\|Q\[0\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~3 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~3\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~19 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~19\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~16 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~16\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~6 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~6\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~4 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~4\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TYJCQ:inst2\|BO\[7\]~18 " "Info: Detected gated clock \"TYJCQ:inst2\|BO\[7\]~18\" as buffer" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TYJCQ:inst2\|BO\[7\]~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ztcx:inst7\|process_0~5 " "Info: Detected gated clock \"ztcx:inst7\|process_0~5\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ztcx:inst7\|process_0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~1 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~1\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[7\] " "Info: Detected ripple clock \"IR:inst3\|Q\[7\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~0 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~0\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~5 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~5\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|process_0~13 " "Info: Detected gated clock \"decoder_n_m:inst16\|process_0~13\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|process_0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[4\] " "Info: Detected ripple clock \"IR:inst3\|Q\[4\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[6\] " "Info: Detected ripple clock \"IR:inst3\|Q\[6\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[5\] " "Info: Detected ripple clock \"IR:inst3\|Q\[5\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_n_m:inst16\|Equal18~2 " "Info: Detected gated clock \"decoder_n_m:inst16\|Equal18~2\" as buffer" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_n_m:inst16\|Equal18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[3\] " "Info: Detected ripple clock \"IR:inst3\|Q\[3\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst3\|Q\[1\] " "Info: Detected ripple clock \"IR:inst3\|Q\[1\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst3\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register decoder_n_m:inst16\|ORDER\[12\] memory lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg2 26.65 MHz 37.518 ns Internal " "Info: Clock \"clk\" has Internal fmax of 26.65 MHz between source register \"decoder_n_m:inst16\|ORDER\[12\]\" and destination memory \"lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg2\" (period= 37.518 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.925 ns + Longest register memory " "Info: + Longest register to memory delay is 5.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder_n_m:inst16\|ORDER\[12\] 1 REG LC_X19_Y6_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y6_N7; Fanout = 2; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.590 ns) 1.054 ns ztcx:inst7\|ZF_EN~0 2 COMB LC_X19_Y6_N3 3 " "Info: 2: + IC(0.464 ns) + CELL(0.590 ns) = 1.054 ns; Loc. = LC_X19_Y6_N3; Fanout = 3; COMB Node = 'ztcx:inst7\|ZF_EN~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.350 ns ztcx:inst7\|TYJCQ_WE~9 3 COMB LC_X19_Y6_N4 3 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.350 ns; Loc. = LC_X19_Y6_N4; Fanout = 3; COMB Node = 'ztcx:inst7\|TYJCQ_WE~9'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.114 ns) 2.681 ns YWJCQ:inst8\|w\[7\]~24 4 COMB LC_X18_Y7_N4 9 " "Info: 4: + IC(1.217 ns) + CELL(0.114 ns) = 2.681 ns; Loc. = LC_X18_Y7_N4; Fanout = 9; COMB Node = 'YWJCQ:inst8\|w\[7\]~24'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { ztcx:inst7|TYJCQ_WE~9 YWJCQ:inst8|w[7]~24 } "NODE_NAME" } } { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.292 ns) 4.191 ns YWJCQ:inst8\|w\[5\]~44 5 COMB LC_X15_Y7_N7 7 " "Info: 5: + IC(1.218 ns) + CELL(0.292 ns) = 4.191 ns; Loc. = LC_X15_Y7_N7; Fanout = 7; COMB Node = 'YWJCQ:inst8\|w\[5\]~44'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { YWJCQ:inst8|w[7]~24 YWJCQ:inst8|w[5]~44 } "NODE_NAME" } } { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.356 ns) 5.925 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg2 6 MEM M4K_X13_Y7 1 " "Info: 6: + IC(1.378 ns) + CELL(0.356 ns) = 5.925 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg2'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { YWJCQ:inst8|w[5]~44 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 24.74 % ) " "Info: Total cell delay = 1.466 ns ( 24.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.459 ns ( 75.26 % ) " "Info: Total interconnect delay = 4.459 ns ( 75.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 YWJCQ:inst8|w[7]~24 YWJCQ:inst8|w[5]~44 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { decoder_n_m:inst16|ORDER[12] {} ztcx:inst7|ZF_EN~0 {} ztcx:inst7|TYJCQ_WE~9 {} YWJCQ:inst8|w[7]~24 {} YWJCQ:inst8|w[5]~44 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 {} } { 0.000ns 0.464ns 0.182ns 1.217ns 1.218ns 1.378ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.292ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.741 ns - Smallest " "Info: - Smallest clock skew is -12.741 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg2 2 MEM M4K_X13_Y7 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a7~porta_datain_reg2'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.534 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns IR:inst3\|Q\[6\] 2 REG LC_X20_Y9_N3 12 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X20_Y9_N3; Fanout = 12; REG Node = 'IR:inst3\|Q\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk IR:inst3|Q[6] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.442 ns) 4.610 ns decoder_n_m:inst16\|Equal18~2 3 COMB LC_X19_Y9_N7 12 " "Info: 3: + IC(1.162 ns) + CELL(0.442 ns) = 4.610 ns; Loc. = LC_X19_Y9_N7; Fanout = 12; COMB Node = 'decoder_n_m:inst16\|Equal18~2'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.590 ns) 6.361 ns ALU:inst\|T0\[7\]~98 4 COMB LC_X21_Y9_N4 1 " "Info: 4: + IC(1.161 ns) + CELL(0.590 ns) = 6.361 ns; Loc. = LC_X21_Y9_N4; Fanout = 1; COMB Node = 'ALU:inst\|T0\[7\]~98'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.292 ns) 7.904 ns decoder_n_m:inst16\|ORDER\[13\]~144 5 COMB LC_X18_Y9_N7 3 " "Info: 5: + IC(1.251 ns) + CELL(0.292 ns) = 7.904 ns; Loc. = LC_X18_Y9_N7; Fanout = 3; COMB Node = 'decoder_n_m:inst16\|ORDER\[13\]~144'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.292 ns) 9.445 ns decoder_n_m:inst16\|ORDER\[15\]~147 6 COMB LC_X17_Y6_N2 2 " "Info: 6: + IC(1.249 ns) + CELL(0.292 ns) = 9.445 ns; Loc. = LC_X17_Y6_N2; Fanout = 2; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~147'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 10.187 ns decoder_n_m:inst16\|ORDER\[15\]~129 7 COMB LC_X17_Y6_N7 14 " "Info: 7: + IC(0.450 ns) + CELL(0.292 ns) = 10.187 ns; Loc. = LC_X17_Y6_N7; Fanout = 14; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.233 ns) + CELL(0.114 ns) 15.534 ns decoder_n_m:inst16\|ORDER\[12\] 8 REG LC_X19_Y6_N7 2 " "Info: 8: + IC(5.233 ns) + CELL(0.114 ns) = 15.534 ns; Loc. = LC_X19_Y6_N7; Fanout = 2; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.426 ns ( 28.49 % ) " "Info: Total cell delay = 4.426 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.108 ns ( 71.51 % ) " "Info: Total interconnect delay = 11.108 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.534 ns" { clk IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.534 ns" { clk {} clk~out0 {} IR:inst3|Q[6] {} decoder_n_m:inst16|Equal18~2 {} ALU:inst|T0[7]~98 {} decoder_n_m:inst16|ORDER[13]~144 {} decoder_n_m:inst16|ORDER[15]~147 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.602ns 1.162ns 1.161ns 1.251ns 1.249ns 0.450ns 5.233ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.534 ns" { clk IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.534 ns" { clk {} clk~out0 {} IR:inst3|Q[6] {} decoder_n_m:inst16|Equal18~2 {} ALU:inst|T0[7]~98 {} decoder_n_m:inst16|ORDER[13]~144 {} decoder_n_m:inst16|ORDER[15]~147 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.602ns 1.162ns 1.161ns 1.251ns 1.249ns 0.450ns 5.233ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } } { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 183 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 YWJCQ:inst8|w[7]~24 YWJCQ:inst8|w[5]~44 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { decoder_n_m:inst16|ORDER[12] {} ztcx:inst7|ZF_EN~0 {} ztcx:inst7|TYJCQ_WE~9 {} YWJCQ:inst8|w[7]~24 {} YWJCQ:inst8|w[5]~44 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 {} } { 0.000ns 0.464ns 0.182ns 1.217ns 1.218ns 1.378ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.292ns 0.356ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a7~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.534 ns" { clk IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.534 ns" { clk {} clk~out0 {} IR:inst3|Q[6] {} decoder_n_m:inst16|Equal18~2 {} ALU:inst|T0[7]~98 {} decoder_n_m:inst16|ORDER[13]~144 {} decoder_n_m:inst16|ORDER[15]~147 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.602ns 1.162ns 1.161ns 1.251ns 1.249ns 0.450ns 5.233ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 95 " "Warning: Circuit may not operate. Detected 95 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IR:inst3\|Q\[0\] decoder_n_m:inst16\|ORDER\[0\] clk 10.072 ns " "Info: Found hold time violation between source  pin or register \"IR:inst3\|Q\[0\]\" and destination pin or register \"decoder_n_m:inst16\|ORDER\[0\]\" for clock \"clk\" (Hold time is 10.072 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.693 ns + Largest " "Info: + Largest clock skew is 12.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.475 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns IR:inst3\|Q\[6\] 2 REG LC_X20_Y9_N3 12 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X20_Y9_N3; Fanout = 12; REG Node = 'IR:inst3\|Q\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk IR:inst3|Q[6] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.442 ns) 4.610 ns decoder_n_m:inst16\|Equal18~2 3 COMB LC_X19_Y9_N7 12 " "Info: 3: + IC(1.162 ns) + CELL(0.442 ns) = 4.610 ns; Loc. = LC_X19_Y9_N7; Fanout = 12; COMB Node = 'decoder_n_m:inst16\|Equal18~2'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.590 ns) 6.361 ns ALU:inst\|T0\[7\]~98 4 COMB LC_X21_Y9_N4 1 " "Info: 4: + IC(1.161 ns) + CELL(0.590 ns) = 6.361 ns; Loc. = LC_X21_Y9_N4; Fanout = 1; COMB Node = 'ALU:inst\|T0\[7\]~98'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.292 ns) 7.904 ns decoder_n_m:inst16\|ORDER\[13\]~144 5 COMB LC_X18_Y9_N7 3 " "Info: 5: + IC(1.251 ns) + CELL(0.292 ns) = 7.904 ns; Loc. = LC_X18_Y9_N7; Fanout = 3; COMB Node = 'decoder_n_m:inst16\|ORDER\[13\]~144'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.292 ns) 9.445 ns decoder_n_m:inst16\|ORDER\[15\]~147 6 COMB LC_X17_Y6_N2 2 " "Info: 6: + IC(1.249 ns) + CELL(0.292 ns) = 9.445 ns; Loc. = LC_X17_Y6_N2; Fanout = 2; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~147'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 10.187 ns decoder_n_m:inst16\|ORDER\[15\]~129 7 COMB LC_X17_Y6_N7 14 " "Info: 7: + IC(0.450 ns) + CELL(0.292 ns) = 10.187 ns; Loc. = LC_X17_Y6_N7; Fanout = 14; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.174 ns) + CELL(0.114 ns) 15.475 ns decoder_n_m:inst16\|ORDER\[0\] 8 REG LC_X17_Y9_N2 1 " "Info: 8: + IC(5.174 ns) + CELL(0.114 ns) = 15.475 ns; Loc. = LC_X17_Y9_N2; Fanout = 1; REG Node = 'decoder_n_m:inst16\|ORDER\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.288 ns" { decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[0] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.426 ns ( 28.60 % ) " "Info: Total cell delay = 4.426 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.049 ns ( 71.40 % ) " "Info: Total interconnect delay = 11.049 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.475 ns" { clk IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.475 ns" { clk {} clk~out0 {} IR:inst3|Q[6] {} decoder_n_m:inst16|Equal18~2 {} ALU:inst|T0[7]~98 {} decoder_n_m:inst16|ORDER[13]~144 {} decoder_n_m:inst16|ORDER[15]~147 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[0] {} } { 0.000ns 0.000ns 0.602ns 1.162ns 1.161ns 1.251ns 1.249ns 0.450ns 5.174ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns IR:inst3\|Q\[0\] 2 REG LC_X19_Y9_N5 19 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y9_N5; Fanout = 19; REG Node = 'IR:inst3\|Q\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk IR:inst3|Q[0] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk IR:inst3|Q[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} IR:inst3|Q[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.475 ns" { clk IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.475 ns" { clk {} clk~out0 {} IR:inst3|Q[6] {} decoder_n_m:inst16|Equal18~2 {} ALU:inst|T0[7]~98 {} decoder_n_m:inst16|ORDER[13]~144 {} decoder_n_m:inst16|ORDER[15]~147 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[0] {} } { 0.000ns 0.000ns 0.602ns 1.162ns 1.161ns 1.251ns 1.249ns 0.450ns 5.174ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk IR:inst3|Q[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} IR:inst3|Q[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.397 ns - Shortest register register " "Info: - Shortest register to register delay is 2.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst3\|Q\[0\] 1 REG LC_X19_Y9_N5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y9_N5; Fanout = 19; REG Node = 'IR:inst3\|Q\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst3|Q[0] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.114 ns) 1.361 ns decoder_n_m:inst16\|process_0~15 2 COMB LC_X17_Y9_N1 2 " "Info: 2: + IC(1.247 ns) + CELL(0.114 ns) = 1.361 ns; Loc. = LC_X17_Y9_N1; Fanout = 2; COMB Node = 'decoder_n_m:inst16\|process_0~15'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { IR:inst3|Q[0] decoder_n_m:inst16|process_0~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.590 ns) 2.397 ns decoder_n_m:inst16\|ORDER\[0\] 3 REG LC_X17_Y9_N2 1 " "Info: 3: + IC(0.446 ns) + CELL(0.590 ns) = 2.397 ns; Loc. = LC_X17_Y9_N2; Fanout = 1; REG Node = 'decoder_n_m:inst16\|ORDER\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { decoder_n_m:inst16|process_0~15 decoder_n_m:inst16|ORDER[0] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.704 ns ( 29.37 % ) " "Info: Total cell delay = 0.704 ns ( 29.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.693 ns ( 70.63 % ) " "Info: Total interconnect delay = 1.693 ns ( 70.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { IR:inst3|Q[0] decoder_n_m:inst16|process_0~15 decoder_n_m:inst16|ORDER[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { IR:inst3|Q[0] {} decoder_n_m:inst16|process_0~15 {} decoder_n_m:inst16|ORDER[0] {} } { 0.000ns 1.247ns 0.446ns } { 0.000ns 0.114ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.475 ns" { clk IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.475 ns" { clk {} clk~out0 {} IR:inst3|Q[6] {} decoder_n_m:inst16|Equal18~2 {} ALU:inst|T0[7]~98 {} decoder_n_m:inst16|ORDER[13]~144 {} decoder_n_m:inst16|ORDER[15]~147 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[0] {} } { 0.000ns 0.000ns 0.602ns 1.162ns 1.161ns 1.251ns 1.249ns 0.450ns 5.174ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk IR:inst3|Q[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} IR:inst3|Q[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { IR:inst3|Q[0] decoder_n_m:inst16|process_0~15 decoder_n_m:inst16|ORDER[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { IR:inst3|Q[0] {} decoder_n_m:inst16|process_0~15 {} decoder_n_m:inst16|ORDER[0] {} } { 0.000ns 1.247ns 0.446ns } { 0.000ns 0.114ns 0.590ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk YWJCQ\[3\] decoder_n_m:inst16\|ORDER\[12\] 25.152 ns register " "Info: tco from clock \"clk\" to destination pin \"YWJCQ\[3\]\" through register \"decoder_n_m:inst16\|ORDER\[12\]\" is 25.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.534 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 15.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns IR:inst3\|Q\[6\] 2 REG LC_X20_Y9_N3 12 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X20_Y9_N3; Fanout = 12; REG Node = 'IR:inst3\|Q\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk IR:inst3|Q[6] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.442 ns) 4.610 ns decoder_n_m:inst16\|Equal18~2 3 COMB LC_X19_Y9_N7 12 " "Info: 3: + IC(1.162 ns) + CELL(0.442 ns) = 4.610 ns; Loc. = LC_X19_Y9_N7; Fanout = 12; COMB Node = 'decoder_n_m:inst16\|Equal18~2'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.590 ns) 6.361 ns ALU:inst\|T0\[7\]~98 4 COMB LC_X21_Y9_N4 1 " "Info: 4: + IC(1.161 ns) + CELL(0.590 ns) = 6.361 ns; Loc. = LC_X21_Y9_N4; Fanout = 1; COMB Node = 'ALU:inst\|T0\[7\]~98'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.292 ns) 7.904 ns decoder_n_m:inst16\|ORDER\[13\]~144 5 COMB LC_X18_Y9_N7 3 " "Info: 5: + IC(1.251 ns) + CELL(0.292 ns) = 7.904 ns; Loc. = LC_X18_Y9_N7; Fanout = 3; COMB Node = 'decoder_n_m:inst16\|ORDER\[13\]~144'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.292 ns) 9.445 ns decoder_n_m:inst16\|ORDER\[15\]~147 6 COMB LC_X17_Y6_N2 2 " "Info: 6: + IC(1.249 ns) + CELL(0.292 ns) = 9.445 ns; Loc. = LC_X17_Y6_N2; Fanout = 2; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~147'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 10.187 ns decoder_n_m:inst16\|ORDER\[15\]~129 7 COMB LC_X17_Y6_N7 14 " "Info: 7: + IC(0.450 ns) + CELL(0.292 ns) = 10.187 ns; Loc. = LC_X17_Y6_N7; Fanout = 14; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.233 ns) + CELL(0.114 ns) 15.534 ns decoder_n_m:inst16\|ORDER\[12\] 8 REG LC_X19_Y6_N7 2 " "Info: 8: + IC(5.233 ns) + CELL(0.114 ns) = 15.534 ns; Loc. = LC_X19_Y6_N7; Fanout = 2; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.426 ns ( 28.49 % ) " "Info: Total cell delay = 4.426 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.108 ns ( 71.51 % ) " "Info: Total interconnect delay = 11.108 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.534 ns" { clk IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.534 ns" { clk {} clk~out0 {} IR:inst3|Q[6] {} decoder_n_m:inst16|Equal18~2 {} ALU:inst|T0[7]~98 {} decoder_n_m:inst16|ORDER[13]~144 {} decoder_n_m:inst16|ORDER[15]~147 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.602ns 1.162ns 1.161ns 1.251ns 1.249ns 0.450ns 5.233ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.618 ns + Longest register pin " "Info: + Longest register to pin delay is 9.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder_n_m:inst16\|ORDER\[12\] 1 REG LC_X19_Y6_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y6_N7; Fanout = 2; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.590 ns) 1.054 ns ztcx:inst7\|ZF_EN~0 2 COMB LC_X19_Y6_N3 3 " "Info: 2: + IC(0.464 ns) + CELL(0.590 ns) = 1.054 ns; Loc. = LC_X19_Y6_N3; Fanout = 3; COMB Node = 'ztcx:inst7\|ZF_EN~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.350 ns ztcx:inst7\|TYJCQ_WE~9 3 COMB LC_X19_Y6_N4 3 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.350 ns; Loc. = LC_X19_Y6_N4; Fanout = 3; COMB Node = 'ztcx:inst7\|TYJCQ_WE~9'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.114 ns) 2.681 ns YWJCQ:inst8\|w\[7\]~24 4 COMB LC_X18_Y7_N4 9 " "Info: 4: + IC(1.217 ns) + CELL(0.114 ns) = 2.681 ns; Loc. = LC_X18_Y7_N4; Fanout = 9; COMB Node = 'YWJCQ:inst8\|w\[7\]~24'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { ztcx:inst7|TYJCQ_WE~9 YWJCQ:inst8|w[7]~24 } "NODE_NAME" } } { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.114 ns) 4.456 ns YWJCQ:inst8\|w\[3\]~50 5 COMB LC_X12_Y7_N7 7 " "Info: 5: + IC(1.661 ns) + CELL(0.114 ns) = 4.456 ns; Loc. = LC_X12_Y7_N7; Fanout = 7; COMB Node = 'YWJCQ:inst8\|w\[3\]~50'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { YWJCQ:inst8|w[7]~24 YWJCQ:inst8|w[3]~50 } "NODE_NAME" } } { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.038 ns) + CELL(2.124 ns) 9.618 ns YWJCQ\[3\] 6 PIN PIN_68 0 " "Info: 6: + IC(3.038 ns) + CELL(2.124 ns) = 9.618 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'YWJCQ\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { YWJCQ:inst8|w[3]~50 YWJCQ[3] } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 31.77 % ) " "Info: Total cell delay = 3.056 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.562 ns ( 68.23 % ) " "Info: Total interconnect delay = 6.562 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.618 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 YWJCQ:inst8|w[7]~24 YWJCQ:inst8|w[3]~50 YWJCQ[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.618 ns" { decoder_n_m:inst16|ORDER[12] {} ztcx:inst7|ZF_EN~0 {} ztcx:inst7|TYJCQ_WE~9 {} YWJCQ:inst8|w[7]~24 {} YWJCQ:inst8|w[3]~50 {} YWJCQ[3] {} } { 0.000ns 0.464ns 0.182ns 1.217ns 1.661ns 3.038ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.534 ns" { clk IR:inst3|Q[6] decoder_n_m:inst16|Equal18~2 ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.534 ns" { clk {} clk~out0 {} IR:inst3|Q[6] {} decoder_n_m:inst16|Equal18~2 {} ALU:inst|T0[7]~98 {} decoder_n_m:inst16|ORDER[13]~144 {} decoder_n_m:inst16|ORDER[15]~147 {} decoder_n_m:inst16|ORDER[15]~129 {} decoder_n_m:inst16|ORDER[12] {} } { 0.000ns 0.000ns 0.602ns 1.162ns 1.161ns 1.251ns 1.249ns 0.450ns 5.233ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.618 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 YWJCQ:inst8|w[7]~24 YWJCQ:inst8|w[3]~50 YWJCQ[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.618 ns" { decoder_n_m:inst16|ORDER[12] {} ztcx:inst7|ZF_EN~0 {} ztcx:inst7|TYJCQ_WE~9 {} YWJCQ:inst8|w[7]~24 {} YWJCQ:inst8|w[3]~50 {} YWJCQ[3] {} } { 0.000ns 0.464ns 0.182ns 1.217ns 1.661ns 3.038ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 00:00:08 2019 " "Info: Processing ended: Sat Dec 21 00:00:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
