v 4
file . "tb_as_ram.vhdl" "bfefe731229ad8ce9415f071d736bf321b0ab039" "20251204140232.254":
  entity tb_as_ram at 1( 0) + 0 on 17;
  architecture tb_behavior of tb_as_ram at 9( 126) + 0 on 18;
file . "as_ram.vhdl" "e61914ede17a4442643cec3125cc14b0c8fefd70" "20251204140232.250":
  entity as_ram at 2( 42) + 0 on 15;
  architecture behavior of as_ram at 16( 325) + 0 on 16;
