//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_86
.address_size 64

	// .globl	triton_mm               // -- Begin function triton_mm
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_mm
.visible .entry triton_mm(
	.param .u64 .ptr .global .align 1 triton_mm_param_0,
	.param .u64 .ptr .global .align 1 triton_mm_param_1,
	.param .u64 .ptr .global .align 1 triton_mm_param_2,
	.param .u64 .ptr .global .align 1 triton_mm_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<47>;
	.reg .b32 	%r<332>;
	.reg .f32 	%f<226>;
	.reg .b64 	%rd<66>;
	.loc	1 17 0                          // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:17:0
$L__func_begin0:
	.loc	1 17 0                          // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:17:0

// %bb.0:
	ld.param.u64 	%rd12, [triton_mm_param_2];
	ld.param.u64 	%rd23, [triton_mm_param_0];
	ld.param.u64 	%rd24, [triton_mm_param_1];
$L__tmp0:
	.loc	1 40 24                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:40:24
	mov.u32 	%r39, %ctaid.x;
	.loc	1 46 22                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:46:22
	mul.hi.s32 	%r40, %r39, 715827883;
	shr.u32 	%r41, %r40, 31;
	shr.s32 	%r42, %r40, 3;
	add.s32 	%r43, %r42, %r41;
	.loc	1 47 41                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:47:41
	shl.b32 	%r44, %r43, 3;
	.loc	1 47 30                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:47:30
	sub.s32 	%r45, 2, %r44;
	.loc	1 47 50                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:47:50
	min.s32 	%r46, %r45, 8;
	.loc	1 48 40                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:48:40
	rem.s32 	%r47, %r39, %r46;
	.loc	1 48 34                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:48:34
	add.s32 	%r48, %r47, %r44;
	.loc	1 49 19                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:49:19
	mul.lo.s32 	%r49, %r43, 48;
	sub.s32 	%r50, %r39, %r49;
	.loc	1 49 30                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:49:30
	div.s32 	%r51, %r50, %r46;
	.loc	1 51 17                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:51:17
	shl.b32 	%r1, %r48, 6;
	.loc	1 51 40                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:51:40
	mov.u32 	%r2, %tid.x;
	and.b32  	%r3, %r2, 16;
	shr.u32 	%r52, %r2, 2;
	and.b32  	%r4, %r2, 128;
	shr.u32 	%r53, %r4, 2;
	bfe.u32 	%r54, %r2, 2, 5;
	or.b32  	%r55, %r54, %r53;
	.loc	1 51 27                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:51:27
	or.b32  	%r56, %r1, %r55;
	.loc	1 52 17                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:52:17
	shl.b32 	%r5, %r51, 7;
	.loc	1 52 40                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:52:40
	shl.b32 	%r6, %r2, 3;
	and.b32  	%r57, %r6, 24;
	.loc	1 52 27                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:52:27
	or.b32  	%r58, %r5, %r55;
	.loc	1 54 57                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:54:57
	mul.hi.s32 	%r59, %r56, 892460737;
	shr.u32 	%r60, %r59, 31;
	shr.u32 	%r61, %r59, 4;
	add.s32 	%r62, %r61, %r60;
	mul.lo.s32 	%r63, %r62, 77;
	sub.s32 	%r64, %r56, %r63;
	.loc	1 58 57                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:58:57
	cvt.u16.u32 	%rs1, %r58;
	mul.hi.s16 	%rs2, %rs1, 10923;
	shr.u16 	%rs3, %rs2, 15;
	shr.u16 	%rs4, %rs2, 7;
	add.s16 	%rs5, %rs4, %rs3;
	mul.lo.s16 	%rs6, %rs5, 768;
	sub.s16 	%rs7, %rs1, %rs6;
	or.b16  	%rs8, %rs1, 64;
	mul.hi.s16 	%rs9, %rs8, 10923;
	shr.u16 	%rs10, %rs9, 15;
	shr.u16 	%rs11, %rs9, 7;
	add.s16 	%rs12, %rs11, %rs10;
	mul.lo.s16 	%rs13, %rs12, 768;
	sub.s16 	%rs14, %rs8, %rs13;
	.loc	1 71 29                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:71:29
	mul.lo.s32 	%r65, %r64, 768;
	.loc	1 77 54                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:54
	mul.wide.s16 	%r66, %rs7, 768;
	mul.wide.s16 	%r67, %rs14, 768;
	.loc	1 71 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:71:25
	or.b32  	%r68, %r65, %r57;
	.loc	1 72 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:72:25
	mul.wide.s32 	%rd25, %r68, 2;
	add.s64 	%rd13, %rd23, %rd25;
	.loc	1 72 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:72:20
	xor.b32  	%r69, %r6, %r2;
	and.b32  	%r70, %r69, 24;
	shl.b32 	%r71, %r55, 5;
	or.b32  	%r7, %r71, %r70;
	shl.b32 	%r72, %r7, 1;
	mov.u32 	%r73, global_smem;
	add.s32 	%r21, %r73, %r72;
	add.s32 	%r19, %r21, 24576;
	mov.b32 	%r20, 16;
	// begin inline asm
	cp.async.cg.shared.global [ %r19 + 0 ], [ %rd13 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 50                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:50
	or.b32  	%r74, %r66, %r57;
	or.b32  	%r75, %r67, %r57;
	.loc	1 77 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:25
	mul.wide.s32 	%rd26, %r74, 2;
	add.s64 	%rd14, %rd24, %rd26;
	mul.wide.s32 	%rd27, %r75, 2;
	add.s64 	%rd15, %rd24, %rd27;
	.loc	1 77 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:20
	add.s32 	%r23, %r21, 4096;
	// begin inline asm
	cp.async.cg.shared.global [ %r21 + 0 ], [ %rd14 + 0 ], 0x10, %r20;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r23 + 0 ], [ %rd15 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 72 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:72:25
	cvt.s64.s32 	%rd28, %r65;
	cvt.u64.u32 	%rd29, %r57;
	or.b64  	%rd30, %rd28, %rd29;
	shl.b64 	%rd31, %rd30, 1;
	add.s64 	%rd32, %rd23, %rd31;
	add.s64 	%rd16, %rd32, 64;
	.loc	1 72 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:72:20
	bar.sync 	0;
	add.s32 	%r25, %r21, 28672;
	// begin inline asm
	cp.async.cg.shared.global [ %r25 + 0 ], [ %rd16 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:25
	cvt.s64.s32 	%rd33, %r66;
	or.b64  	%rd34, %rd33, %rd29;
	shl.b64 	%rd35, %rd34, 1;
	add.s64 	%rd36, %rd24, %rd35;
	add.s64 	%rd17, %rd36, 64;
	cvt.s64.s32 	%rd37, %r67;
	or.b64  	%rd38, %rd37, %rd29;
	shl.b64 	%rd39, %rd38, 1;
	add.s64 	%rd40, %rd24, %rd39;
	add.s64 	%rd18, %rd40, 64;
	.loc	1 77 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:20
	add.s32 	%r27, %r21, 8192;
	add.s32 	%r29, %r21, 12288;
	// begin inline asm
	cp.async.cg.shared.global [ %r27 + 0 ], [ %rd17 + 0 ], 0x10, %r20;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r29 + 0 ], [ %rd18 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 72 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:72:25
	add.s64 	%rd19, %rd32, 128;
	.loc	1 72 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:72:20
	bar.sync 	0;
	add.s32 	%r31, %r21, 32768;
	// begin inline asm
	cp.async.cg.shared.global [ %r31 + 0 ], [ %rd19 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:25
	add.s64 	%rd20, %rd36, 128;
	add.s64 	%rd21, %rd40, 128;
	.loc	1 77 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:20
	add.s32 	%r33, %r21, 16384;
	add.s32 	%r35, %r21, 20480;
	// begin inline asm
	cp.async.cg.shared.global [ %r33 + 0 ], [ %rd20 + 0 ], 0x10, %r20;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r35 + 0 ], [ %rd21 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	shl.b32 	%r76, %r2, 2;
	and.b32  	%r77, %r76, 8;
	and.b32  	%r78, %r76, 16;
	and.b32  	%r79, %r76, 24;
	and.b32  	%r80, %r2, 7;
	.loc	1 64 26                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:64:26
	and.b32  	%r81, %r2, 15;
	shr.u32 	%r82, %r3, 1;
	xor.b32  	%r83, %r79, %r82;
	shr.u32 	%r84, %r4, 3;
	or.b32  	%r85, %r84, %r81;
	shl.b32 	%r86, %r85, 5;
	or.b32  	%r9, %r83, %r86;
	or.b32  	%r87, %r77, 16;
	or.b32  	%r88, %r82, %r78;
	xor.b32  	%r89, %r88, %r87;
	or.b32  	%r10, %r89, %r86;
	or.b32  	%r90, %r86, 1024;
	or.b32  	%r11, %r90, %r83;
	or.b32  	%r12, %r89, %r90;
	xor.b32  	%r91, %r76, %r2;
	and.b32  	%r92, %r91, 24;
	and.b32  	%r13, %r52, 24;
	or.b32  	%r93, %r13, %r80;
	shl.b32 	%r94, %r93, 5;
	or.b32  	%r14, %r94, %r92;
	and.b32  	%r95, %r2, 3;
	mul.wide.u32 	%rd41, %r95, 16;
	mul.wide.s32 	%rd42, %r67, 2;
	or.b64  	%rd43, %rd41, %rd42;
	add.s64 	%rd44, %rd43, %rd24;
	add.s64 	%rd64, %rd44, 192;
	mul.wide.s32 	%rd45, %r66, 2;
	or.b64  	%rd46, %rd41, %rd45;
	add.s64 	%rd47, %rd46, %rd24;
	add.s64 	%rd63, %rd47, 192;
	mul.wide.s32 	%rd48, %r65, 2;
	or.b64  	%rd49, %rd41, %rd48;
	add.s64 	%rd50, %rd49, %rd23;
	add.s64 	%rd62, %rd50, 192;
	mov.f32 	%f194, 0f00000000;
	mov.b32 	%r331, 2;
	mov.b32 	%r330, -1;
	mov.b64 	%rd65, 0;
	shl.b32 	%r243, %r9, 1;
	shl.b32 	%r244, %r10, 1;
	shl.b32 	%r245, %r11, 1;
	shl.b32 	%r246, %r12, 1;
	shl.b32 	%r249, %r14, 1;
	mov.f32 	%f195, %f194;
	mov.f32 	%f196, %f194;
	mov.f32 	%f197, %f194;
	mov.f32 	%f198, %f194;
	mov.f32 	%f199, %f194;
	mov.f32 	%f200, %f194;
	mov.f32 	%f201, %f194;
	mov.f32 	%f202, %f194;
	mov.f32 	%f203, %f194;
	mov.f32 	%f204, %f194;
	mov.f32 	%f205, %f194;
	mov.f32 	%f206, %f194;
	mov.f32 	%f207, %f194;
	mov.f32 	%f208, %f194;
	mov.f32 	%f209, %f194;
	mov.f32 	%f210, %f194;
	mov.f32 	%f211, %f194;
	mov.f32 	%f212, %f194;
	mov.f32 	%f213, %f194;
	mov.f32 	%f214, %f194;
	mov.f32 	%f215, %f194;
	mov.f32 	%f216, %f194;
	mov.f32 	%f217, %f194;
	mov.f32 	%f218, %f194;
	mov.f32 	%f219, %f194;
	mov.f32 	%f220, %f194;
	mov.f32 	%f221, %f194;
	mov.f32 	%f222, %f194;
	mov.f32 	%f223, %f194;
	mov.f32 	%f224, %f194;
	mov.f32 	%f225, %f194;
$L__BB0_1:                              // =>This Inner Loop Header: Depth=1
	setp.lt.u64 	%p1, %rd65, 21;
	add.s32 	%r238, %r330, 1;
	setp.lt.s32 	%p2, %r238, 3;
	selp.b32 	%r330, %r238, 0, %p2;
	.loc	1 72 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:72:20
	cp.async.wait_group 4;
	bar.sync 	0;
	shl.b32 	%r239, %r330, 12;
	add.s32 	%r241, %r73, %r239;
	add.s32 	%r242, %r241, 24576;
	add.s32 	%r100, %r242, %r243;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r136, %r137, %r138, %r139}, [%r100];
	// end inline asm
	add.s32 	%r105, %r242, %r244;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r184, %r185, %r186, %r187}, [%r105];
	// end inline asm
	add.s32 	%r110, %r242, %r245;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r160, %r161, %r162, %r163}, [%r110];
	// end inline asm
	add.s32 	%r115, %r242, %r246;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r208, %r209, %r210, %r211}, [%r115];
	// end inline asm
	.loc	1 77 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:20
	shl.b32 	%r247, %r330, 13;
	add.s32 	%r248, %r73, %r247;
	add.s32 	%r120, %r248, %r249;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r140, %r141, %r188, %r189}, [%r120];
	// end inline asm
	add.s32 	%r125, %r120, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r146, %r147, %r194, %r195}, [%r125];
	// end inline asm
	add.s32 	%r130, %r120, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r152, %r153, %r200, %r201}, [%r130];
	// end inline asm
	add.s32 	%r135, %r120, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r158, %r159, %r206, %r207}, [%r135];
	// end inline asm
	.loc	1 78 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:78:25
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f194, %f195, %f196, %f197 }, { %r136, %r137, %r138, %r139 }, { %r140, %r141 }, { %f194, %f195, %f196, %f197 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f198, %f199, %f200, %f201 }, { %r136, %r137, %r138, %r139 }, { %r146, %r147 }, { %f198, %f199, %f200, %f201 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f202, %f203, %f204, %f205 }, { %r136, %r137, %r138, %r139 }, { %r152, %r153 }, { %f202, %f203, %f204, %f205 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f206, %f207, %f208, %f209 }, { %r136, %r137, %r138, %r139 }, { %r158, %r159 }, { %f206, %f207, %f208, %f209 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f210, %f211, %f212, %f213 }, { %r160, %r161, %r162, %r163 }, { %r140, %r141 }, { %f210, %f211, %f212, %f213 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f214, %f215, %f216, %f217 }, { %r160, %r161, %r162, %r163 }, { %r146, %r147 }, { %f214, %f215, %f216, %f217 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f218, %f219, %f220, %f221 }, { %r160, %r161, %r162, %r163 }, { %r152, %r153 }, { %f218, %f219, %f220, %f221 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f222, %f223, %f224, %f225 }, { %r160, %r161, %r162, %r163 }, { %r158, %r159 }, { %f222, %f223, %f224, %f225 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f194, %f195, %f196, %f197 }, { %r184, %r185, %r186, %r187 }, { %r188, %r189 }, { %f194, %f195, %f196, %f197 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f198, %f199, %f200, %f201 }, { %r184, %r185, %r186, %r187 }, { %r194, %r195 }, { %f198, %f199, %f200, %f201 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f202, %f203, %f204, %f205 }, { %r184, %r185, %r186, %r187 }, { %r200, %r201 }, { %f202, %f203, %f204, %f205 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f206, %f207, %f208, %f209 }, { %r184, %r185, %r186, %r187 }, { %r206, %r207 }, { %f206, %f207, %f208, %f209 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f210, %f211, %f212, %f213 }, { %r208, %r209, %r210, %r211 }, { %r188, %r189 }, { %f210, %f211, %f212, %f213 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f214, %f215, %f216, %f217 }, { %r208, %r209, %r210, %r211 }, { %r194, %r195 }, { %f214, %f215, %f216, %f217 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f218, %f219, %f220, %f221 }, { %r208, %r209, %r210, %r211 }, { %r200, %r201 }, { %f218, %f219, %f220, %f221 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f222, %f223, %f224, %f225 }, { %r208, %r209, %r210, %r211 }, { %r206, %r207 }, { %f222, %f223, %f224, %f225 };
	// end inline asm
	.loc	1 64 26                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:64:26
	add.s32 	%r250, %r331, 1;
	setp.lt.s32 	%p3, %r250, 3;
	selp.b32 	%r331, %r250, 0, %p3;
	.loc	1 72 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:72:20
	bar.sync 	0;
	shl.b32 	%r251, %r331, 12;
	add.s32 	%r232, %r19, %r251;
	selp.b32 	%r233, 16, 0, %p1;
	// begin inline asm
	cp.async.cg.shared.global [ %r232 + 0 ], [ %rd62 + 0 ], 0x10, %r233;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:77:20
	shl.b32 	%r252, %r331, 13;
	add.s32 	%r253, %r73, %r252;
	add.s32 	%r234, %r253, %r72;
	add.s32 	%r236, %r234, 4096;
	// begin inline asm
	cp.async.cg.shared.global [ %r234 + 0 ], [ %rd63 + 0 ], 0x10, %r233;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r236 + 0 ], [ %rd64 + 0 ], 0x10, %r233;
	// end inline asm
	cp.async.commit_group;
	.loc	1 64 26                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:64:26
	add.s64 	%rd65, %rd65, 1;
	add.s64 	%rd64, %rd64, 64;
	add.s64 	%rd63, %rd63, 64;
	add.s64 	%rd62, %rd62, 64;
	setp.ne.s64 	%p4, %rd65, 24;
	@%p4 bra 	$L__BB0_1;
// %bb.2:
	.loc	1 52 40                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:52:40
	and.b32  	%r287, %r6, 120;
	.loc	1 52 27                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:52:27
	or.b32  	%r288, %r5, %r287;
	.loc	1 51 40                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:51:40
	bfe.u32 	%r289, %r2, 4, 4;
	.loc	1 51 27                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:51:27
	or.b32  	%r290, %r289, %r1;
	or.b32  	%r291, %r290, 48;
	or.b32  	%r292, %r290, 32;
	or.b32  	%r293, %r290, 16;
	.loc	1 64 26                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:64:26
	cp.async.wait_group 0;
	bar.sync 	0;
	.loc	1 85 20                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:85:20
	setp.lt.s32 	%p25, %r290, 77;
	setp.lt.s32 	%p26, %r293, 77;
	setp.lt.s32 	%p27, %r292, 77;
	setp.lt.s32 	%p28, %r291, 77;
	.loc	1 85 34                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:85:34
	setp.lt.s32 	%p29, %r288, 768;
	.loc	1 85 26                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:85:26
	and.pred  	%p21, %p25, %p29;
	and.pred  	%p22, %p26, %p29;
	and.pred  	%p23, %p27, %p29;
	and.pred  	%p24, %p28, %p29;
	.loc	1 88 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:88:25
	mad.lo.s32 	%r294, %r290, 768, %r288;
	add.s32 	%r295, %r294, 12288;
	add.s32 	%r296, %r294, 24576;
	.loc	1 88 21                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:88:21
	add.s32 	%r297, %r294, 36864;
	.loc	1 89 25                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:89:25
	mul.wide.s32 	%rd58, %r294, 2;
	add.s64 	%rd54, %rd12, %rd58;
	mul.wide.s32 	%rd59, %r295, 2;
	add.s64 	%rd55, %rd12, %rd59;
	mul.wide.s32 	%rd60, %r296, 2;
	add.s64 	%rd56, %rd12, %rd60;
	mul.wide.s32 	%rd61, %r297, 2;
	add.s64 	%rd57, %rd12, %rd61;
	.loc	1 89 67                         // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:89:67
	cvt.rn.bf16.f32 	%rs15, %f194;
	cvt.rn.bf16.f32 	%rs16, %f195;
	cvt.rn.bf16.f32 	%rs17, %f196;
	cvt.rn.bf16.f32 	%rs18, %f197;
	cvt.rn.bf16.f32 	%rs19, %f198;
	cvt.rn.bf16.f32 	%rs20, %f199;
	cvt.rn.bf16.f32 	%rs21, %f200;
	cvt.rn.bf16.f32 	%rs22, %f201;
	cvt.rn.bf16.f32 	%rs23, %f202;
	cvt.rn.bf16.f32 	%rs24, %f203;
	cvt.rn.bf16.f32 	%rs25, %f204;
	cvt.rn.bf16.f32 	%rs26, %f205;
	cvt.rn.bf16.f32 	%rs27, %f206;
	cvt.rn.bf16.f32 	%rs28, %f207;
	cvt.rn.bf16.f32 	%rs29, %f208;
	cvt.rn.bf16.f32 	%rs30, %f209;
	cvt.rn.bf16.f32 	%rs31, %f210;
	cvt.rn.bf16.f32 	%rs32, %f211;
	cvt.rn.bf16.f32 	%rs33, %f212;
	cvt.rn.bf16.f32 	%rs34, %f213;
	cvt.rn.bf16.f32 	%rs35, %f214;
	cvt.rn.bf16.f32 	%rs36, %f215;
	cvt.rn.bf16.f32 	%rs37, %f216;
	cvt.rn.bf16.f32 	%rs38, %f217;
	cvt.rn.bf16.f32 	%rs39, %f218;
	cvt.rn.bf16.f32 	%rs40, %f219;
	cvt.rn.bf16.f32 	%rs41, %f220;
	cvt.rn.bf16.f32 	%rs42, %f221;
	cvt.rn.bf16.f32 	%rs43, %f222;
	cvt.rn.bf16.f32 	%rs44, %f223;
	cvt.rn.bf16.f32 	%rs45, %f224;
	cvt.rn.bf16.f32 	%rs46, %f225;
	shl.b32 	%r298, %r2, 1;
	and.b32  	%r299, %r298, 6;
	shl.b32 	%r300, %r2, 5;
	and.b32  	%r301, %r300, 384;
	or.b32  	%r302, %r301, %r299;
	shl.b32 	%r303, %r3, 5;
	or.b32  	%r304, %r302, %r303;
	shl.b32 	%r305, %r4, 4;
	or.b32  	%r306, %r304, %r305;
	or.b32  	%r307, %r13, %r306;
	and.b32  	%r308, %r6, 2040;
	shr.u32 	%r309, %r306, 4;
	add.s32 	%r310, %r307, %r309;
	shl.b32 	%r311, %r310, 1;
	add.s32 	%r255, %r73, %r311;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r255 + 0 ], { %rs15, %rs16 };
	// end inline asm
	or.b32  	%r313, %r306, 1024;
	shr.u32 	%r314, %r313, 4;
	and.b32  	%r315, %r314, 248;
	add.s32 	%r316, %r315, %r307;
	shl.b32 	%r317, %r316, 1;
	add.s32 	%r318, %r73, %r317;
	add.s32 	%r256, %r318, 2048;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r256 + 0 ], { %rs17, %rs18 };
	// end inline asm
	add.s32 	%r257, %r255, 64;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r257 + 0 ], { %rs19, %rs20 };
	// end inline asm
	add.s32 	%r258, %r318, 2112;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r258 + 0 ], { %rs21, %rs22 };
	// end inline asm
	add.s32 	%r259, %r255, 128;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r259 + 0 ], { %rs23, %rs24 };
	// end inline asm
	add.s32 	%r260, %r318, 2176;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r260 + 0 ], { %rs25, %rs26 };
	// end inline asm
	add.s32 	%r261, %r255, 192;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r261 + 0 ], { %rs27, %rs28 };
	// end inline asm
	add.s32 	%r262, %r318, 2240;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r262 + 0 ], { %rs29, %rs30 };
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r319, %r6, 4;
	and.b32  	%r320, %r319, 120;
	add.s32 	%r321, %r320, %r308;
	shl.b32 	%r322, %r321, 1;
	add.s32 	%r323, %r73, %r322;
	ld.shared.v4.u32 	{%r271, %r272, %r273, %r274}, [%r323];
	or.b32  	%r324, %r308, 2048;
	shr.u32 	%r325, %r324, 4;
	and.b32  	%r326, %r325, 248;
	add.s32 	%r327, %r326, %r308;
	shl.b32 	%r328, %r327, 1;
	add.s32 	%r329, %r73, %r328;
	ld.shared.v4.u32 	{%r275, %r276, %r277, %r278}, [%r329+4096];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r255 + 0 ], { %rs31, %rs32 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r256 + 0 ], { %rs33, %rs34 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r257 + 0 ], { %rs35, %rs36 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r258 + 0 ], { %rs37, %rs38 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r259 + 0 ], { %rs39, %rs40 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r260 + 0 ], { %rs41, %rs42 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r261 + 0 ], { %rs43, %rs44 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r262 + 0 ], { %rs45, %rs46 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r279, %r280, %r281, %r282}, [%r323];
	ld.shared.v4.u32 	{%r283, %r284, %r285, %r286}, [%r329+4096];
	// begin inline asm
	@%p21 st.global.v4.b32 [ %rd54 + 0 ], { %r271, %r272, %r273, %r274 };
	// end inline asm
	// begin inline asm
	@%p22 st.global.v4.b32 [ %rd55 + 0 ], { %r275, %r276, %r277, %r278 };
	// end inline asm
	// begin inline asm
	@%p23 st.global.v4.b32 [ %rd56 + 0 ], { %r279, %r280, %r281, %r282 };
	// end inline asm
	// begin inline asm
	@%p24 st.global.v4.b32 [ %rd57 + 0 ], { %r283, %r284, %r285, %r286 };
	// end inline asm
	.loc	1 89 4                          // cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py:89:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/tmp/torchinductor_root/n3/cn3ugipvje4pg5dc2yq24whefffr3srgupzmlwsg5mrrn5k2a2bq.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 104                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x61 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 110
.b8 51
.b8 117
.b8 103
.b8 105
.b8 112
.b8 118
.b8 106
.b8 101
.b8 52
.b8 112
.b8 103
.b8 53
.b8 100
.b8 99
.b8 50
.b8 121
.b8 113
.b8 50
.b8 52
.b8 119
.b8 104
.b8 101
.b8 102
.b8 102
.b8 102
.b8 114
.b8 51
.b8 115
.b8 114
.b8 103
.b8 117
.b8 112
.b8 122
.b8 109
.b8 108
.b8 119
.b8 115
.b8 103
.b8 53
.b8 109
.b8 114
.b8 114
.b8 110
.b8 53
.b8 107
.b8 50
.b8 97
.b8 50
.b8 98
.b8 113
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 110
.b8 51
.b8 0
	}
	.section	.debug_macinfo	{	}
