Classic Timing Analyzer report for register--8
Fri Apr 23 15:15:15 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.112 ns    ; D2    ; inst5 ; --         ; cp       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.483 ns    ; inst5 ; Q2    ; cp         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.395 ns   ; en    ; Q0    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.103 ns    ; D5    ; inst2 ; --         ; cp       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; cp              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 4.112 ns   ; D2   ; inst5 ; cp       ;
; N/A   ; None         ; 4.102 ns   ; D6   ; inst1 ; cp       ;
; N/A   ; None         ; 3.673 ns   ; D0   ; inst7 ; cp       ;
; N/A   ; None         ; 3.666 ns   ; D7   ; inst  ; cp       ;
; N/A   ; None         ; 3.648 ns   ; D3   ; inst4 ; cp       ;
; N/A   ; None         ; 3.646 ns   ; D1   ; inst6 ; cp       ;
; N/A   ; None         ; -0.350 ns  ; D4   ; inst3 ; cp       ;
; N/A   ; None         ; -0.837 ns  ; D5   ; inst2 ; cp       ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 8.483 ns   ; inst5 ; Q2 ; cp         ;
; N/A   ; None         ; 8.079 ns   ; inst3 ; Q4 ; cp         ;
; N/A   ; None         ; 7.732 ns   ; inst1 ; Q6 ; cp         ;
; N/A   ; None         ; 7.661 ns   ; inst2 ; Q5 ; cp         ;
; N/A   ; None         ; 7.436 ns   ; inst4 ; Q3 ; cp         ;
; N/A   ; None         ; 6.980 ns   ; inst6 ; Q1 ; cp         ;
; N/A   ; None         ; 6.960 ns   ; inst  ; Q7 ; cp         ;
; N/A   ; None         ; 6.941 ns   ; inst7 ; Q0 ; cp         ;
+-------+--------------+------------+-------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.395 ns       ; en   ; Q0 ;
; N/A   ; None              ; 11.314 ns       ; en   ; Q6 ;
; N/A   ; None              ; 11.287 ns       ; en   ; Q3 ;
; N/A   ; None              ; 11.072 ns       ; en   ; Q5 ;
; N/A   ; None              ; 11.039 ns       ; en   ; Q7 ;
; N/A   ; None              ; 10.840 ns       ; en   ; Q2 ;
; N/A   ; None              ; 10.835 ns       ; en   ; Q4 ;
; N/A   ; None              ; 10.365 ns       ; en   ; Q1 ;
+-------+-------------------+-----------------+------+----+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; 1.103 ns  ; D5   ; inst2 ; cp       ;
; N/A           ; None        ; 0.616 ns  ; D4   ; inst3 ; cp       ;
; N/A           ; None        ; -3.380 ns ; D1   ; inst6 ; cp       ;
; N/A           ; None        ; -3.382 ns ; D3   ; inst4 ; cp       ;
; N/A           ; None        ; -3.400 ns ; D7   ; inst  ; cp       ;
; N/A           ; None        ; -3.407 ns ; D0   ; inst7 ; cp       ;
; N/A           ; None        ; -3.836 ns ; D6   ; inst1 ; cp       ;
; N/A           ; None        ; -3.846 ns ; D2   ; inst5 ; cp       ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Apr 23 15:15:15 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register--8 -c register--8 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "cp" is an undefined clock
Info: No valid register-to-register data paths exist for clock "cp"
Info: tsu for register "inst5" (data pin = "D2", clock pin = "cp") is 4.112 ns
    Info: + Longest pin to register delay is 7.022 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'D2'
        Info: 2: + IC(5.724 ns) + CELL(0.206 ns) = 6.914 ns; Loc. = LCCOMB_X28_Y4_N0; Fanout = 1; COMB Node = 'inst5~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.022 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst5'
        Info: Total cell delay = 1.298 ns ( 18.48 % )
        Info: Total interconnect delay = 5.724 ns ( 81.52 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "cp" to destination register is 2.870 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'cp'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'cp~clkctrl'
        Info: 3: + IC(0.925 ns) + CELL(0.666 ns) = 2.870 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst5'
        Info: Total cell delay = 1.806 ns ( 62.93 % )
        Info: Total interconnect delay = 1.064 ns ( 37.07 % )
Info: tco from clock "cp" to destination pin "Q2" through register "inst5" is 8.483 ns
    Info: + Longest clock path from clock "cp" to source register is 2.870 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'cp'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'cp~clkctrl'
        Info: 3: + IC(0.925 ns) + CELL(0.666 ns) = 2.870 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst5'
        Info: Total cell delay = 1.806 ns ( 62.93 % )
        Info: Total interconnect delay = 1.064 ns ( 37.07 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.309 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst5'
        Info: 2: + IC(2.213 ns) + CELL(3.096 ns) = 5.309 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'Q2'
        Info: Total cell delay = 3.096 ns ( 58.32 % )
        Info: Total interconnect delay = 2.213 ns ( 41.68 % )
Info: Longest tpd from source pin "en" to destination pin "Q0" is 11.395 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_191; Fanout = 8; PIN Node = 'en'
    Info: 2: + IC(7.276 ns) + CELL(3.135 ns) = 11.395 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'Q0'
    Info: Total cell delay = 4.119 ns ( 36.15 % )
    Info: Total interconnect delay = 7.276 ns ( 63.85 % )
Info: th for register "inst2" (data pin = "D5", clock pin = "cp") is 1.103 ns
    Info: + Longest clock path from clock "cp" to destination register is 2.816 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'cp'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'cp~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 1.806 ns ( 64.13 % )
        Info: Total interconnect delay = 1.010 ns ( 35.87 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.019 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'D5'
        Info: 2: + IC(0.565 ns) + CELL(0.206 ns) = 1.911 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 1; COMB Node = 'inst2~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.019 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 1.454 ns ( 72.02 % )
        Info: Total interconnect delay = 0.565 ns ( 27.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Fri Apr 23 15:15:15 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


